
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003624                       # Number of seconds simulated
sim_ticks                                  3623649936                       # Number of ticks simulated
final_tick                               533194994190                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337222                       # Simulator instruction rate (inst/s)
host_op_rate                                   426577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301371                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913804                       # Number of bytes of host memory used
host_seconds                                 12023.90                       # Real time elapsed on the host
sim_insts                                  4054728188                       # Number of instructions simulated
sim_ops                                    5129121750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       491136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       546304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       235264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       366976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1660544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       387456                       # Number of bytes written to this memory
system.physmem.bytes_written::total            387456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3837                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4268                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2867                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12973                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3027                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3027                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1412940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    135536271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1412940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    150760700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1412940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     64924594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1518911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    101272476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               458251771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1412940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1412940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1412940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1518911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5757731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         106924236                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              106924236                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         106924236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1412940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    135536271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1412940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    150760700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1412940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     64924594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1518911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    101272476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              565176007                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8689809                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086155                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534476                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207216                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1307666                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1198989                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300367                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8840                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3325891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792201                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086155                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1499356                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040092                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        743346                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635936                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8499358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.315517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4898902     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354088      4.17%     61.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          338728      3.99%     65.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317555      3.74%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          263632      3.10%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188577      2.22%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135286      1.59%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210685      2.48%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791905     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8499358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355146                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932402                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3480114                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       710160                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3443294                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39975                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825812                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496224                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19965559                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10446                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825812                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661935                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         353078                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3294700                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282238                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368898                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           86                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        151206                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           26                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26844512                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90231531                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90231531                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10049334                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1917                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           692360                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1904862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23692                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       418337                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616680                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22546                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8499358                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719739                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3017987     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1708890     20.11%     55.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358175     15.98%     71.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817541      9.62%     81.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833471      9.81%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381927      4.49%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243949      2.87%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67740      0.80%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69678      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8499358                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63253     57.67%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21767     19.85%     77.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24665     22.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015612     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200432      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1549812     10.60%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849230      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616680                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682048                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109685                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007504                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37864947                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763686                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14245779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14726365                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45693                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       672499                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          439                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234088                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825812                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         265065                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14872                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18053150                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        86043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1904862                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016057                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1420                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238771                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14376295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470864                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240383                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306788                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020726                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835924                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.654386                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14256231                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14245779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204195                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895754                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639366                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369709                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814876                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206413                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7673546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3083015     40.18%     40.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049967     26.71%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850523     11.08%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429868      5.60%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451009      5.88%     89.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226285      2.95%     92.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155410      2.03%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89099      1.16%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338370      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7673546                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338370                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25389087                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36934513                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868981                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868981                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150773                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150773                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64993598                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485248                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18735175                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8689809                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3132448                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539998                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213437                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291643                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1230213                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332786                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9213                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3276150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17256051                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3132448                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1562999                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3642246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122651                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        608095                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1611842                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8430862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4788616     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228277      2.71%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258275      3.06%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473044      5.61%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          214453      2.54%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          326614      3.87%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178205      2.11%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152039      1.80%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811339     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8430862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360474                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3458912                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       559666                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3474274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35721                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902286                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533523                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3074                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20536078                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4835                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902286                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3647834                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         156933                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       141994                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3316613                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       265195                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19731969                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5258                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1409                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27630971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91914016                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91914016                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16982379                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10648553                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4126                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2477                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           680215                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       939823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13167                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       318245                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18534984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4131                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14918904                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29278                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6267383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18769806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8430862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2965705     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1779445     21.11%     56.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1223441     14.51%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       843876     10.01%     80.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701366      8.32%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381174      4.52%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375534      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86157      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74164      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8430862                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108388     76.76%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15306     10.84%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17511     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12439951     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211065      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1643      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1486987      9.97%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       779258      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14918904                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.716828                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141206                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009465                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38439150                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24806650                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14486066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15060110                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29145                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721355                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237826                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902286                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63797                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9925                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18539118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841563                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       939823                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2455                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125409                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248486                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14636768                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387299                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282132                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136483                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2072667                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            749184                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.684360                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14497477                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14486066                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9481779                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26606340                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.667018                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356373                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9953926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12225277                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6313854                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3361                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216137                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7528576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160212                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2991572     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2041512     27.12%     66.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       835991     11.10%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       417077      5.54%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       428211      5.69%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167657      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184018      2.44%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94989      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367549      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7528576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9953926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12225277                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1822200                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120203                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1757591                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11014012                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248739                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367549                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25699989                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37981412                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9953926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12225277                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9953926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873003                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873003                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.145471                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.145471                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65797305                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20025673                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19002209                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8689809                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3192052                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2599462                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215579                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1319278                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1247335                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337900                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9642                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3348262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17420615                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3192052                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1585235                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3864979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1107650                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        505215                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1640653                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87696                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8608571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.503394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4743592     55.10%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399754      4.64%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          399998      4.65%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          498286      5.79%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155040      1.80%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195039      2.27%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162068      1.88%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150078      1.74%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1904716     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8608571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367333                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004718                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3511295                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       477143                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3695808                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34519                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        889799                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       541294                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          312                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20777768                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1798                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        889799                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3669517                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          58751                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       234290                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3570015                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186192                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20068177                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28164882                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93514652                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93514652                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17530987                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10633829                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3724                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1982                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           510393                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1859139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       964816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9054                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       355278                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18865677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15205790                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31033                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6264223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18929644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8608571                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3061619     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1772262     20.59%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1220102     14.17%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835093      9.70%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       814837      9.47%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       399263      4.64%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375239      4.36%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60300      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69856      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8608571                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96629     76.13%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15881     12.51%     88.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14419     11.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12710752     83.59%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190404      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1739      0.01%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506407      9.91%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       796488      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15205790                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.749842                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126929                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008347                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39178107                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25133766                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14784107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15332719                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19473                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       714860                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238366                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        889799                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          35018                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4951                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18869418                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1859139                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       964816                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1964                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       252202                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14945962                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1407049                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259822                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2178729                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2135136                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771680                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719941                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14801317                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14784107                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9602109                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27092206                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.701316                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354423                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10197493                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12570411                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6299013                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217174                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7718772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3045969     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2103752     27.26%     66.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       854554     11.07%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       465905      6.04%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       409361      5.30%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167887      2.18%     91.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188844      2.45%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110107      1.43%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372393      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7718772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10197493                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12570411                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1870725                       # Number of memory references committed
system.switch_cpus2.commit.loads              1144275                       # Number of loads committed
system.switch_cpus2.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1824197                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11315852                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       259802                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372393                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26215621                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38629524                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  81238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10197493                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12570411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10197493                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852152                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852152                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173500                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173500                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67091616                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20547265                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19187910                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8689809                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3116971                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537879                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208902                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1278140                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1205004                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329560                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9294                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3109375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17217015                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3116971                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1534564                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3788976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1123404                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        677142                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1522567                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8486100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.510260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4697124     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331482      3.91%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270122      3.18%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          650380      7.66%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173258      2.04%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235056      2.77%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161782      1.91%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94719      1.12%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872177     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8486100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.358693                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.981288                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3245887                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       663210                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3643428                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23296                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        910277                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529981                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20623840                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1634                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        910277                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3483804                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         116433                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       202667                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3424035                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348879                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19893031                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          414                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139473                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27814010                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92882810                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92882810                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17080532                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10733474                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4243                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2574                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           976222                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1871246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21243                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       419107                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18788514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14901788                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29989                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6461342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19921541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          846                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8486100                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756023                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889602                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2976668     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1792010     21.12%     56.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1223591     14.42%     70.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       873729     10.30%     80.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       747394      8.81%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397303      4.68%     94.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       335212      3.95%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67498      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        72695      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8486100                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88287     69.79%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19508     15.42%     85.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18704     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12390136     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208196      1.40%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1665      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489628     10.00%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       812163      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14901788                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714858                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126502                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008489                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38446166                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25254304                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14523495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15028290                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57352                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       739726                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245218                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        910277                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66196                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8370                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18792766                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1871246                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970738                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2553                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          204                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245576                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14669143                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1395522                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       232644                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2189474                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2067148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793952                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.688086                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14533462                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14523495                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9448977                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26846992                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.671325                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10009433                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12302789                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6490094                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212372                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7575823                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623954                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.140982                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2959640     39.07%     39.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2087313     27.55%     66.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       840948     11.10%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485404      6.41%     84.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390372      5.15%     89.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165074      2.18%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       195542      2.58%     94.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94982      1.25%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       356548      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7575823                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10009433                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12302789                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1857040                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131520                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1764783                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11088639                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250849                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       356548                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26011989                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38496652                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 203709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10009433                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12302789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10009433                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.868162                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.868162                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.151859                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.151859                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65997046                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20060534                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19016230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                          12996                       # number of replacements
system.l2.tagsinuse                       4093.202972                       # Cycle average of tags in use
system.l2.total_refs                           119847                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17086                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.014339                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            37.445179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.550939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    872.044039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.104333                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    839.761490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.703467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    455.636112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.314945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    683.246120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            433.429713                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            277.535793                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            188.406983                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            268.023857                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.212901                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.205020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.111239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002518                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.166808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.105818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.067758                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.045998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.065436                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999317                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6490                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2128                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2710                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14617                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4428                       # number of Writeback hits
system.l2.Writeback_hits::total                  4428                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   203                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6538                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2168                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2763                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14820                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6538                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3344                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2168                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2763                       # number of overall hits
system.l2.overall_hits::total                   14820                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3837                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4268                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1838                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2866                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12972                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3837                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4268                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1838                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2867                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12973                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3837                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4268                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1838                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2867                       # number of overall misses
system.l2.overall_misses::total                 12973                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1799246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    189763617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1724402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    198459708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2085623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     83499617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1773756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    128809246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       607915215                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        49742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         49742                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1799246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    189763617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1724402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    198459708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2085623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     83499617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1773756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    128858988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        607964957                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1799246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    189763617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1724402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    198459708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2085623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     83499617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1773756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    128858988                       # number of overall miss cycles
system.l2.overall_miss_latency::total       607964957                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4428                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               204                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4006                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27793                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4006                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27793                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.371550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.565298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.463439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.513989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.470187                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004902                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.369831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.560694                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.458812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.509236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.466772                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.369831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.560694                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.458812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.509236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.466772                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44981.150000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49456.246286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43110.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46499.462980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 52140.575000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45429.606638                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41250.139535                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44943.909979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46863.645930                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        49742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49742                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44981.150000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49456.246286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43110.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46499.462980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 52140.575000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45429.606638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41250.139535                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44945.583537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46863.867802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44981.150000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49456.246286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43110.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46499.462980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 52140.575000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45429.606638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41250.139535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44945.583537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46863.867802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3027                       # number of writebacks
system.l2.writebacks::total                      3027                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3837                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4268                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1838                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2866                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12972                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12973                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1573428                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167954919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1494975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    173992728                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1860999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     72902031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1529907                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    112178881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    533487868                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        43620                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        43620                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1573428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    167954919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1494975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    173992728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1860999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     72902031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1529907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    112222501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    533531488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1573428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    167954919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1494975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    173992728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1860999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     72902031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1529907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    112222501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    533531488                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.371550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.565298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.463439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.513989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.470187                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004902                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.369831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.560694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.458812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.509236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.466772                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.369831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.560694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.458812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.509236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.466772                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39335.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43772.457389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37374.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40766.805998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46524.975000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39663.781828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35579.232558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39141.270412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41126.107616                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        43620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        43620                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39335.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43772.457389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37374.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40766.805998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46524.975000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39663.781828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35579.232558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39142.832578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41126.299854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39335.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43772.457389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37374.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40766.805998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46524.975000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39663.781828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35579.232558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39142.832578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41126.299854                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               577.228850                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644578                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1721038.793814                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.867918                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.360932                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060686                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.864360                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925046                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635884                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635884                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635884                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2766403                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2766403                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2766403                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2766403                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2766403                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2766403                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635936                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635936                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635936                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635936                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635936                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635936                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53200.057692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53200.057692                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53200.057692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53200.057692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53200.057692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53200.057692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2180276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2180276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2180276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2180276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2180276                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2180276                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53177.463415                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53177.463415                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53177.463415                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53177.463415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53177.463415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53177.463415                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10375                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379175                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10631                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16402.894836                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.149708                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.850292                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134411                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912902                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912902                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912902                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37133                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37287                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37287                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37287                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37287                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1325277778                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1325277778                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4322771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4322771                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1329600549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1329600549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1329600549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1329600549                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1950189                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1950189                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1950189                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1950189                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031696                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031696                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019120                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35690.027146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35690.027146                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28069.941558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28069.941558                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35658.555234                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35658.555234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35658.555234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35658.555234                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          983                       # number of writebacks
system.cpu0.dcache.writebacks::total              983                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26806                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26806                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26912                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26912                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26912                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26912                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10327                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10375                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    258324956                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    258324956                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       915700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       915700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    259240656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    259240656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    259240656                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    259240656                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005320                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005320                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005320                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25014.520771                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25014.520771                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19077.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19077.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24987.051181                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24987.051181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24987.051181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24987.051181                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.027640                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006656038                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950883.794574                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.027640                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820557                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1611792                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1611792                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1611792                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1611792                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1611792                       # number of overall hits
system.cpu1.icache.overall_hits::total        1611792                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2323380                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2323380                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2323380                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2323380                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2323380                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2323380                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1611842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1611842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1611842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1611842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1611842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1611842                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46467.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46467.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46467.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46467.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46467.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46467.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2053054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2053054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2053054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2053054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2053054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2053054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46660.318182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46660.318182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46660.318182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46660.318182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46660.318182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46660.318182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7612                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165339091                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7868                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21014.119344                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.053296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.946704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081174                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698329                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1779503                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1779503                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1779503                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1779503                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15239                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15482                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    634452239                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    634452239                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10707198                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10707198                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    645159437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    645159437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    645159437                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    645159437                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794985                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794985                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794985                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794985                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013899                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000348                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000348                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41633.456198                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41633.456198                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44062.543210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44062.543210                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41671.582289                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41671.582289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41671.582289                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41671.582289                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          831                       # number of writebacks
system.cpu1.dcache.writebacks::total              831                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7689                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7689                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7870                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7870                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7870                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7550                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7612                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7612                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    243733150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    243733150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1918344                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1918344                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    245651494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    245651494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    245651494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    245651494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004241                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004241                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004241                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004241                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32282.536424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32282.536424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 30941.032258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30941.032258                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32271.609827                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32271.609827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32271.609827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32271.609827                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.963632                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007973349                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980301.275049                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.963632                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062442                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812442                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1640601                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1640601                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1640601                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1640601                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1640601                       # number of overall hits
system.cpu2.icache.overall_hits::total        1640601                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3083674                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3083674                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3083674                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3083674                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3083674                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3083674                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1640653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1640653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1640653                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1640653                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1640653                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1640653                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 59301.423077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59301.423077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 59301.423077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59301.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 59301.423077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59301.423077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2442703                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2442703                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2442703                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2442703                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2442703                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2442703                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59578.121951                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59578.121951                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59578.121951                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59578.121951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59578.121951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59578.121951                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148901782                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34937.067574                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.010523                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.989477                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871135                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128865                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1101750                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1101750                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       722612                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        722612                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1907                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1824362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1824362                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1824362                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1824362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8304                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8304                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          169                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8473                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8473                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8473                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8473                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    326092226                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    326092226                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7079563                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7079563                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    333171789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    333171789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    333171789                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    333171789                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       722781                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       722781                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1832835                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1832835                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1832835                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1832835                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007481                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007481                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000234                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004623                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004623                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004623                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004623                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39269.295039                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39269.295039                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41890.905325                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41890.905325                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39321.584917                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39321.584917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39321.584917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39321.584917                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu2.dcache.writebacks::total              858                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4338                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4338                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4467                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4467                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3966                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3966                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    112410095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    112410095                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1249927                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1249927                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    113660022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    113660022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    113660022                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    113660022                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28343.443016                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28343.443016                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 31248.175000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31248.175000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28372.446830                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28372.446830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28372.446830                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28372.446830                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.256961                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004739175                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939650.916988                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.256961                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064514                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824130                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1522511                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1522511                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1522511                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1522511                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1522511                       # number of overall hits
system.cpu3.icache.overall_hits::total        1522511                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2691644                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2691644                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2691644                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2691644                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2691644                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2691644                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1522567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1522567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1522567                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1522567                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1522567                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1522567                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48065.071429                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48065.071429                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48065.071429                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48065.071429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48065.071429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48065.071429                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2120348                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2120348                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2120348                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2120348                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2120348                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2120348                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48189.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48189.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48189.727273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48189.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48189.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48189.727273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5630                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158197295                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5886                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26876.876487                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.622651                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.377349                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881338                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118662                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058580                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058580                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721514                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1901                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1901                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1780094                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1780094                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1780094                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1780094                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14673                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14673                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          434                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          434                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15107                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15107                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15107                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15107                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    652286735                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    652286735                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20888716                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20888716                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    673175451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    673175451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    673175451                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    673175451                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1795201                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1795201                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1795201                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1795201                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013672                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013672                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008415                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008415                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008415                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008415                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44454.899134                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44454.899134                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48130.682028                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48130.682028                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44560.498511                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44560.498511                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44560.498511                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44560.498511                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1756                       # number of writebacks
system.cpu3.dcache.writebacks::total             1756                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9097                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9097                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          380                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9477                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9477                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9477                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9477                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5576                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5576                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5630                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5630                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5630                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5630                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    164825993                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    164825993                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1348642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1348642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    166174635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    166174635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    166174635                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    166174635                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005195                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005195                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003136                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003136                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003136                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003136                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 29559.898314                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29559.898314                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24974.851852                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24974.851852                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 29515.920959                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29515.920959                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 29515.920959                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29515.920959                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
