# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mcu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/code/Program_sv/HW3/design {D:/code/Program_sv/HW3/design/mcu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mcu
# 
# Top level modules:
# 	mcu
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_8
# 
# Top level modules:
# 	counter_8
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module student_num
# 
# Top level modules:
# 	student_num
do sim.do
# vsim -voptargs=+acc work.testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.counter_8
# Loading work.student_num
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module testbench at ../tb/testbench.sv line 26
# Simulation Breakpoint: Break in Module testbench at ../tb/testbench.sv line 26
# MACRO ./sim.do PAUSED at line 7
