/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPIS_BSPIS_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPIS_BSPIS_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPIS_BSPIS_sR16_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPIS_BSPIS_sR16_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPIS_BSPIS_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPIS_BSPIS_sR16_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPIS_BSPIS_sR16_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPIS_BSPIS_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIS_BSPIS_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPIS_BSPIS_sR16_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPIS_BSPIS_sR16_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SPIS_BSPIS_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SPIS_BSPIS_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SPIS_BSPIS_sR16_Dp_u1__A0_REG, CYREG_B0_UDB13_A0
.set SPIS_BSPIS_sR16_Dp_u1__A1_REG, CYREG_B0_UDB13_A1
.set SPIS_BSPIS_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SPIS_BSPIS_sR16_Dp_u1__D0_REG, CYREG_B0_UDB13_D0
.set SPIS_BSPIS_sR16_Dp_u1__D1_REG, CYREG_B0_UDB13_D1
.set SPIS_BSPIS_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIS_BSPIS_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SPIS_BSPIS_sR16_Dp_u1__F0_REG, CYREG_B0_UDB13_F0
.set SPIS_BSPIS_sR16_Dp_u1__F1_REG, CYREG_B0_UDB13_F1
.set SPIS_BSPIS_sR16_Dp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_sR16_Dp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIS_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIS_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIS_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_IntClock__INDEX, 0x02
.set SPIS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_IntClock__PM_ACT_MSK, 0x04
.set SPIS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_IntClock__PM_STBY_MSK, 0x04

/* I2C_1 */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB10_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB10_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB10_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB10_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB10_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB10_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x01
.set I2C_1_I2C_IRQ__INTC_NUMBER, 0
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set I2C_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set I2C_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set I2C_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_1_IntClock__INDEX, 0x00
.set I2C_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_1_IntClock__PM_ACT_MSK, 0x01
.set I2C_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_1_IntClock__PM_STBY_MSK, 0x01

/* I2C_2 */
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set I2C_2_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set I2C_2_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set I2C_2_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set I2C_2_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set I2C_2_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_2_bI2C_UDB_StsReg__0__POS, 0
.set I2C_2_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_StsReg__1__POS, 1
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set I2C_2_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_StsReg__2__POS, 2
.set I2C_2_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_2_bI2C_UDB_StsReg__3__POS, 3
.set I2C_2_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_StsReg__4__POS, 4
.set I2C_2_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_StsReg__5__POS, 5
.set I2C_2_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_2_bI2C_UDB_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set I2C_2_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_2_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_2_I2C_IRQ__INTC_MASK, 0x02
.set I2C_2_I2C_IRQ__INTC_NUMBER, 1
.set I2C_2_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_2_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_2_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_2_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_2_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set I2C_2_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set I2C_2_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set I2C_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_2_IntClock__INDEX, 0x04
.set I2C_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_2_IntClock__PM_ACT_MSK, 0x10
.set I2C_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_2_IntClock__PM_STBY_MSK, 0x10

/* PWM_1 */
.set PWM_1_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_1_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_1_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_1_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_1_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_1_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_1_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_1_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_1_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_1_PWMHW__PM_ACT_MSK, 0x01
.set PWM_1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_1_PWMHW__PM_STBY_MSK, 0x01
.set PWM_1_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_1_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_1_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_2 */
.set PWM_2_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x02
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x02
.set PWM_2_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR1_SR0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SCL_1__0__MASK, 0x02
.set SCL_1__0__PC, CYREG_PRT2_PC1
.set SCL_1__0__PORT, 2
.set SCL_1__0__SHIFT, 1
.set SCL_1__AG, CYREG_PRT2_AG
.set SCL_1__AMUX, CYREG_PRT2_AMUX
.set SCL_1__BIE, CYREG_PRT2_BIE
.set SCL_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCL_1__BYP, CYREG_PRT2_BYP
.set SCL_1__CTL, CYREG_PRT2_CTL
.set SCL_1__DM0, CYREG_PRT2_DM0
.set SCL_1__DM1, CYREG_PRT2_DM1
.set SCL_1__DM2, CYREG_PRT2_DM2
.set SCL_1__DR, CYREG_PRT2_DR
.set SCL_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCL_1__MASK, 0x02
.set SCL_1__PORT, 2
.set SCL_1__PRT, CYREG_PRT2_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCL_1__PS, CYREG_PRT2_PS
.set SCL_1__SHIFT, 1
.set SCL_1__SLW, CYREG_PRT2_SLW

/* SCL_2 */
.set SCL_2__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set SCL_2__0__MASK, 0x01
.set SCL_2__0__PC, CYREG_PRT3_PC0
.set SCL_2__0__PORT, 3
.set SCL_2__0__SHIFT, 0
.set SCL_2__AG, CYREG_PRT3_AG
.set SCL_2__AMUX, CYREG_PRT3_AMUX
.set SCL_2__BIE, CYREG_PRT3_BIE
.set SCL_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCL_2__BYP, CYREG_PRT3_BYP
.set SCL_2__CTL, CYREG_PRT3_CTL
.set SCL_2__DM0, CYREG_PRT3_DM0
.set SCL_2__DM1, CYREG_PRT3_DM1
.set SCL_2__DM2, CYREG_PRT3_DM2
.set SCL_2__DR, CYREG_PRT3_DR
.set SCL_2__INP_DIS, CYREG_PRT3_INP_DIS
.set SCL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCL_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCL_2__LCD_EN, CYREG_PRT3_LCD_EN
.set SCL_2__MASK, 0x01
.set SCL_2__PORT, 3
.set SCL_2__PRT, CYREG_PRT3_PRT
.set SCL_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCL_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCL_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCL_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCL_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCL_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCL_2__PS, CYREG_PRT3_PS
.set SCL_2__SHIFT, 0
.set SCL_2__SLW, CYREG_PRT3_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_PRT2_PC0
.set SDA_1__0__PORT, 2
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT2_AG
.set SDA_1__AMUX, CYREG_PRT2_AMUX
.set SDA_1__BIE, CYREG_PRT2_BIE
.set SDA_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA_1__BYP, CYREG_PRT2_BYP
.set SDA_1__CTL, CYREG_PRT2_CTL
.set SDA_1__DM0, CYREG_PRT2_DM0
.set SDA_1__DM1, CYREG_PRT2_DM1
.set SDA_1__DM2, CYREG_PRT2_DM2
.set SDA_1__DR, CYREG_PRT2_DR
.set SDA_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 2
.set SDA_1__PRT, CYREG_PRT2_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA_1__PS, CYREG_PRT2_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT2_SLW

/* SDA_2 */
.set SDA_2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SDA_2__0__MASK, 0x08
.set SDA_2__0__PC, CYREG_PRT3_PC3
.set SDA_2__0__PORT, 3
.set SDA_2__0__SHIFT, 3
.set SDA_2__AG, CYREG_PRT3_AG
.set SDA_2__AMUX, CYREG_PRT3_AMUX
.set SDA_2__BIE, CYREG_PRT3_BIE
.set SDA_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDA_2__BYP, CYREG_PRT3_BYP
.set SDA_2__CTL, CYREG_PRT3_CTL
.set SDA_2__DM0, CYREG_PRT3_DM0
.set SDA_2__DM1, CYREG_PRT3_DM1
.set SDA_2__DM2, CYREG_PRT3_DM2
.set SDA_2__DR, CYREG_PRT3_DR
.set SDA_2__INP_DIS, CYREG_PRT3_INP_DIS
.set SDA_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDA_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDA_2__LCD_EN, CYREG_PRT3_LCD_EN
.set SDA_2__MASK, 0x08
.set SDA_2__PORT, 3
.set SDA_2__PRT, CYREG_PRT3_PRT
.set SDA_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDA_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDA_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDA_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDA_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDA_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDA_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDA_2__PS, CYREG_PRT3_PS
.set SDA_2__SHIFT, 3
.set SDA_2__SLW, CYREG_PRT3_SLW

/* cs_1a */
.set cs_1a__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set cs_1a__0__MASK, 0x04
.set cs_1a__0__PC, CYREG_PRT12_PC2
.set cs_1a__0__PORT, 12
.set cs_1a__0__SHIFT, 2
.set cs_1a__AG, CYREG_PRT12_AG
.set cs_1a__BIE, CYREG_PRT12_BIE
.set cs_1a__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1a__BYP, CYREG_PRT12_BYP
.set cs_1a__DM0, CYREG_PRT12_DM0
.set cs_1a__DM1, CYREG_PRT12_DM1
.set cs_1a__DM2, CYREG_PRT12_DM2
.set cs_1a__DR, CYREG_PRT12_DR
.set cs_1a__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1a__MASK, 0x04
.set cs_1a__PORT, 12
.set cs_1a__PRT, CYREG_PRT12_PRT
.set cs_1a__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1a__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1a__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1a__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1a__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1a__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1a__PS, CYREG_PRT12_PS
.set cs_1a__SHIFT, 2
.set cs_1a__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1a__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1a__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1a__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1a__SLW, CYREG_PRT12_SLW

/* cs_1b */
.set cs_1b__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set cs_1b__0__MASK, 0x02
.set cs_1b__0__PC, CYREG_PRT12_PC1
.set cs_1b__0__PORT, 12
.set cs_1b__0__SHIFT, 1
.set cs_1b__AG, CYREG_PRT12_AG
.set cs_1b__BIE, CYREG_PRT12_BIE
.set cs_1b__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1b__BYP, CYREG_PRT12_BYP
.set cs_1b__DM0, CYREG_PRT12_DM0
.set cs_1b__DM1, CYREG_PRT12_DM1
.set cs_1b__DM2, CYREG_PRT12_DM2
.set cs_1b__DR, CYREG_PRT12_DR
.set cs_1b__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1b__MASK, 0x02
.set cs_1b__PORT, 12
.set cs_1b__PRT, CYREG_PRT12_PRT
.set cs_1b__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1b__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1b__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1b__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1b__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1b__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1b__PS, CYREG_PRT12_PS
.set cs_1b__SHIFT, 1
.set cs_1b__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1b__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1b__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1b__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1b__SLW, CYREG_PRT12_SLW

/* cs_1c */
.set cs_1c__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set cs_1c__0__MASK, 0x01
.set cs_1c__0__PC, CYREG_PRT12_PC0
.set cs_1c__0__PORT, 12
.set cs_1c__0__SHIFT, 0
.set cs_1c__AG, CYREG_PRT12_AG
.set cs_1c__BIE, CYREG_PRT12_BIE
.set cs_1c__BIT_MASK, CYREG_PRT12_BIT_MASK
.set cs_1c__BYP, CYREG_PRT12_BYP
.set cs_1c__DM0, CYREG_PRT12_DM0
.set cs_1c__DM1, CYREG_PRT12_DM1
.set cs_1c__DM2, CYREG_PRT12_DM2
.set cs_1c__DR, CYREG_PRT12_DR
.set cs_1c__INP_DIS, CYREG_PRT12_INP_DIS
.set cs_1c__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set cs_1c__MASK, 0x01
.set cs_1c__PORT, 12
.set cs_1c__PRT, CYREG_PRT12_PRT
.set cs_1c__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set cs_1c__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set cs_1c__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set cs_1c__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set cs_1c__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set cs_1c__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set cs_1c__PS, CYREG_PRT12_PS
.set cs_1c__SHIFT, 0
.set cs_1c__SIO_CFG, CYREG_PRT12_SIO_CFG
.set cs_1c__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set cs_1c__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set cs_1c__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set cs_1c__SLW, CYREG_PRT12_SLW

/* cs_2a */
.set cs_2a__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set cs_2a__0__MASK, 0x80
.set cs_2a__0__PC, CYREG_PRT0_PC7
.set cs_2a__0__PORT, 0
.set cs_2a__0__SHIFT, 7
.set cs_2a__AG, CYREG_PRT0_AG
.set cs_2a__AMUX, CYREG_PRT0_AMUX
.set cs_2a__BIE, CYREG_PRT0_BIE
.set cs_2a__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_2a__BYP, CYREG_PRT0_BYP
.set cs_2a__CTL, CYREG_PRT0_CTL
.set cs_2a__DM0, CYREG_PRT0_DM0
.set cs_2a__DM1, CYREG_PRT0_DM1
.set cs_2a__DM2, CYREG_PRT0_DM2
.set cs_2a__DR, CYREG_PRT0_DR
.set cs_2a__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_2a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_2a__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_2a__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_2a__MASK, 0x80
.set cs_2a__PORT, 0
.set cs_2a__PRT, CYREG_PRT0_PRT
.set cs_2a__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_2a__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_2a__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_2a__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_2a__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_2a__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_2a__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_2a__PS, CYREG_PRT0_PS
.set cs_2a__SHIFT, 7
.set cs_2a__SLW, CYREG_PRT0_SLW

/* cs_2b */
.set cs_2b__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set cs_2b__0__MASK, 0x40
.set cs_2b__0__PC, CYREG_PRT0_PC6
.set cs_2b__0__PORT, 0
.set cs_2b__0__SHIFT, 6
.set cs_2b__AG, CYREG_PRT0_AG
.set cs_2b__AMUX, CYREG_PRT0_AMUX
.set cs_2b__BIE, CYREG_PRT0_BIE
.set cs_2b__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_2b__BYP, CYREG_PRT0_BYP
.set cs_2b__CTL, CYREG_PRT0_CTL
.set cs_2b__DM0, CYREG_PRT0_DM0
.set cs_2b__DM1, CYREG_PRT0_DM1
.set cs_2b__DM2, CYREG_PRT0_DM2
.set cs_2b__DR, CYREG_PRT0_DR
.set cs_2b__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_2b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_2b__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_2b__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_2b__MASK, 0x40
.set cs_2b__PORT, 0
.set cs_2b__PRT, CYREG_PRT0_PRT
.set cs_2b__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_2b__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_2b__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_2b__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_2b__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_2b__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_2b__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_2b__PS, CYREG_PRT0_PS
.set cs_2b__SHIFT, 6
.set cs_2b__SLW, CYREG_PRT0_SLW

/* cs_2c */
.set cs_2c__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set cs_2c__0__MASK, 0x20
.set cs_2c__0__PC, CYREG_PRT0_PC5
.set cs_2c__0__PORT, 0
.set cs_2c__0__SHIFT, 5
.set cs_2c__AG, CYREG_PRT0_AG
.set cs_2c__AMUX, CYREG_PRT0_AMUX
.set cs_2c__BIE, CYREG_PRT0_BIE
.set cs_2c__BIT_MASK, CYREG_PRT0_BIT_MASK
.set cs_2c__BYP, CYREG_PRT0_BYP
.set cs_2c__CTL, CYREG_PRT0_CTL
.set cs_2c__DM0, CYREG_PRT0_DM0
.set cs_2c__DM1, CYREG_PRT0_DM1
.set cs_2c__DM2, CYREG_PRT0_DM2
.set cs_2c__DR, CYREG_PRT0_DR
.set cs_2c__INP_DIS, CYREG_PRT0_INP_DIS
.set cs_2c__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set cs_2c__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set cs_2c__LCD_EN, CYREG_PRT0_LCD_EN
.set cs_2c__MASK, 0x20
.set cs_2c__PORT, 0
.set cs_2c__PRT, CYREG_PRT0_PRT
.set cs_2c__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set cs_2c__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set cs_2c__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set cs_2c__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set cs_2c__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set cs_2c__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set cs_2c__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set cs_2c__PS, CYREG_PRT0_PS
.set cs_2c__SHIFT, 5
.set cs_2c__SLW, CYREG_PRT0_SLW

/* pwm_a */
.set pwm_a__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set pwm_a__0__MASK, 0x10
.set pwm_a__0__PC, CYREG_PRT1_PC4
.set pwm_a__0__PORT, 1
.set pwm_a__0__SHIFT, 4
.set pwm_a__AG, CYREG_PRT1_AG
.set pwm_a__AMUX, CYREG_PRT1_AMUX
.set pwm_a__BIE, CYREG_PRT1_BIE
.set pwm_a__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pwm_a__BYP, CYREG_PRT1_BYP
.set pwm_a__CTL, CYREG_PRT1_CTL
.set pwm_a__DM0, CYREG_PRT1_DM0
.set pwm_a__DM1, CYREG_PRT1_DM1
.set pwm_a__DM2, CYREG_PRT1_DM2
.set pwm_a__DR, CYREG_PRT1_DR
.set pwm_a__INP_DIS, CYREG_PRT1_INP_DIS
.set pwm_a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pwm_a__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pwm_a__LCD_EN, CYREG_PRT1_LCD_EN
.set pwm_a__MASK, 0x10
.set pwm_a__PORT, 1
.set pwm_a__PRT, CYREG_PRT1_PRT
.set pwm_a__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pwm_a__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pwm_a__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pwm_a__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pwm_a__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pwm_a__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pwm_a__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pwm_a__PS, CYREG_PRT1_PS
.set pwm_a__SHIFT, 4
.set pwm_a__SLW, CYREG_PRT1_SLW

/* pwm_b */
.set pwm_b__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set pwm_b__0__MASK, 0x20
.set pwm_b__0__PC, CYREG_PRT1_PC5
.set pwm_b__0__PORT, 1
.set pwm_b__0__SHIFT, 5
.set pwm_b__AG, CYREG_PRT1_AG
.set pwm_b__AMUX, CYREG_PRT1_AMUX
.set pwm_b__BIE, CYREG_PRT1_BIE
.set pwm_b__BIT_MASK, CYREG_PRT1_BIT_MASK
.set pwm_b__BYP, CYREG_PRT1_BYP
.set pwm_b__CTL, CYREG_PRT1_CTL
.set pwm_b__DM0, CYREG_PRT1_DM0
.set pwm_b__DM1, CYREG_PRT1_DM1
.set pwm_b__DM2, CYREG_PRT1_DM2
.set pwm_b__DR, CYREG_PRT1_DR
.set pwm_b__INP_DIS, CYREG_PRT1_INP_DIS
.set pwm_b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set pwm_b__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set pwm_b__LCD_EN, CYREG_PRT1_LCD_EN
.set pwm_b__MASK, 0x20
.set pwm_b__PORT, 1
.set pwm_b__PRT, CYREG_PRT1_PRT
.set pwm_b__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set pwm_b__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set pwm_b__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set pwm_b__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set pwm_b__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set pwm_b__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set pwm_b__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set pwm_b__PS, CYREG_PRT1_PS
.set pwm_b__SHIFT, 5
.set pwm_b__SLW, CYREG_PRT1_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_1_ctComp__CMP_MASK, 0x02
.set Comp_1_ctComp__CMP_NUMBER, 1
.set Comp_1_ctComp__CR, CYREG_CMP1_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x02
.set Comp_1_ctComp__LUT__MSK_SHIFT, 1
.set Comp_1_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x02
.set Comp_1_ctComp__LUT__SR_SHIFT, 1
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x02
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x02
.set Comp_1_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x02
.set Comp_1_ctComp__WRK_SHIFT, 1

/* GPIO_0 */
.set GPIO_0__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set GPIO_0__0__MASK, 0x01
.set GPIO_0__0__PC, CYREG_IO_PC_PRT15_PC0
.set GPIO_0__0__PORT, 15
.set GPIO_0__0__SHIFT, 0
.set GPIO_0__AG, CYREG_PRT15_AG
.set GPIO_0__AMUX, CYREG_PRT15_AMUX
.set GPIO_0__BIE, CYREG_PRT15_BIE
.set GPIO_0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GPIO_0__BYP, CYREG_PRT15_BYP
.set GPIO_0__CTL, CYREG_PRT15_CTL
.set GPIO_0__DM0, CYREG_PRT15_DM0
.set GPIO_0__DM1, CYREG_PRT15_DM1
.set GPIO_0__DM2, CYREG_PRT15_DM2
.set GPIO_0__DR, CYREG_PRT15_DR
.set GPIO_0__INP_DIS, CYREG_PRT15_INP_DIS
.set GPIO_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GPIO_0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GPIO_0__LCD_EN, CYREG_PRT15_LCD_EN
.set GPIO_0__MASK, 0x01
.set GPIO_0__PORT, 15
.set GPIO_0__PRT, CYREG_PRT15_PRT
.set GPIO_0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GPIO_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GPIO_0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GPIO_0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GPIO_0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GPIO_0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GPIO_0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GPIO_0__PS, CYREG_PRT15_PS
.set GPIO_0__SHIFT, 0
.set GPIO_0__SLW, CYREG_PRT15_SLW

/* GPIO_1 */
.set GPIO_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set GPIO_1__0__MASK, 0x04
.set GPIO_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set GPIO_1__0__PORT, 15
.set GPIO_1__0__SHIFT, 2
.set GPIO_1__AG, CYREG_PRT15_AG
.set GPIO_1__AMUX, CYREG_PRT15_AMUX
.set GPIO_1__BIE, CYREG_PRT15_BIE
.set GPIO_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GPIO_1__BYP, CYREG_PRT15_BYP
.set GPIO_1__CTL, CYREG_PRT15_CTL
.set GPIO_1__DM0, CYREG_PRT15_DM0
.set GPIO_1__DM1, CYREG_PRT15_DM1
.set GPIO_1__DM2, CYREG_PRT15_DM2
.set GPIO_1__DR, CYREG_PRT15_DR
.set GPIO_1__INP_DIS, CYREG_PRT15_INP_DIS
.set GPIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GPIO_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GPIO_1__LCD_EN, CYREG_PRT15_LCD_EN
.set GPIO_1__MASK, 0x04
.set GPIO_1__PORT, 15
.set GPIO_1__PRT, CYREG_PRT15_PRT
.set GPIO_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GPIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GPIO_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GPIO_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GPIO_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GPIO_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GPIO_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GPIO_1__PS, CYREG_PRT15_PS
.set GPIO_1__SHIFT, 2
.set GPIO_1__SLW, CYREG_PRT15_SLW

/* GPIO_2 */
.set GPIO_2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set GPIO_2__0__MASK, 0x08
.set GPIO_2__0__PC, CYREG_IO_PC_PRT15_PC3
.set GPIO_2__0__PORT, 15
.set GPIO_2__0__SHIFT, 3
.set GPIO_2__AG, CYREG_PRT15_AG
.set GPIO_2__AMUX, CYREG_PRT15_AMUX
.set GPIO_2__BIE, CYREG_PRT15_BIE
.set GPIO_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GPIO_2__BYP, CYREG_PRT15_BYP
.set GPIO_2__CTL, CYREG_PRT15_CTL
.set GPIO_2__DM0, CYREG_PRT15_DM0
.set GPIO_2__DM1, CYREG_PRT15_DM1
.set GPIO_2__DM2, CYREG_PRT15_DM2
.set GPIO_2__DR, CYREG_PRT15_DR
.set GPIO_2__INP_DIS, CYREG_PRT15_INP_DIS
.set GPIO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GPIO_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GPIO_2__LCD_EN, CYREG_PRT15_LCD_EN
.set GPIO_2__MASK, 0x08
.set GPIO_2__PORT, 15
.set GPIO_2__PRT, CYREG_PRT15_PRT
.set GPIO_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GPIO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GPIO_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GPIO_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GPIO_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GPIO_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GPIO_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GPIO_2__PS, CYREG_PRT15_PS
.set GPIO_2__SHIFT, 3
.set GPIO_2__SLW, CYREG_PRT15_SLW

/* GPIO_3 */
.set GPIO_3__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set GPIO_3__0__MASK, 0x10
.set GPIO_3__0__PC, CYREG_IO_PC_PRT15_PC4
.set GPIO_3__0__PORT, 15
.set GPIO_3__0__SHIFT, 4
.set GPIO_3__AG, CYREG_PRT15_AG
.set GPIO_3__AMUX, CYREG_PRT15_AMUX
.set GPIO_3__BIE, CYREG_PRT15_BIE
.set GPIO_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GPIO_3__BYP, CYREG_PRT15_BYP
.set GPIO_3__CTL, CYREG_PRT15_CTL
.set GPIO_3__DM0, CYREG_PRT15_DM0
.set GPIO_3__DM1, CYREG_PRT15_DM1
.set GPIO_3__DM2, CYREG_PRT15_DM2
.set GPIO_3__DR, CYREG_PRT15_DR
.set GPIO_3__INP_DIS, CYREG_PRT15_INP_DIS
.set GPIO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GPIO_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GPIO_3__LCD_EN, CYREG_PRT15_LCD_EN
.set GPIO_3__MASK, 0x10
.set GPIO_3__PORT, 15
.set GPIO_3__PRT, CYREG_PRT15_PRT
.set GPIO_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GPIO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GPIO_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GPIO_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GPIO_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GPIO_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GPIO_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GPIO_3__PS, CYREG_PRT15_PS
.set GPIO_3__SHIFT, 4
.set GPIO_3__SLW, CYREG_PRT15_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT3_PC6
.set MISO_1__0__PORT, 3
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT3_AG
.set MISO_1__AMUX, CYREG_PRT3_AMUX
.set MISO_1__BIE, CYREG_PRT3_BIE
.set MISO_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO_1__BYP, CYREG_PRT3_BYP
.set MISO_1__CTL, CYREG_PRT3_CTL
.set MISO_1__DM0, CYREG_PRT3_DM0
.set MISO_1__DM1, CYREG_PRT3_DM1
.set MISO_1__DM2, CYREG_PRT3_DM2
.set MISO_1__DR, CYREG_PRT3_DR
.set MISO_1__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 3
.set MISO_1__PRT, CYREG_PRT3_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO_1__PS, CYREG_PRT3_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT3_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set MISO_2__0__MASK, 0x02
.set MISO_2__0__PC, CYREG_PRT0_PC1
.set MISO_2__0__PORT, 0
.set MISO_2__0__SHIFT, 1
.set MISO_2__AG, CYREG_PRT0_AG
.set MISO_2__AMUX, CYREG_PRT0_AMUX
.set MISO_2__BIE, CYREG_PRT0_BIE
.set MISO_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO_2__BYP, CYREG_PRT0_BYP
.set MISO_2__CTL, CYREG_PRT0_CTL
.set MISO_2__DM0, CYREG_PRT0_DM0
.set MISO_2__DM1, CYREG_PRT0_DM1
.set MISO_2__DM2, CYREG_PRT0_DM2
.set MISO_2__DR, CYREG_PRT0_DR
.set MISO_2__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO_2__MASK, 0x02
.set MISO_2__PORT, 0
.set MISO_2__PRT, CYREG_PRT0_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO_2__PS, CYREG_PRT0_PS
.set MISO_2__SHIFT, 1
.set MISO_2__SLW, CYREG_PRT0_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set MOSI_1__0__MASK, 0x20
.set MOSI_1__0__PC, CYREG_PRT3_PC5
.set MOSI_1__0__PORT, 3
.set MOSI_1__0__SHIFT, 5
.set MOSI_1__AG, CYREG_PRT3_AG
.set MOSI_1__AMUX, CYREG_PRT3_AMUX
.set MOSI_1__BIE, CYREG_PRT3_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT3_BYP
.set MOSI_1__CTL, CYREG_PRT3_CTL
.set MOSI_1__DM0, CYREG_PRT3_DM0
.set MOSI_1__DM1, CYREG_PRT3_DM1
.set MOSI_1__DM2, CYREG_PRT3_DM2
.set MOSI_1__DR, CYREG_PRT3_DR
.set MOSI_1__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI_1__MASK, 0x20
.set MOSI_1__PORT, 3
.set MOSI_1__PRT, CYREG_PRT3_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT3_PS
.set MOSI_1__SHIFT, 5
.set MOSI_1__SLW, CYREG_PRT3_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set MOSI_2__0__MASK, 0x01
.set MOSI_2__0__PC, CYREG_PRT0_PC0
.set MOSI_2__0__PORT, 0
.set MOSI_2__0__SHIFT, 0
.set MOSI_2__AG, CYREG_PRT0_AG
.set MOSI_2__AMUX, CYREG_PRT0_AMUX
.set MOSI_2__BIE, CYREG_PRT0_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT0_BYP
.set MOSI_2__CTL, CYREG_PRT0_CTL
.set MOSI_2__DM0, CYREG_PRT0_DM0
.set MOSI_2__DM1, CYREG_PRT0_DM1
.set MOSI_2__DM2, CYREG_PRT0_DM2
.set MOSI_2__DR, CYREG_PRT0_DR
.set MOSI_2__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSI_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI_2__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI_2__MASK, 0x01
.set MOSI_2__PORT, 0
.set MOSI_2__PRT, CYREG_PRT0_PRT
.set MOSI_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT0_PS
.set MOSI_2__SHIFT, 0
.set MOSI_2__SLW, CYREG_PRT0_SLW

/* Rpi_ss */
.set Rpi_ss__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Rpi_ss__0__MASK, 0x40
.set Rpi_ss__0__PC, CYREG_PRT2_PC6
.set Rpi_ss__0__PORT, 2
.set Rpi_ss__0__SHIFT, 6
.set Rpi_ss__AG, CYREG_PRT2_AG
.set Rpi_ss__AMUX, CYREG_PRT2_AMUX
.set Rpi_ss__BIE, CYREG_PRT2_BIE
.set Rpi_ss__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_ss__BYP, CYREG_PRT2_BYP
.set Rpi_ss__CTL, CYREG_PRT2_CTL
.set Rpi_ss__DM0, CYREG_PRT2_DM0
.set Rpi_ss__DM1, CYREG_PRT2_DM1
.set Rpi_ss__DM2, CYREG_PRT2_DM2
.set Rpi_ss__DR, CYREG_PRT2_DR
.set Rpi_ss__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_ss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_ss__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_ss__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_ss__MASK, 0x40
.set Rpi_ss__PORT, 2
.set Rpi_ss__PRT, CYREG_PRT2_PRT
.set Rpi_ss__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_ss__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_ss__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_ss__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_ss__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_ss__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_ss__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_ss__PS, CYREG_PRT2_PS
.set Rpi_ss__SHIFT, 6
.set Rpi_ss__SLW, CYREG_PRT2_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SCLK_1__0__MASK, 0x10
.set SCLK_1__0__PC, CYREG_PRT3_PC4
.set SCLK_1__0__PORT, 3
.set SCLK_1__0__SHIFT, 4
.set SCLK_1__AG, CYREG_PRT3_AG
.set SCLK_1__AMUX, CYREG_PRT3_AMUX
.set SCLK_1__BIE, CYREG_PRT3_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT3_BYP
.set SCLK_1__CTL, CYREG_PRT3_CTL
.set SCLK_1__DM0, CYREG_PRT3_DM0
.set SCLK_1__DM1, CYREG_PRT3_DM1
.set SCLK_1__DM2, CYREG_PRT3_DM2
.set SCLK_1__DR, CYREG_PRT3_DR
.set SCLK_1__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK_1__MASK, 0x10
.set SCLK_1__PORT, 3
.set SCLK_1__PRT, CYREG_PRT3_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT3_PS
.set SCLK_1__SHIFT, 4
.set SCLK_1__SLW, CYREG_PRT3_SLW

/* SCLK_2 */
.set SCLK_2__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set SCLK_2__0__MASK, 0x20
.set SCLK_2__0__PC, CYREG_IO_PC_PRT15_PC5
.set SCLK_2__0__PORT, 15
.set SCLK_2__0__SHIFT, 5
.set SCLK_2__AG, CYREG_PRT15_AG
.set SCLK_2__AMUX, CYREG_PRT15_AMUX
.set SCLK_2__BIE, CYREG_PRT15_BIE
.set SCLK_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SCLK_2__BYP, CYREG_PRT15_BYP
.set SCLK_2__CTL, CYREG_PRT15_CTL
.set SCLK_2__DM0, CYREG_PRT15_DM0
.set SCLK_2__DM1, CYREG_PRT15_DM1
.set SCLK_2__DM2, CYREG_PRT15_DM2
.set SCLK_2__DR, CYREG_PRT15_DR
.set SCLK_2__INP_DIS, CYREG_PRT15_INP_DIS
.set SCLK_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SCLK_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SCLK_2__LCD_EN, CYREG_PRT15_LCD_EN
.set SCLK_2__MASK, 0x20
.set SCLK_2__PORT, 15
.set SCLK_2__PRT, CYREG_PRT15_PRT
.set SCLK_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SCLK_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SCLK_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SCLK_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SCLK_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SCLK_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SCLK_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SCLK_2__PS, CYREG_PRT15_PS
.set SCLK_2__SHIFT, 5
.set SCLK_2__SLW, CYREG_PRT15_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB02_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB02_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB02_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB02_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB02_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB02_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* SPIM_2 */
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set SPIM_2_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set SPIM_2_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set SPIM_2_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB14_A0
.set SPIM_2_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB14_A1
.set SPIM_2_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set SPIM_2_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB14_D0
.set SPIM_2_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB14_D1
.set SPIM_2_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPIM_2_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set SPIM_2_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB14_F0
.set SPIM_2_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB14_F1
.set SPIM_2_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set SPIM_2_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB15_A0
.set SPIM_2_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB15_A1
.set SPIM_2_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set SPIM_2_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB15_D0
.set SPIM_2_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB15_D1
.set SPIM_2_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIM_2_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set SPIM_2_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB15_F0
.set SPIM_2_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB15_F1
.set SPIM_2_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x03
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x08
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x08

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x07
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x80
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x80

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x05
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x20
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x20

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x06
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x40
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x40

/* Rpi_miso */
.set Rpi_miso__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Rpi_miso__0__MASK, 0x10
.set Rpi_miso__0__PC, CYREG_PRT2_PC4
.set Rpi_miso__0__PORT, 2
.set Rpi_miso__0__SHIFT, 4
.set Rpi_miso__AG, CYREG_PRT2_AG
.set Rpi_miso__AMUX, CYREG_PRT2_AMUX
.set Rpi_miso__BIE, CYREG_PRT2_BIE
.set Rpi_miso__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_miso__BYP, CYREG_PRT2_BYP
.set Rpi_miso__CTL, CYREG_PRT2_CTL
.set Rpi_miso__DM0, CYREG_PRT2_DM0
.set Rpi_miso__DM1, CYREG_PRT2_DM1
.set Rpi_miso__DM2, CYREG_PRT2_DM2
.set Rpi_miso__DR, CYREG_PRT2_DR
.set Rpi_miso__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_miso__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_miso__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_miso__MASK, 0x10
.set Rpi_miso__PORT, 2
.set Rpi_miso__PRT, CYREG_PRT2_PRT
.set Rpi_miso__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_miso__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_miso__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_miso__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_miso__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_miso__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_miso__PS, CYREG_PRT2_PS
.set Rpi_miso__SHIFT, 4
.set Rpi_miso__SLW, CYREG_PRT2_SLW

/* Rpi_mosi */
.set Rpi_mosi__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Rpi_mosi__0__MASK, 0x08
.set Rpi_mosi__0__PC, CYREG_PRT2_PC3
.set Rpi_mosi__0__PORT, 2
.set Rpi_mosi__0__SHIFT, 3
.set Rpi_mosi__AG, CYREG_PRT2_AG
.set Rpi_mosi__AMUX, CYREG_PRT2_AMUX
.set Rpi_mosi__BIE, CYREG_PRT2_BIE
.set Rpi_mosi__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_mosi__BYP, CYREG_PRT2_BYP
.set Rpi_mosi__CTL, CYREG_PRT2_CTL
.set Rpi_mosi__DM0, CYREG_PRT2_DM0
.set Rpi_mosi__DM1, CYREG_PRT2_DM1
.set Rpi_mosi__DM2, CYREG_PRT2_DM2
.set Rpi_mosi__DR, CYREG_PRT2_DR
.set Rpi_mosi__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_mosi__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_mosi__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_mosi__MASK, 0x08
.set Rpi_mosi__PORT, 2
.set Rpi_mosi__PRT, CYREG_PRT2_PRT
.set Rpi_mosi__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_mosi__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_mosi__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_mosi__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_mosi__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_mosi__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_mosi__PS, CYREG_PRT2_PS
.set Rpi_mosi__SHIFT, 3
.set Rpi_mosi__SLW, CYREG_PRT2_SLW

/* Rpi_sclk */
.set Rpi_sclk__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Rpi_sclk__0__MASK, 0x20
.set Rpi_sclk__0__PC, CYREG_PRT2_PC5
.set Rpi_sclk__0__PORT, 2
.set Rpi_sclk__0__SHIFT, 5
.set Rpi_sclk__AG, CYREG_PRT2_AG
.set Rpi_sclk__AMUX, CYREG_PRT2_AMUX
.set Rpi_sclk__BIE, CYREG_PRT2_BIE
.set Rpi_sclk__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rpi_sclk__BYP, CYREG_PRT2_BYP
.set Rpi_sclk__CTL, CYREG_PRT2_CTL
.set Rpi_sclk__DM0, CYREG_PRT2_DM0
.set Rpi_sclk__DM1, CYREG_PRT2_DM1
.set Rpi_sclk__DM2, CYREG_PRT2_DM2
.set Rpi_sclk__DR, CYREG_PRT2_DR
.set Rpi_sclk__INP_DIS, CYREG_PRT2_INP_DIS
.set Rpi_sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rpi_sclk__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rpi_sclk__LCD_EN, CYREG_PRT2_LCD_EN
.set Rpi_sclk__MASK, 0x20
.set Rpi_sclk__PORT, 2
.set Rpi_sclk__PRT, CYREG_PRT2_PRT
.set Rpi_sclk__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rpi_sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rpi_sclk__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rpi_sclk__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rpi_sclk__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rpi_sclk__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rpi_sclk__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rpi_sclk__PS, CYREG_PRT2_PS
.set Rpi_sclk__SHIFT, 5
.set Rpi_sclk__SLW, CYREG_PRT2_SLW

/* rpi_inta */
.set rpi_inta__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set rpi_inta__0__MASK, 0x40
.set rpi_inta__0__PC, CYREG_PRT12_PC6
.set rpi_inta__0__PORT, 12
.set rpi_inta__0__SHIFT, 6
.set rpi_inta__AG, CYREG_PRT12_AG
.set rpi_inta__BIE, CYREG_PRT12_BIE
.set rpi_inta__BIT_MASK, CYREG_PRT12_BIT_MASK
.set rpi_inta__BYP, CYREG_PRT12_BYP
.set rpi_inta__DM0, CYREG_PRT12_DM0
.set rpi_inta__DM1, CYREG_PRT12_DM1
.set rpi_inta__DM2, CYREG_PRT12_DM2
.set rpi_inta__DR, CYREG_PRT12_DR
.set rpi_inta__INP_DIS, CYREG_PRT12_INP_DIS
.set rpi_inta__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set rpi_inta__MASK, 0x40
.set rpi_inta__PORT, 12
.set rpi_inta__PRT, CYREG_PRT12_PRT
.set rpi_inta__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set rpi_inta__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set rpi_inta__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set rpi_inta__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set rpi_inta__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set rpi_inta__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set rpi_inta__PS, CYREG_PRT12_PS
.set rpi_inta__SHIFT, 6
.set rpi_inta__SIO_CFG, CYREG_PRT12_SIO_CFG
.set rpi_inta__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set rpi_inta__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set rpi_inta__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set rpi_inta__SLW, CYREG_PRT12_SLW

/* rpi_intb */
.set rpi_intb__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set rpi_intb__0__MASK, 0x20
.set rpi_intb__0__PC, CYREG_PRT12_PC5
.set rpi_intb__0__PORT, 12
.set rpi_intb__0__SHIFT, 5
.set rpi_intb__AG, CYREG_PRT12_AG
.set rpi_intb__BIE, CYREG_PRT12_BIE
.set rpi_intb__BIT_MASK, CYREG_PRT12_BIT_MASK
.set rpi_intb__BYP, CYREG_PRT12_BYP
.set rpi_intb__DM0, CYREG_PRT12_DM0
.set rpi_intb__DM1, CYREG_PRT12_DM1
.set rpi_intb__DM2, CYREG_PRT12_DM2
.set rpi_intb__DR, CYREG_PRT12_DR
.set rpi_intb__INP_DIS, CYREG_PRT12_INP_DIS
.set rpi_intb__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set rpi_intb__MASK, 0x20
.set rpi_intb__PORT, 12
.set rpi_intb__PRT, CYREG_PRT12_PRT
.set rpi_intb__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set rpi_intb__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set rpi_intb__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set rpi_intb__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set rpi_intb__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set rpi_intb__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set rpi_intb__PS, CYREG_PRT12_PS
.set rpi_intb__SHIFT, 5
.set rpi_intb__SIO_CFG, CYREG_PRT12_SIO_CFG
.set rpi_intb__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set rpi_intb__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set rpi_intb__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set rpi_intb__SLW, CYREG_PRT12_SLW

/* isr_SS_Fall */
.set isr_SS_Fall__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SS_Fall__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SS_Fall__INTC_MASK, 0x04
.set isr_SS_Fall__INTC_NUMBER, 2
.set isr_SS_Fall__INTC_PRIOR_NUM, 7
.set isr_SS_Fall__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_SS_Fall__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SS_Fall__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_SS_Rise */
.set isr_SS_Rise__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SS_Rise__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SS_Rise__INTC_MASK, 0x08
.set isr_SS_Rise__INTC_NUMBER, 3
.set isr_SS_Rise__INTC_PRIOR_NUM, 7
.set isr_SS_Rise__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_SS_Rise__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SS_Rise__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Status_Reg_1_sts_sts_reg__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B1_UDB05_MSK
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B1_UDB05_ST

/* EnableBattery */
.set EnableBattery_Sync_ctrl_reg__0__MASK, 0x01
.set EnableBattery_Sync_ctrl_reg__0__POS, 0
.set EnableBattery_Sync_ctrl_reg__1__MASK, 0x02
.set EnableBattery_Sync_ctrl_reg__1__POS, 1
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set EnableBattery_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set EnableBattery_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set EnableBattery_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set EnableBattery_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set EnableBattery_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set EnableBattery_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set EnableBattery_Sync_ctrl_reg__MASK, 0x03
.set EnableBattery_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set EnableBattery_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set EnableBattery_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* RpiInterrupts */
.set RpiInterrupts_Sync_ctrl_reg__0__MASK, 0x01
.set RpiInterrupts_Sync_ctrl_reg__0__POS, 0
.set RpiInterrupts_Sync_ctrl_reg__1__MASK, 0x02
.set RpiInterrupts_Sync_ctrl_reg__1__POS, 1
.set RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RpiInterrupts_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RpiInterrupts_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RpiInterrupts_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RpiInterrupts_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RpiInterrupts_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RpiInterrupts_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RpiInterrupts_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RpiInterrupts_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RpiInterrupts_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set RpiInterrupts_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RpiInterrupts_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set RpiInterrupts_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RpiInterrupts_Sync_ctrl_reg__MASK, 0x03
.set RpiInterrupts_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RpiInterrupts_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RpiInterrupts_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* GlitchFilter_1 */
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB01_A0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB01_A1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB01_D0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB01_D1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB01_F0
.set GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB01_F1
.set GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Supply_monitor */
.set Supply_monitor__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Supply_monitor__0__MASK, 0x02
.set Supply_monitor__0__PC, CYREG_PRT3_PC1
.set Supply_monitor__0__PORT, 3
.set Supply_monitor__0__SHIFT, 1
.set Supply_monitor__AG, CYREG_PRT3_AG
.set Supply_monitor__AMUX, CYREG_PRT3_AMUX
.set Supply_monitor__BIE, CYREG_PRT3_BIE
.set Supply_monitor__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Supply_monitor__BYP, CYREG_PRT3_BYP
.set Supply_monitor__CTL, CYREG_PRT3_CTL
.set Supply_monitor__DM0, CYREG_PRT3_DM0
.set Supply_monitor__DM1, CYREG_PRT3_DM1
.set Supply_monitor__DM2, CYREG_PRT3_DM2
.set Supply_monitor__DR, CYREG_PRT3_DR
.set Supply_monitor__INP_DIS, CYREG_PRT3_INP_DIS
.set Supply_monitor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Supply_monitor__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Supply_monitor__LCD_EN, CYREG_PRT3_LCD_EN
.set Supply_monitor__MASK, 0x02
.set Supply_monitor__PORT, 3
.set Supply_monitor__PRT, CYREG_PRT3_PRT
.set Supply_monitor__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Supply_monitor__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Supply_monitor__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Supply_monitor__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Supply_monitor__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Supply_monitor__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Supply_monitor__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Supply_monitor__PS, CYREG_PRT3_PS
.set Supply_monitor__SHIFT, 1
.set Supply_monitor__SLW, CYREG_PRT3_SLW

/* en_level_shift */
.set en_level_shift__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set en_level_shift__0__MASK, 0x80
.set en_level_shift__0__PC, CYREG_PRT12_PC7
.set en_level_shift__0__PORT, 12
.set en_level_shift__0__SHIFT, 7
.set en_level_shift__AG, CYREG_PRT12_AG
.set en_level_shift__BIE, CYREG_PRT12_BIE
.set en_level_shift__BIT_MASK, CYREG_PRT12_BIT_MASK
.set en_level_shift__BYP, CYREG_PRT12_BYP
.set en_level_shift__DM0, CYREG_PRT12_DM0
.set en_level_shift__DM1, CYREG_PRT12_DM1
.set en_level_shift__DM2, CYREG_PRT12_DM2
.set en_level_shift__DR, CYREG_PRT12_DR
.set en_level_shift__INP_DIS, CYREG_PRT12_INP_DIS
.set en_level_shift__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set en_level_shift__MASK, 0x80
.set en_level_shift__PORT, 12
.set en_level_shift__PRT, CYREG_PRT12_PRT
.set en_level_shift__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set en_level_shift__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set en_level_shift__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set en_level_shift__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set en_level_shift__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set en_level_shift__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set en_level_shift__PS, CYREG_PRT12_PS
.set en_level_shift__SHIFT, 7
.set en_level_shift__SIO_CFG, CYREG_PRT12_SIO_CFG
.set en_level_shift__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set en_level_shift__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set en_level_shift__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set en_level_shift__SLW, CYREG_PRT12_SLW

/* enable_battery */
.set enable_battery__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set enable_battery__0__MASK, 0x80
.set enable_battery__0__PC, CYREG_PRT2_PC7
.set enable_battery__0__PORT, 2
.set enable_battery__0__SHIFT, 7
.set enable_battery__AG, CYREG_PRT2_AG
.set enable_battery__AMUX, CYREG_PRT2_AMUX
.set enable_battery__BIE, CYREG_PRT2_BIE
.set enable_battery__BIT_MASK, CYREG_PRT2_BIT_MASK
.set enable_battery__BYP, CYREG_PRT2_BYP
.set enable_battery__CTL, CYREG_PRT2_CTL
.set enable_battery__DM0, CYREG_PRT2_DM0
.set enable_battery__DM1, CYREG_PRT2_DM1
.set enable_battery__DM2, CYREG_PRT2_DM2
.set enable_battery__DR, CYREG_PRT2_DR
.set enable_battery__INP_DIS, CYREG_PRT2_INP_DIS
.set enable_battery__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set enable_battery__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set enable_battery__LCD_EN, CYREG_PRT2_LCD_EN
.set enable_battery__MASK, 0x80
.set enable_battery__PORT, 2
.set enable_battery__PRT, CYREG_PRT2_PRT
.set enable_battery__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set enable_battery__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set enable_battery__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set enable_battery__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set enable_battery__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set enable_battery__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set enable_battery__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set enable_battery__PS, CYREG_PRT2_PS
.set enable_battery__SHIFT, 7
.set enable_battery__SLW, CYREG_PRT2_SLW

/* GPIO_Status_Reg */
.set GPIO_Status_Reg_sts_sts_reg__0__MASK, 0x01
.set GPIO_Status_Reg_sts_sts_reg__0__POS, 0
.set GPIO_Status_Reg_sts_sts_reg__1__MASK, 0x02
.set GPIO_Status_Reg_sts_sts_reg__1__POS, 1
.set GPIO_Status_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set GPIO_Status_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set GPIO_Status_Reg_sts_sts_reg__2__MASK, 0x04
.set GPIO_Status_Reg_sts_sts_reg__2__POS, 2
.set GPIO_Status_Reg_sts_sts_reg__3__MASK, 0x08
.set GPIO_Status_Reg_sts_sts_reg__3__POS, 3
.set GPIO_Status_Reg_sts_sts_reg__MASK, 0x0F
.set GPIO_Status_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set GPIO_Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GPIO_Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set GPIO_Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set GPIO_Status_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set GPIO_Status_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set GPIO_Status_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* Control_Reg_SS_1 */
.set Control_Reg_SS_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_SS_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_SS_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_SS_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SS_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_SS_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Control_Reg_SS_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_SS_1_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_SS_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_SS_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_SS_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Control_Reg_SS_2 */
.set Control_Reg_SS_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_SS_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_SS_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_SS_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_SS_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Control_Reg_SS_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Control_Reg_SS_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Control_Reg_SS_2_Sync_ctrl_reg__MASK, 0x03
.set Control_Reg_SS_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_SS_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Control_Reg_SS_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* GPIO_Control_Reg */
.set GPIO_Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set GPIO_Control_Reg_Sync_ctrl_reg__0__POS, 0
.set GPIO_Control_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set GPIO_Control_Reg_Sync_ctrl_reg__1__POS, 1
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set GPIO_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set GPIO_Control_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set GPIO_Control_Reg_Sync_ctrl_reg__2__POS, 2
.set GPIO_Control_Reg_Sync_ctrl_reg__3__MASK, 0x08
.set GPIO_Control_Reg_Sync_ctrl_reg__3__POS, 3
.set GPIO_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set GPIO_Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set GPIO_Control_Reg_Sync_ctrl_reg__MASK, 0x0F
.set GPIO_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set GPIO_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set GPIO_Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
