static unsigned int\r\nF_1 ( struct V_1 * V_2 , const struct V_3 * V_4 )\r\n{\r\nunsigned int V_5 ;\r\nstruct V_6 V_7 , V_8 ;\r\nT_1 V_9 ;\r\nT_2 V_10 , V_11 ;\r\nint V_12 ;\r\n#if 0\r\nif (skb->len < sizeof(struct iphdr) ||\r\nip_hdrlen(skb) < sizeof(struct iphdr)) {\r\nnet_warn_ratelimited("ip6t_hook: happy cracking\n");\r\nreturn NF_ACCEPT;\r\n}\r\n#endif\r\nmemcpy ( & V_7 , & F_2 ( V_2 ) -> V_7 , sizeof( V_7 ) ) ;\r\nmemcpy ( & V_8 , & F_2 ( V_2 ) -> V_8 , sizeof( V_8 ) ) ;\r\nV_11 = V_2 -> V_11 ;\r\nV_9 = F_2 ( V_2 ) -> V_9 ;\r\nV_10 = * ( ( T_2 * ) F_2 ( V_2 ) ) ;\r\nV_5 = F_3 ( V_2 , V_13 , NULL , V_4 ,\r\nF_4 ( V_4 ) -> V_14 . V_15 ) ;\r\nif ( V_5 != V_16 && V_5 != V_17 &&\r\n( ! F_5 ( & F_2 ( V_2 ) -> V_7 , & V_7 ) ||\r\n! F_5 ( & F_2 ( V_2 ) -> V_8 , & V_8 ) ||\r\nV_2 -> V_11 != V_11 ||\r\nF_2 ( V_2 ) -> V_9 != V_9 ||\r\nV_10 != * ( ( T_2 * ) F_2 ( V_2 ) ) ) ) {\r\nV_12 = F_6 ( V_2 ) ;\r\nif ( V_12 < 0 )\r\nV_5 = F_7 ( V_12 ) ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic unsigned int\r\nF_8 ( const struct V_18 * V_19 , struct V_1 * V_2 ,\r\nconst struct V_3 * V_20 , const struct V_3 * V_4 ,\r\nint (* F_9)( struct V_1 * ) )\r\n{\r\nif ( V_19 -> V_21 == V_13 )\r\nreturn F_1 ( V_2 , V_4 ) ;\r\nif ( V_19 -> V_21 == V_22 )\r\nreturn F_3 ( V_2 , V_19 -> V_21 , V_20 , V_4 ,\r\nF_4 ( V_4 ) -> V_14 . V_15 ) ;\r\nreturn F_3 ( V_2 , V_19 -> V_21 , V_20 , V_4 ,\r\nF_4 ( V_20 ) -> V_14 . V_15 ) ;\r\n}\r\nstatic int T_3 F_10 ( struct V_23 * V_23 )\r\n{\r\nstruct V_24 * V_25 ;\r\nV_25 = F_11 ( & V_26 ) ;\r\nif ( V_25 == NULL )\r\nreturn - V_27 ;\r\nV_23 -> V_14 . V_15 =\r\nF_12 ( V_23 , & V_26 , V_25 ) ;\r\nF_13 ( V_25 ) ;\r\nreturn F_14 ( V_23 -> V_14 . V_15 ) ;\r\n}\r\nstatic void T_4 F_15 ( struct V_23 * V_23 )\r\n{\r\nF_16 ( V_23 , V_23 -> V_14 . V_15 ) ;\r\n}\r\nstatic int T_5 F_17 ( void )\r\n{\r\nint V_5 ;\r\nV_5 = F_18 ( & V_28 ) ;\r\nif ( V_5 < 0 )\r\nreturn V_5 ;\r\nV_29 = F_19 ( & V_26 , F_8 ) ;\r\nif ( F_20 ( V_29 ) ) {\r\nV_5 = F_21 ( V_29 ) ;\r\ngoto V_30;\r\n}\r\nreturn V_5 ;\r\nV_30:\r\nF_22 ( & V_28 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void T_6 F_23 ( void )\r\n{\r\nF_24 ( & V_26 , V_29 ) ;\r\nF_22 ( & V_28 ) ;\r\n}
