Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 23 00:29:42 2024
| Host         : DESKTOP-T21VF0Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_timing_summary_routed.rpt -pb fir_timing_summary_routed.pb -rpx fir_timing_summary_routed.rpx -warn_on_violation
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  89          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (798)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (798)
--------------------------------------------------
 There are 798 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  814          inf        0.000                      0                  814           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           814 Endpoints
Min Delay           814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_3_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 3.109ns (33.691%)  route 6.118ns (66.309%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y56         FDRE                         0.000     0.000 r  sum_3_reg[16]/C
    SLICE_X93Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[16]/Q
                         net (fo=1, routed)           6.118     6.574    filtered_signal_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.653     9.227 r  filtered_signal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.227    filtered_signal[2]
    V10                                                               r  filtered_signal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 3.075ns (33.723%)  route 6.043ns (66.277%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y55         FDRE                         0.000     0.000 r  sum_3_reg[14]/C
    SLICE_X93Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[14]/Q
                         net (fo=1, routed)           6.043     6.499    filtered_signal_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619     9.117 r  filtered_signal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.117    filtered_signal[0]
    W6                                                                r  filtered_signal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.053ns  (logic 3.110ns (34.357%)  route 5.943ns (65.643%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y56         FDRE                         0.000     0.000 r  sum_3_reg[17]/C
    SLICE_X93Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[17]/Q
                         net (fo=1, routed)           5.943     6.399    filtered_signal_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.654     9.053 r  filtered_signal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.053    filtered_signal[3]
    V11                                                               r  filtered_signal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 3.123ns (34.613%)  route 5.899ns (65.387%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE                         0.000     0.000 r  sum_3_reg[24]/C
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[24]/Q
                         net (fo=1, routed)           5.899     6.355    filtered_signal_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         2.667     9.022 r  filtered_signal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.022    filtered_signal[10]
    U8                                                                r  filtered_signal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 3.144ns (34.916%)  route 5.860ns (65.084%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE                         0.000     0.000 r  sum_3_reg[25]/C
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[25]/Q
                         net (fo=1, routed)           5.860     6.316    filtered_signal_OBUF[11]
    U9                   OBUF (Prop_obuf_I_O)         2.688     9.004 r  filtered_signal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.004    filtered_signal[11]
    U9                                                                r  filtered_signal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 3.171ns (35.686%)  route 5.715ns (64.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE                         0.000     0.000 r  sum_3_reg[29]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[29]/Q
                         net (fo=1, routed)           5.715     6.171    filtered_signal_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         2.715     8.885 r  filtered_signal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.885    filtered_signal[15]
    V8                                                                r  filtered_signal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.882ns  (logic 3.119ns (35.118%)  route 5.763ns (64.882%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE                         0.000     0.000 r  sum_3_reg[21]/C
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[21]/Q
                         net (fo=1, routed)           5.763     6.219    filtered_signal_OBUF[7]
    T5                   OBUF (Prop_obuf_I_O)         2.663     8.882 r  filtered_signal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.882    filtered_signal[7]
    T5                                                                r  filtered_signal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 3.062ns (34.556%)  route 5.798ns (65.444%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE                         0.000     0.000 r  sum_3_reg[20]/C
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[20]/Q
                         net (fo=1, routed)           5.798     6.254    filtered_signal_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         2.606     8.860 r  filtered_signal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.860    filtered_signal[6]
    U5                                                                r  filtered_signal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 3.137ns (35.456%)  route 5.711ns (64.544%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE                         0.000     0.000 r  sum_3_reg[22]/C
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[22]/Q
                         net (fo=1, routed)           5.711     6.167    filtered_signal_OBUF[8]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     8.848 r  filtered_signal_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.848    filtered_signal[8]
    Y11                                                               r  filtered_signal[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_3_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            filtered_signal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 3.171ns (36.182%)  route 5.593ns (63.818%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE                         0.000     0.000 r  sum_3_reg[28]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sum_3_reg[28]/Q
                         net (fo=1, routed)           5.593     6.049    filtered_signal_OBUF[14]
    W8                   OBUF (Prop_obuf_I_O)         2.715     8.764 r  filtered_signal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.764    filtered_signal[14]
    W8                                                                r  filtered_signal[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[0]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[0]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_53_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[10]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[10]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_43_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[11]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[11]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_42_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[12]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[12]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_41_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[13]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[13]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_40_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[14]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[14]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_39_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[15]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[15]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_38_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[16]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[16]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_37_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[17]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[17]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_36_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_0_reg[0]/ACOUT[18]
                            (internal pin)
  Destination:            prod_reg[2]/ACIN[18]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y21          DSP48E1                      0.000     0.000 r  sum_0_reg[0]/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    sum_0_reg_n_35_[0]
    DSP48_X4Y22          DSP48E1                                      r  prod_reg[2]/ACIN[18]
  -------------------------------------------------------------------    -------------------





