
/* This header file describes the Register Map for the ZTSZZ9VectorAddRN4sycl3_V15queueERKSt6vectorIiSaIiEES7_RS5_ENKUlRNS0_7handlerEE_clESA_EUlT_E kernel */

#ifndef __ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_REGS_H__
#define __ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_REGS_H__



/* Status register contains all the control bits to control kernel execution */
/******************************************************************************/
/* Memory Map Summary                                                         */
/******************************************************************************/

/*
 Address | Access | Register     | Argument                            | Description 
---------|--------|--------------|-------------------------------------|-------------------------------
     0x0 |    R/W |   reg0[63:0] |                        Status[63:0] |   * Read/Write the status bits
         |        |              |                                     |       that are described below
---------|--------|--------------|-------------------------------------|-------------------------------
     0x8 |    R/W |   reg1[31:0] |                         Start[31:0] |        * Write 1 to initiate a
         |        |              |                                     |                   kernel start
---------|--------|--------------|-------------------------------------|-------------------------------
    0x30 |      R |   reg6[31:0] |                 FinishCounter[31:0] | * Read to get number of kernel
         |        |  reg6[63:32] |                 FinishCounter[31:0] |       finishes, note that this
         |        |              |                                     |    register will clear on read
---------|--------|--------------|-------------------------------------|-------------------------------
    0x38 |    R/W |   reg7[31:0] |            WorkgroupDimension[31:0] |                              
         |        |  reg7[63:32] |                 WorkgroupSize[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x40 |    R/W |   reg8[31:0] |                   GlobalSize0[31:0] |                              
         |        |  reg8[63:32] |                   GlobalSize1[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x48 |    R/W |   reg9[31:0] |                   GlobalSize2[31:0] |                              
         |        |  reg9[63:32] |                    NumGroups0[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x50 |    R/W |  reg10[31:0] |                    NumGroups1[31:0] |                              
         |        | reg10[63:32] |                    NumGroups2[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x58 |    R/W |  reg11[31:0] |                    LocalSize0[31:0] |                              
         |        | reg11[63:32] |                    LocalSize1[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x60 |    R/W |  reg12[31:0] |                    LocalSize2[31:0] |                              
         |        | reg12[63:32] |                        Unused[31:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x68 |    R/W |  reg13[63:0] |                 GlobalOffset0[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x70 |    R/W |  reg14[63:0] |                 GlobalOffset1[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x78 |    R/W |  reg15[63:0] |                 GlobalOffset2[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x80 |    R/W |  reg16[63:0] |                       arg_sum[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x88 |    R/W |  reg17[63:0] |                      arg_sum1[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x90 |    R/W |  reg18[63:0] |                      arg_sum2[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0x98 |    R/W |  reg19[63:0] |                      arg_sum3[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xa0 |    R/W |  reg20[63:0] |                         arg_a[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xa8 |    R/W |  reg21[63:0] |                        arg_a4[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xb0 |    R/W |  reg22[63:0] |                        arg_a5[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xb8 |    R/W |  reg23[63:0] |                        arg_a6[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xc0 |    R/W |  reg24[63:0] |                         arg_b[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xc8 |    R/W |  reg25[63:0] |                        arg_b7[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xd0 |    R/W |  reg26[63:0] |                        arg_b8[63:0] |                              
---------|--------|--------------|-------------------------------------|-------------------------------
    0xd8 |    R/W |  reg27[63:0] |                        arg_b9[63:0] |                              
*/


/******************************************************************************/
/* Register Address Macros                                                    */
/******************************************************************************/

/* Status Register Bit Offsets (Bits) */
/* Note: Bits In Status Registers Are Marked As Read-Only or Read-Write
   Please Do Not Write To Read-Only Bits */
#define KERNEL_REGISTER_MAP_DONE_OFFSET (1) // Read-only
#define KERNEL_REGISTER_MAP_BUSY_OFFSET (2) // Read-only
#define KERNEL_REGISTER_MAP_STALLED_OFFSET (3) // Read-only
#define KERNEL_REGISTER_MAP_UNSTALL_OFFSET (4) // Read-write
#define KERNEL_REGISTER_MAP_VALID_IN_OFFSET (14) // Read-only
#define KERNEL_REGISTER_MAP_STARTED_OFFSET (15) // Read-only

/* Status Register Bit Masks (Bits) */
#define KERNEL_REGISTER_MAP_DONE_MASK (0x2)
#define KERNEL_REGISTER_MAP_BUSY_MASK (0x4)
#define KERNEL_REGISTER_MAP_STALLED_MASK (0x8)
#define KERNEL_REGISTER_MAP_UNSTALL_MASK (0x10)
#define KERNEL_REGISTER_MAP_VALID_IN_MASK (0x4000)
#define KERNEL_REGISTER_MAP_STARTED_MASK (0x8000)

/* Byte Addresses */
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_STATUS_REG (0x0 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_START_REG (0x8 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_FINISHCOUNTER_REG (0x30 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_FINISHCOUNTER_REG (0x30 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_WORKGROUPDIMENSION_REG (0x38 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_WORKGROUPSIZE_REG (0x38 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALSIZE0_REG (0x40 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALSIZE1_REG (0x40 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALSIZE2_REG (0x48 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_NUMGROUPS0_REG (0x48 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_NUMGROUPS1_REG (0x50 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_NUMGROUPS2_REG (0x50 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_LOCALSIZE0_REG (0x58 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_LOCALSIZE1_REG (0x58 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_LOCALSIZE2_REG (0x60 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_UNUSED_REG (0x60 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALOFFSET0_REG (0x68 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALOFFSET1_REG (0x70 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_GLOBALOFFSET2_REG (0x78 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM_REG (0x80 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM1_REG (0x88 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM2_REG (0x90 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM3_REG (0x98 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A_REG (0xa0 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A4_REG (0xa8 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A5_REG (0xb0 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A6_REG (0xb8 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B_REG (0xc0 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B7_REG (0xc8 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B8_REG (0xd0 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B9_REG (0xd8 + ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_OFFSET)

/* Argument Sizes (bytes) */
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM1_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM2_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM3_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A4_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A5_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A6_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B7_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B8_SIZE (8)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B9_SIZE (8)

/* Argument Masks */
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM1_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM2_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_SUM3_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A4_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A5_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_A6_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B7_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B8_MASK (0xffffffffffffffffULL)
#define ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_ARG_ARG_B9_MASK (0xffffffffffffffffULL)

#endif /* __ZTSZZ9VECTORADDRN4SYCL3_V15QUEUEERKST6VECTORIISAIIEES7_RS5_ENKULRNS0_7HANDLEREE_CLESA_EULT_E_REGISTER_MAP_REGS_H__ */
