// Seed: 847116905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  module_2 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_5
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  uwire id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  supply0 id_6 = id_5;
  assign id_6 = 1 ^ id_3;
  assign id_0 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
