//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_70
.address_size 64

	// .globl	_Z4ReLUPdS_ii

.visible .entry _Z4ReLUPdS_ii(
	.param .u64 _Z4ReLUPdS_ii_param_0,
	.param .u64 _Z4ReLUPdS_ii_param_1,
	.param .u32 _Z4ReLUPdS_ii_param_2,
	.param .u32 _Z4ReLUPdS_ii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;
	.loc	1 2 0


	ld.param.u64 	%rd1, [_Z4ReLUPdS_ii_param_0];
	ld.param.u64 	%rd2, [_Z4ReLUPdS_ii_param_1];
	ld.param.u32 	%r2, [_Z4ReLUPdS_ii_param_2];
	ld.param.u32 	%r3, [_Z4ReLUPdS_ii_param_3];
	.loc	1 7 14
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	.loc	1 8 5
	mul.lo.s32 	%r7, %r3, %r2;
	setp.ge.u32 	%p1, %r1, %r7;
	@%p1 bra 	$L__BB0_2;

	.loc	1 7 14
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	.loc	1 9 9
	mul.wide.u32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	max.f64 	%fd2, %fd1, 0d0000000000000000;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f64 	[%rd7], %fd2;

$L__BB0_2:
	.loc	1 11 1
	ret;

}

	.file	1 "/home/siyuanch/ssd/workspace/wasm-jit/tests_wasm2ptx/cuda/relu.cu"
