digraph "CFG for '_Z10ReduceRalfPxS_ii' function" {
	label="CFG for '_Z10ReduceRalfPxS_ii' function";

	Node0x5de5800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !7\l  %15 = mul i32 %6, %11\l  %16 = add i32 %5, %3\l  %17 = add i32 %16, %15\l  %18 = icmp slt i32 %17, %2\l  br i1 %18, label %19, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5de5800:s0 -> Node0x5de5850;
	Node0x5de5800:s1 -> Node0x5de7b90;
	Node0x5de5850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%19:\l19:                                               \l  %20 = sext i32 %17 to i64\l  %21 = getelementptr inbounds i64, i64 addrspace(1)* %0, i64 %20\l  %22 = load i64, i64 addrspace(1)* %21, align 8, !tbaa !16, !amdgpu.noclobber\l... !6\l  br label %23\l}"];
	Node0x5de5850 -> Node0x5de7b90;
	Node0x5de7b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%23:\l23:                                               \l  %24 = phi i64 [ %22, %19 ], [ 0, %4 ]\l  %25 = udiv i32 %14, %11\l  %26 = mul i32 %25, %11\l  %27 = icmp ugt i32 %14, %26\l  %28 = zext i1 %27 to i32\l  %29 = add i32 %25, %28\l  %30 = mul i32 %29, %11\l  %31 = add i32 %30, %17\l  %32 = icmp ult i32 %31, %2\l  br i1 %32, label %33, label %38\l|{<s0>T|<s1>F}}"];
	Node0x5de7b90:s0 -> Node0x5de79b0;
	Node0x5de7b90:s1 -> Node0x5de7a00;
	Node0x5de79b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%33:\l33:                                               \l  %34 = zext i32 %31 to i64\l  %35 = getelementptr inbounds i64, i64 addrspace(1)* %0, i64 %34\l  %36 = load i64, i64 addrspace(1)* %35, align 8, !tbaa !16, !amdgpu.noclobber\l... !6\l  %37 = add nsw i64 %36, %24\l  br label %38\l}"];
	Node0x5de79b0 -> Node0x5de7a00;
	Node0x5de7a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%38:\l38:                                               \l  %39 = phi i64 [ %37, %33 ], [ %24, %23 ]\l  %40 = getelementptr inbounds [1024 x i64], [1024 x i64] addrspace(3)*\l... @_ZZ10ReduceRalfPxS_iiE2sm, i32 0, i32 %5\l  store i64 %39, i64 addrspace(3)* %40, align 8, !tbaa !16\l  %41 = icmp ult i16 %10, 2\l  br i1 %41, label %42, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5de7a00:s0 -> Node0x5de9970;
	Node0x5de7a00:s1 -> Node0x5de99c0;
	Node0x5de9970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%42:\l42:                                               \l  %43 = icmp eq i32 %5, 0\l  br i1 %43, label %56, label %60\l|{<s0>T|<s1>F}}"];
	Node0x5de9970:s0 -> Node0x5de9b90;
	Node0x5de9970:s1 -> Node0x5de9be0;
	Node0x5de99c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = phi i32 [ %46, %54 ], [ %11, %38 ]\l  %46 = lshr i32 %45, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %47 = icmp ult i32 %5, %46\l  br i1 %47, label %48, label %54\l|{<s0>T|<s1>F}}"];
	Node0x5de99c0:s0 -> Node0x5dea270;
	Node0x5de99c0:s1 -> Node0x5de9d50;
	Node0x5dea270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%48:\l48:                                               \l  %49 = load i64, i64 addrspace(3)* %40, align 8, !tbaa !16\l  %50 = add nuw nsw i32 %46, %5\l  %51 = getelementptr inbounds [1024 x i64], [1024 x i64] addrspace(3)*\l... @_ZZ10ReduceRalfPxS_iiE2sm, i32 0, i32 %50\l  %52 = load i64, i64 addrspace(3)* %51, align 8, !tbaa !16\l  %53 = add nsw i64 %52, %49\l  store i64 %53, i64 addrspace(3)* %40, align 8, !tbaa !16\l  br label %54\l}"];
	Node0x5dea270 -> Node0x5de9d50;
	Node0x5de9d50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  %55 = icmp ult i32 %45, 4\l  br i1 %55, label %42, label %44, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5de9d50:s0 -> Node0x5de9970;
	Node0x5de9d50:s1 -> Node0x5de99c0;
	Node0x5de9b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%56:\l56:                                               \l  %57 = load i64, i64 addrspace(3)* getelementptr inbounds ([1024 x i64],\l... [1024 x i64] addrspace(3)* @_ZZ10ReduceRalfPxS_iiE2sm, i32 0, i32 0), align\l... 16, !tbaa !16\l  %58 = zext i32 %6 to i64\l  %59 = getelementptr inbounds i64, i64 addrspace(1)* %1, i64 %58\l  store i64 %57, i64 addrspace(1)* %59, align 8, !tbaa !16\l  br label %60\l}"];
	Node0x5de9b90 -> Node0x5de9be0;
	Node0x5de9be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%60:\l60:                                               \l  ret void\l}"];
}
