Classic Timing Analyzer report for MINUTE
Tue Jan 02 09:19:11 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK2'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.989 ns                         ; EN2      ; COUT2[3] ; --         ; CLK2     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.595 ns                         ; COUT1[0] ; QD[0]    ; CLK2       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.801 ns                        ; EN2      ; COUT2[1] ; --         ; CLK2     ; 0            ;
; Clock Setup: 'CLK2'          ; N/A   ; None          ; 477.55 MHz ( period = 2.094 ns ) ; COUT2[0] ; COUT2[3] ; CLK2       ; CLK2     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK2'                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; COUT2[0]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 477.55 MHz ( period = 2.094 ns )               ; COUT2[0]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; 481.00 MHz ( period = 2.079 ns )               ; COUT1[0]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; 481.00 MHz ( period = 2.079 ns )               ; COUT1[0]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[0]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[0]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[0]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; COUT2[1]~DUPLICATE ; CLK2       ; CLK2     ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT2[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT2[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[0]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 1.299 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; COUT2[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[2]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]~DUPLICATE ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[3]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 1.010 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT1[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT1[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.975 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT1[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 0.886 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT1[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; CC                 ; CLK2       ; CLK2     ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT1[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT1[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT1[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT1[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[0]           ; COUT1[0]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[3]           ; COUT1[3]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[2]           ; COUT1[2]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT1[1]           ; COUT1[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUT2[1]           ; COUT2[1]           ; CLK2       ; CLK2     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                 ; To Clock ;
+-------+--------------+------------+------+--------------------+----------+
; N/A   ; None         ; 3.989 ns   ; EN2  ; COUT2[0]           ; CLK2     ;
; N/A   ; None         ; 3.989 ns   ; EN2  ; COUT2[3]           ; CLK2     ;
; N/A   ; None         ; 3.824 ns   ; EN2  ; COUT2[1]~DUPLICATE ; CLK2     ;
; N/A   ; None         ; 3.824 ns   ; EN2  ; COUT2[1]           ; CLK2     ;
; N/A   ; None         ; 3.652 ns   ; EN2  ; COUT2[2]           ; CLK2     ;
; N/A   ; None         ; 3.303 ns   ; EN2  ; COUT1[0]           ; CLK2     ;
; N/A   ; None         ; 3.303 ns   ; EN2  ; COUT1[3]           ; CLK2     ;
; N/A   ; None         ; 3.303 ns   ; EN2  ; COUT1[2]           ; CLK2     ;
; N/A   ; None         ; 3.303 ns   ; EN2  ; COUT1[1]           ; CLK2     ;
; N/A   ; None         ; 3.303 ns   ; EN2  ; CC                 ; CLK2     ;
+-------+--------------+------------+------+--------------------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+----------+-------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To    ; From Clock ;
+-------+--------------+------------+----------+-------+------------+
; N/A   ; None         ; 7.595 ns   ; COUT1[0] ; QD[0] ; CLK2       ;
; N/A   ; None         ; 7.035 ns   ; COUT1[1] ; QD[1] ; CLK2       ;
; N/A   ; None         ; 6.477 ns   ; COUT2[2] ; QC[2] ; CLK2       ;
; N/A   ; None         ; 6.465 ns   ; COUT1[3] ; QD[3] ; CLK2       ;
; N/A   ; None         ; 6.390 ns   ; COUT2[0] ; QC[0] ; CLK2       ;
; N/A   ; None         ; 6.248 ns   ; COUT2[3] ; QC[3] ; CLK2       ;
; N/A   ; None         ; 6.096 ns   ; COUT1[2] ; QD[2] ; CLK2       ;
; N/A   ; None         ; 5.815 ns   ; CC       ; CO2   ; CLK2       ;
; N/A   ; None         ; 5.784 ns   ; COUT2[1] ; QC[1] ; CLK2       ;
+-------+--------------+------------+----------+-------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------+----------+
; N/A           ; None        ; -2.801 ns ; EN2  ; COUT2[1]~DUPLICATE ; CLK2     ;
; N/A           ; None        ; -2.801 ns ; EN2  ; COUT2[1]           ; CLK2     ;
; N/A           ; None        ; -3.064 ns ; EN2  ; COUT1[0]           ; CLK2     ;
; N/A           ; None        ; -3.064 ns ; EN2  ; COUT1[3]           ; CLK2     ;
; N/A           ; None        ; -3.064 ns ; EN2  ; COUT1[2]           ; CLK2     ;
; N/A           ; None        ; -3.064 ns ; EN2  ; COUT1[1]           ; CLK2     ;
; N/A           ; None        ; -3.064 ns ; EN2  ; CC                 ; CLK2     ;
; N/A           ; None        ; -3.413 ns ; EN2  ; COUT2[2]           ; CLK2     ;
; N/A           ; None        ; -3.750 ns ; EN2  ; COUT2[0]           ; CLK2     ;
; N/A           ; None        ; -3.750 ns ; EN2  ; COUT2[3]           ; CLK2     ;
+---------------+-------------+-----------+------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jan 02 09:19:11 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MINUTE -c MINUTE --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK2" is an undefined clock
Info: Clock "CLK2" has Internal fmax of 477.55 MHz between source register "COUT2[0]" and destination register "COUT2[0]" (period= 2.094 ns)
    Info: + Longest register to register delay is 1.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
        Info: 2: + IC(0.277 ns) + CELL(0.366 ns) = 0.643 ns; Loc. = LCCOMB_X37_Y13_N30; Fanout = 5; COMB Node = 'process_0~0'
        Info: 3: + IC(0.236 ns) + CELL(0.053 ns) = 0.932 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 5; COMB Node = 'COUT2[0]~0'
        Info: 4: + IC(0.232 ns) + CELL(0.746 ns) = 1.910 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
        Info: Total cell delay = 1.165 ns ( 60.99 % )
        Info: Total interconnect delay = 0.745 ns ( 39.01 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK2" to destination register is 2.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK2'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'CLK2~clkctrl'
            Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
            Info: Total cell delay = 1.472 ns ( 58.97 % )
            Info: Total interconnect delay = 1.024 ns ( 41.03 % )
        Info: - Longest clock path from clock "CLK2" to source register is 2.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK2'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'CLK2~clkctrl'
            Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
            Info: Total cell delay = 1.472 ns ( 58.97 % )
            Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "COUT2[0]" (data pin = "EN2", clock pin = "CLK2") is 3.989 ns
    Info: + Longest pin to register delay is 6.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 8; PIN Node = 'EN2'
        Info: 2: + IC(4.212 ns) + CELL(0.378 ns) = 5.417 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 5; COMB Node = 'COUT2[0]~0'
        Info: 3: + IC(0.232 ns) + CELL(0.746 ns) = 6.395 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
        Info: Total cell delay = 1.951 ns ( 30.51 % )
        Info: Total interconnect delay = 4.444 ns ( 69.49 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK2" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK2'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'CLK2~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N17; Fanout = 4; REG Node = 'COUT2[0]'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
Info: tco from clock "CLK2" to destination pin "QD[0]" through register "COUT1[0]" is 7.595 ns
    Info: + Longest clock path from clock "CLK2" to source register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK2'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'CLK2~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N29; Fanout = 8; REG Node = 'COUT1[0]'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.005 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N29; Fanout = 8; REG Node = 'COUT1[0]'
        Info: 2: + IC(2.871 ns) + CELL(2.134 ns) = 5.005 ns; Loc. = PIN_K19; Fanout = 0; PIN Node = 'QD[0]'
        Info: Total cell delay = 2.134 ns ( 42.64 % )
        Info: Total interconnect delay = 2.871 ns ( 57.36 % )
Info: th for register "COUT2[1]~DUPLICATE" (data pin = "EN2", clock pin = "CLK2") is -2.801 ns
    Info: + Longest clock path from clock "CLK2" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK2'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'CLK2~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N3; Fanout = 4; REG Node = 'COUT2[1]~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.446 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 8; PIN Node = 'EN2'
        Info: 2: + IC(4.192 ns) + CELL(0.272 ns) = 5.291 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 1; COMB Node = 'COUT2[1]~1DUPLICATE'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.446 ns; Loc. = LCFF_X37_Y13_N3; Fanout = 4; REG Node = 'COUT2[1]~DUPLICATE'
        Info: Total cell delay = 1.254 ns ( 23.03 % )
        Info: Total interconnect delay = 4.192 ns ( 76.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Jan 02 09:19:11 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


