// Seed: 3263635864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : -1 'b0] id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output reg id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  initial
    @(id_1) begin : LABEL_0
      id_2 <= 1;
    end
  wire id_7;
  ;
  parameter id_8 = 1'h0;
  logic id_9;
  ;
endmodule
