//! A64 float convert tests.
//!
//! Auto-generated from ARM ASL specifications.
//! DO NOT EDIT MANUALLY.

#![allow(unused_imports)]
#![allow(dead_code)]

use crate::generated::test_helpers::*;

// ============================================================================
// aarch64_float_convert_int Tests
// ============================================================================

/// Provenance: aarch64_float_convert_int
/// ASL: `field sf 31 +: 1`
/// Requirement: FieldBoundary { field: "sf", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_aarch64_float_convert_int_field_sf_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field sf = 0 (Min)
    // Fields: opcode=0, type1=0, sf=0, Rd=0, Rn=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field sf 31 +: 1`
/// Requirement: FieldBoundary { field: "sf", value: 1, boundary: Max }
/// 16-bit / halfword size
#[test]
fn test_aarch64_float_convert_int_field_sf_1_max_0_9e200000() {
    // Encoding: 0x9E200000
    // Test aarch64_float_convert_int field sf = 1 (Max)
    // Fields: type1=0, opcode=0, sf=1, Rn=0, Rd=0, rmode=0
    let encoding: u32 = 0x9E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_int_field_type1_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field type1 = 0 (Min)
    // Fields: opcode=0, Rn=0, type1=0, sf=0, Rd=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_int_field_type1_1_poweroftwo_0_1e600000() {
    // Encoding: 0x1E600000
    // Test aarch64_float_convert_int field type1 = 1 (PowerOfTwo)
    // Fields: Rn=0, rmode=0, Rd=0, type1=1, sf=0, opcode=0
    let encoding: u32 = 0x1E600000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_aarch64_float_convert_int_field_type1_3_max_0_1ee00000() {
    // Encoding: 0x1EE00000
    // Test aarch64_float_convert_int field type1 = 3 (Max)
    // Fields: Rd=0, Rn=0, type1=3, opcode=0, sf=0, rmode=0
    let encoding: u32 = 0x1EE00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_int_field_rmode_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field rmode = 0 (Min)
    // Fields: Rd=0, Rn=0, type1=0, rmode=0, opcode=0, sf=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_int_field_rmode_1_poweroftwo_0_1e280000() {
    // Encoding: 0x1E280000
    // Test aarch64_float_convert_int field rmode = 1 (PowerOfTwo)
    // Fields: rmode=1, sf=0, opcode=0, Rn=0, type1=0, Rd=0
    let encoding: u32 = 0x1E280000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_aarch64_float_convert_int_field_rmode_3_max_0_1e380000() {
    // Encoding: 0x1E380000
    // Test aarch64_float_convert_int field rmode = 3 (Max)
    // Fields: Rn=0, sf=0, type1=0, rmode=3, Rd=0, opcode=0
    let encoding: u32 = 0x1E380000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_int_field_opcode_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field opcode = 0 (Min)
    // Fields: sf=0, rmode=0, Rn=0, opcode=0, type1=0, Rd=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_int_field_opcode_1_poweroftwo_0_1e210000() {
    // Encoding: 0x1E210000
    // Test aarch64_float_convert_int field opcode = 1 (PowerOfTwo)
    // Fields: opcode=1, Rd=0, rmode=0, type1=0, sf=0, Rn=0
    let encoding: u32 = 0x1E210000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 7, boundary: Max }
/// maximum value (7)
#[test]
fn test_aarch64_float_convert_int_field_opcode_7_max_0_1e270000() {
    // Encoding: 0x1E270000
    // Test aarch64_float_convert_int field opcode = 7 (Max)
    // Fields: Rn=0, Rd=0, rmode=0, sf=0, type1=0, opcode=7
    let encoding: u32 = 0x1E270000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_int_field_rn_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field Rn = 0 (Min)
    // Fields: type1=0, rmode=0, opcode=0, Rn=0, Rd=0, sf=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_int_field_rn_1_poweroftwo_0_1e200020() {
    // Encoding: 0x1E200020
    // Test aarch64_float_convert_int field Rn = 1 (PowerOfTwo)
    // Fields: sf=0, Rd=0, rmode=0, opcode=0, Rn=1, type1=0
    let encoding: u32 = 0x1E200020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_int_field_rn_30_poweroftwominusone_0_1e2003c0() {
    // Encoding: 0x1E2003C0
    // Test aarch64_float_convert_int field Rn = 30 (PowerOfTwoMinusOne)
    // Fields: opcode=0, rmode=0, Rd=0, Rn=30, type1=0, sf=0
    let encoding: u32 = 0x1E2003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 31, boundary: Max }
/// register index 31 (SP - stack pointer)
#[test]
fn test_aarch64_float_convert_int_field_rn_31_max_0_1e2003e0() {
    // Encoding: 0x1E2003E0
    // Test aarch64_float_convert_int field Rn = 31 (Max)
    // Fields: sf=0, rmode=0, type1=0, opcode=0, Rn=31, Rd=0
    let encoding: u32 = 0x1E2003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_int_field_rd_0_min_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field Rd = 0 (Min)
    // Fields: opcode=0, Rd=0, sf=0, type1=0, rmode=0, Rn=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_int_field_rd_1_poweroftwo_0_1e200001() {
    // Encoding: 0x1E200001
    // Test aarch64_float_convert_int field Rd = 1 (PowerOfTwo)
    // Fields: sf=0, type1=0, Rn=0, rmode=0, Rd=1, opcode=0
    let encoding: u32 = 0x1E200001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_int_field_rd_30_poweroftwominusone_0_1e20001e() {
    // Encoding: 0x1E20001E
    // Test aarch64_float_convert_int field Rd = 30 (PowerOfTwoMinusOne)
    // Fields: Rn=0, rmode=0, sf=0, type1=0, Rd=30, opcode=0
    let encoding: u32 = 0x1E20001E;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 31, boundary: Max }
/// register index 31 (ZR - zero register)
#[test]
fn test_aarch64_float_convert_int_field_rd_31_max_0_1e20001f() {
    // Encoding: 0x1E20001F
    // Test aarch64_float_convert_int field Rd = 31 (Max)
    // Fields: Rd=31, type1=0, Rn=0, sf=0, rmode=0, opcode=0
    let encoding: u32 = 0x1E20001F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// sf=0 (8-bit / byte size)
#[test]
fn test_aarch64_float_convert_int_combo_0_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int field combination: sf=0, type1=0, rmode=0, opcode=0, Rn=0, Rd=0
    // Fields: type1=0, Rn=0, rmode=0, Rd=0, sf=0, opcode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field sf = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "sf", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_aarch64_float_convert_int_special_sf_0_size_variant_0_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int special value sf = 0 (Size variant 0)
    // Fields: Rn=0, Rd=0, rmode=0, opcode=0, type1=0, sf=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field sf = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "sf", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_aarch64_float_convert_int_special_sf_1_size_variant_1_0_9e200000() {
    // Encoding: 0x9E200000
    // Test aarch64_float_convert_int special value sf = 1 (Size variant 1)
    // Fields: rmode=0, Rn=0, type1=0, Rd=0, sf=1, opcode=0
    let encoding: u32 = 0x9E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rn = 31 (Stack pointer (SP) - may require alignment)`
/// Requirement: FieldSpecial { field: "Rn", value: 31, meaning: "Stack pointer (SP) - may require alignment" }
/// Stack pointer (SP) - may require alignment
#[test]
fn test_aarch64_float_convert_int_special_rn_31_stack_pointer_sp_may_require_alignment_0_1e2003e0()
{
    // Encoding: 0x1E2003E0
    // Test aarch64_float_convert_int special value Rn = 31 (Stack pointer (SP) - may require alignment)
    // Fields: Rd=0, type1=0, rmode=0, sf=0, opcode=0, Rn=31
    let encoding: u32 = 0x1E2003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `field Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)`
/// Requirement: FieldSpecial { field: "Rd", value: 31, meaning: "Zero register (XZR/WZR) - reads as 0, writes discarded" }
/// Zero register (XZR/WZR) - reads as 0, writes discarded
#[test]
fn test_aarch64_float_convert_int_special_rd_31_zero_register_xzr_wzr_reads_as_0_writes_discarded_0_1e20001f(
) {
    // Encoding: 0x1E20001F
    // Test aarch64_float_convert_int special value Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)
    // Fields: opcode=0, type1=0, sf=0, Rd=31, rmode=0, Rn=0
    let encoding: u32 = 0x1E20001F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Binary { op: BitConcat, lhs: Slice { base: Var(QualifiedIdentifier { qualifier: Any, name: "opcode" }), slices: [Range { hi: LitInt(2), lo: LitInt(1) }] }, rhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "rmode" }), rhs: LitBits([true, true, false, true]) } }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: BitConcat, lhs: Slice { base: Var(QualifiedIdentifier { qualifier: Any, name: \"opcode\" }), slices: [Range { hi: LitInt(2), lo: LitInt(1) }] }, rhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"rmode\" }), rhs: LitBits([true, true, false, true]) } }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_0_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Binary { op: BitConcat, lhs: Slice { base: Var(QualifiedIdentifier { qualifier: Any, name: "opcode" }), slices: [Range { hi: LitInt(2), lo: LitInt(1) }] }, rhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "rmode" }), rhs: LitBits([true, true, false, true]) } }
    // Fields: sf=0, opcode=0, type1=0, rmode=0, Rn=0, Rd=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_1_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: rmode=0, Rd=0, type1=0, sf=0, Rn=0, opcode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_2_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: type1=0, opcode=0, sf=0, Rn=0, Rd=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }), rhs: Binary { op: And, lhs: LitInt(16), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }) } }, rhs: Var(QualifiedIdentifier { qualifier: Any, name: "intsize" }) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"fltsize\" }), rhs: Binary { op: And, lhs: LitInt(16), rhs: Var(QualifiedIdentifier { qualifier: Any, name: \"fltsize\" }) } }, rhs: Var(QualifiedIdentifier { qualifier: Any, name: \"intsize\" }) }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_3_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }), rhs: Binary { op: And, lhs: LitInt(16), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }) } }, rhs: Var(QualifiedIdentifier { qualifier: Any, name: "intsize" }) }
    // Fields: Rn=0, opcode=0, Rd=0, sf=0, type1=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_4_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: rmode=0, Rn=0, Rd=0, sf=0, type1=0, opcode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "intsize" }), rhs: Binary { op: Or, lhs: LitInt(64), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }) } }, rhs: LitInt(128) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"intsize\" }), rhs: Binary { op: Or, lhs: LitInt(64), rhs: Var(QualifiedIdentifier { qualifier: Any, name: \"fltsize\" }) } }, rhs: LitInt(128) }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_5_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Binary { op: Ne, lhs: Binary { op: Ne, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "intsize" }), rhs: Binary { op: Or, lhs: LitInt(64), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "fltsize" }) } }, rhs: LitInt(128) }
    // Fields: opcode=0, Rn=0, rmode=0, type1=0, sf=0, Rd=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_6_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: rmode=0, Rn=0, type1=0, opcode=0, sf=0, Rd=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveFJCVTZSExt" }, args: [] } }`
/// Requirement: UndefinedEncoding { condition: "Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: \"HaveFJCVTZSExt\" }, args: [] } }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_7_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unary { op: Not, operand: Call { name: QualifiedIdentifier { qualifier: Any, name: "HaveFJCVTZSExt" }, args: [] } }
    // Fields: type1=0, Rn=0, Rd=0, opcode=0, sf=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_8_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: sf=0, Rd=0, opcode=0, Rn=0, rmode=0, type1=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_int_invalid_9_0_1e200000() {
    // Encoding: 0x1E200000
    // Test aarch64_float_convert_int invalid encoding: Unconditional UNDEFINED
    // Fields: sf=0, type1=0, opcode=0, Rn=0, Rd=0, rmode=0
    let encoding: u32 = 0x1E200000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_int
/// ASL: `GpFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "d" }
/// verify register write to GpFromField("d")
#[test]
fn test_aarch64_float_convert_int_reg_write_0_1e200000() {
    // Test aarch64_float_convert_int register write: GpFromField("d")
    // Encoding: 0x1E200000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_int
/// ASL: `SimdFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Simd128, dest_field: "unknown" }
/// verify register write to SimdFromField("d")
#[test]
fn test_aarch64_float_convert_int_reg_write_1_1e200000() {
    // Test aarch64_float_convert_int register write: SimdFromField("d")
    // Encoding: 0x1E200000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_int
/// ASL: `GpFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "d" }
/// verify register write to GpFromField("d")
#[test]
fn test_aarch64_float_convert_int_reg_write_2_1e200000() {
    // Test aarch64_float_convert_int register write: GpFromField("d")
    // Encoding: 0x1E200000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_int
/// ASL: `GpFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "d" }
/// verify register write to GpFromField("d")
#[test]
fn test_aarch64_float_convert_int_reg_write_3_1e200000() {
    // Test aarch64_float_convert_int register write: GpFromField("d")
    // Encoding: 0x1E200000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E200000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Rn = 31 (SP)`
/// Requirement: RegisterSpecial { reg: Sp, behavior: "stack pointer with alignment requirements" }
/// stack pointer (Rn = 31)
#[test]
fn test_aarch64_float_convert_int_sp_rn_1e2003e0() {
    // Test aarch64_float_convert_int with Rn = SP (31)
    // Encoding: 0x1E2003E0
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E2003E0;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_int
/// ASL: `Rd = 31 (ZR)`
/// Requirement: RegisterSpecial { reg: Zr, behavior: "reads as 0, writes discarded" }
/// zero register (Rd = 31)
#[test]
fn test_aarch64_float_convert_int_zr_rd_1e20001f() {
    // Test aarch64_float_convert_int with Rd = ZR (31)
    // Encoding: 0x1E20001F
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E20001F;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(get_x(&cpu, 31), 0, "XZR should always be 0");
}

// ============================================================================
// aarch64_float_convert_fix Tests
// ============================================================================

/// Provenance: aarch64_float_convert_fix
/// ASL: `field sf 31 +: 1`
/// Requirement: FieldBoundary { field: "sf", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_aarch64_float_convert_fix_field_sf_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field sf = 0 (Min)
    // Fields: scale=0, Rn=0, sf=0, Rd=0, type1=0, opcode=0, rmode=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field sf 31 +: 1`
/// Requirement: FieldBoundary { field: "sf", value: 1, boundary: Max }
/// 16-bit / halfword size
#[test]
fn test_aarch64_float_convert_fix_field_sf_1_max_0_9e000000() {
    // Encoding: 0x9E000000
    // Test aarch64_float_convert_fix field sf = 1 (Max)
    // Fields: Rn=0, type1=0, rmode=0, scale=0, sf=1, Rd=0, opcode=0
    let encoding: u32 = 0x9E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_fix_field_type1_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field type1 = 0 (Min)
    // Fields: Rd=0, type1=0, opcode=0, sf=0, rmode=0, scale=0, Rn=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_fix_field_type1_1_poweroftwo_0_1e400000() {
    // Encoding: 0x1E400000
    // Test aarch64_float_convert_fix field type1 = 1 (PowerOfTwo)
    // Fields: opcode=0, scale=0, Rn=0, sf=0, type1=1, Rd=0, rmode=0
    let encoding: u32 = 0x1E400000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_aarch64_float_convert_fix_field_type1_3_max_0_1ec00000() {
    // Encoding: 0x1EC00000
    // Test aarch64_float_convert_fix field type1 = 3 (Max)
    // Fields: rmode=0, sf=0, type1=3, opcode=0, Rn=0, scale=0, Rd=0
    let encoding: u32 = 0x1EC00000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_fix_field_rmode_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field rmode = 0 (Min)
    // Fields: sf=0, scale=0, rmode=0, opcode=0, type1=0, Rn=0, Rd=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_fix_field_rmode_1_poweroftwo_0_1e080000() {
    // Encoding: 0x1E080000
    // Test aarch64_float_convert_fix field rmode = 1 (PowerOfTwo)
    // Fields: opcode=0, scale=0, Rd=0, type1=0, Rn=0, sf=0, rmode=1
    let encoding: u32 = 0x1E080000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field rmode 19 +: 2`
/// Requirement: FieldBoundary { field: "rmode", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_aarch64_float_convert_fix_field_rmode_3_max_0_1e180000() {
    // Encoding: 0x1E180000
    // Test aarch64_float_convert_fix field rmode = 3 (Max)
    // Fields: Rn=0, sf=0, type1=0, rmode=3, opcode=0, scale=0, Rd=0
    let encoding: u32 = 0x1E180000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_fix_field_opcode_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field opcode = 0 (Min)
    // Fields: type1=0, opcode=0, sf=0, scale=0, Rn=0, rmode=0, Rd=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_fix_field_opcode_1_poweroftwo_0_1e010000() {
    // Encoding: 0x1E010000
    // Test aarch64_float_convert_fix field opcode = 1 (PowerOfTwo)
    // Fields: Rd=0, type1=0, rmode=0, sf=0, opcode=1, scale=0, Rn=0
    let encoding: u32 = 0x1E010000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field opcode 16 +: 3`
/// Requirement: FieldBoundary { field: "opcode", value: 7, boundary: Max }
/// maximum value (7)
#[test]
fn test_aarch64_float_convert_fix_field_opcode_7_max_0_1e070000() {
    // Encoding: 0x1E070000
    // Test aarch64_float_convert_fix field opcode = 7 (Max)
    // Fields: scale=0, Rn=0, type1=0, opcode=7, Rd=0, sf=0, rmode=0
    let encoding: u32 = 0x1E070000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field scale 10 +: 6`
/// Requirement: FieldBoundary { field: "scale", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_fix_field_scale_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field scale = 0 (Min)
    // Fields: sf=0, type1=0, opcode=0, scale=0, Rn=0, rmode=0, Rd=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field scale 10 +: 6`
/// Requirement: FieldBoundary { field: "scale", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_fix_field_scale_1_poweroftwo_0_1e000400() {
    // Encoding: 0x1E000400
    // Test aarch64_float_convert_fix field scale = 1 (PowerOfTwo)
    // Fields: scale=1, Rn=0, type1=0, Rd=0, opcode=0, rmode=0, sf=0
    let encoding: u32 = 0x1E000400;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field scale 10 +: 6`
/// Requirement: FieldBoundary { field: "scale", value: 31, boundary: PowerOfTwoMinusOne }
/// midpoint (31)
#[test]
fn test_aarch64_float_convert_fix_field_scale_31_poweroftwominusone_0_1e007c00() {
    // Encoding: 0x1E007C00
    // Test aarch64_float_convert_fix field scale = 31 (PowerOfTwoMinusOne)
    // Fields: Rd=0, scale=31, sf=0, opcode=0, type1=0, rmode=0, Rn=0
    let encoding: u32 = 0x1E007C00;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field scale 10 +: 6`
/// Requirement: FieldBoundary { field: "scale", value: 63, boundary: Max }
/// maximum value (63)
#[test]
fn test_aarch64_float_convert_fix_field_scale_63_max_0_1e00fc00() {
    // Encoding: 0x1E00FC00
    // Test aarch64_float_convert_fix field scale = 63 (Max)
    // Fields: type1=0, rmode=0, sf=0, scale=63, Rn=0, opcode=0, Rd=0
    let encoding: u32 = 0x1E00FC00;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_fix_field_rn_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field Rn = 0 (Min)
    // Fields: Rd=0, rmode=0, scale=0, Rn=0, opcode=0, type1=0, sf=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_fix_field_rn_1_poweroftwo_0_1e000020() {
    // Encoding: 0x1E000020
    // Test aarch64_float_convert_fix field Rn = 1 (PowerOfTwo)
    // Fields: opcode=0, Rn=1, Rd=0, rmode=0, type1=0, scale=0, sf=0
    let encoding: u32 = 0x1E000020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_fix_field_rn_30_poweroftwominusone_0_1e0003c0() {
    // Encoding: 0x1E0003C0
    // Test aarch64_float_convert_fix field Rn = 30 (PowerOfTwoMinusOne)
    // Fields: type1=0, scale=0, rmode=0, opcode=0, Rd=0, sf=0, Rn=30
    let encoding: u32 = 0x1E0003C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 31, boundary: Max }
/// register index 31 (SP - stack pointer)
#[test]
fn test_aarch64_float_convert_fix_field_rn_31_max_0_1e0003e0() {
    // Encoding: 0x1E0003E0
    // Test aarch64_float_convert_fix field Rn = 31 (Max)
    // Fields: sf=0, Rn=31, rmode=0, opcode=0, Rd=0, type1=0, scale=0
    let encoding: u32 = 0x1E0003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_fix_field_rd_0_min_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field Rd = 0 (Min)
    // Fields: sf=0, Rn=0, Rd=0, scale=0, type1=0, opcode=0, rmode=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_fix_field_rd_1_poweroftwo_0_1e000001() {
    // Encoding: 0x1E000001
    // Test aarch64_float_convert_fix field Rd = 1 (PowerOfTwo)
    // Fields: scale=0, opcode=0, sf=0, type1=0, rmode=0, Rn=0, Rd=1
    let encoding: u32 = 0x1E000001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_fix_field_rd_30_poweroftwominusone_0_1e00001e() {
    // Encoding: 0x1E00001E
    // Test aarch64_float_convert_fix field Rd = 30 (PowerOfTwoMinusOne)
    // Fields: Rd=30, sf=0, scale=0, Rn=0, rmode=0, type1=0, opcode=0
    let encoding: u32 = 0x1E00001E;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 31, boundary: Max }
/// register index 31 (ZR - zero register)
#[test]
fn test_aarch64_float_convert_fix_field_rd_31_max_0_1e00001f() {
    // Encoding: 0x1E00001F
    // Test aarch64_float_convert_fix field Rd = 31 (Max)
    // Fields: opcode=0, Rd=31, scale=0, Rn=0, rmode=0, type1=0, sf=0
    let encoding: u32 = 0x1E00001F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// sf=0 (8-bit / byte size)
#[test]
fn test_aarch64_float_convert_fix_combo_0_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix field combination: sf=0, type1=0, rmode=0, opcode=0, scale=0, Rn=0, Rd=0
    // Fields: Rd=0, scale=0, type1=0, rmode=0, sf=0, Rn=0, opcode=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field sf = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "sf", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_aarch64_float_convert_fix_special_sf_0_size_variant_0_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix special value sf = 0 (Size variant 0)
    // Fields: sf=0, opcode=0, scale=0, type1=0, Rn=0, rmode=0, Rd=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field sf = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "sf", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_aarch64_float_convert_fix_special_sf_1_size_variant_1_0_9e000000() {
    // Encoding: 0x9E000000
    // Test aarch64_float_convert_fix special value sf = 1 (Size variant 1)
    // Fields: scale=0, Rn=0, rmode=0, opcode=0, Rd=0, sf=1, type1=0
    let encoding: u32 = 0x9E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rn = 31 (Stack pointer (SP) - may require alignment)`
/// Requirement: FieldSpecial { field: "Rn", value: 31, meaning: "Stack pointer (SP) - may require alignment" }
/// Stack pointer (SP) - may require alignment
#[test]
fn test_aarch64_float_convert_fix_special_rn_31_stack_pointer_sp_may_require_alignment_0_1e0003e0()
{
    // Encoding: 0x1E0003E0
    // Test aarch64_float_convert_fix special value Rn = 31 (Stack pointer (SP) - may require alignment)
    // Fields: scale=0, type1=0, opcode=0, Rd=0, sf=0, Rn=31, rmode=0
    let encoding: u32 = 0x1E0003E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `field Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)`
/// Requirement: FieldSpecial { field: "Rd", value: 31, meaning: "Zero register (XZR/WZR) - reads as 0, writes discarded" }
/// Zero register (XZR/WZR) - reads as 0, writes discarded
#[test]
fn test_aarch64_float_convert_fix_special_rd_31_zero_register_xzr_wzr_reads_as_0_writes_discarded_0_1e00001f(
) {
    // Encoding: 0x1E00001F
    // Test aarch64_float_convert_fix special value Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)
    // Fields: Rd=31, rmode=0, sf=0, type1=0, opcode=0, scale=0, Rn=0
    let encoding: u32 = 0x1E00001F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fix_invalid_0_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix invalid encoding: Unconditional UNDEFINED
    // Fields: Rd=0, scale=0, rmode=0, sf=0, type1=0, opcode=0, Rn=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fix_invalid_1_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix invalid encoding: Unconditional UNDEFINED
    // Fields: Rn=0, scale=0, opcode=0, Rd=0, type1=0, rmode=0, sf=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Binary { op: Eq, lhs: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "sf" }), rhs: Binary { op: And, lhs: LitBits([false]), rhs: Index { base: Var(QualifiedIdentifier { qualifier: Any, name: "scale" }), indices: [Single(LitInt(5))] } } }, rhs: LitBits([false]) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"sf\" }), rhs: Binary { op: And, lhs: LitBits([false]), rhs: Index { base: Var(QualifiedIdentifier { qualifier: Any, name: \"scale\" }), indices: [Single(LitInt(5))] } } }, rhs: LitBits([false]) }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fix_invalid_2_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix invalid encoding: Binary { op: Eq, lhs: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "sf" }), rhs: Binary { op: And, lhs: LitBits([false]), rhs: Index { base: Var(QualifiedIdentifier { qualifier: Any, name: "scale" }), indices: [Single(LitInt(5))] } } }, rhs: LitBits([false]) }
    // Fields: sf=0, rmode=0, opcode=0, type1=0, Rn=0, Rd=0, scale=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fix_invalid_3_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix invalid encoding: Unconditional UNDEFINED
    // Fields: opcode=0, scale=0, Rd=0, type1=0, sf=0, rmode=0, Rn=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fix_invalid_4_0_1e000000() {
    // Encoding: 0x1E000000
    // Test aarch64_float_convert_fix invalid encoding: Unconditional UNDEFINED
    // Fields: rmode=0, sf=0, Rd=0, scale=0, type1=0, opcode=0, Rn=0
    let encoding: u32 = 0x1E000000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `GpFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Gp64, dest_field: "d" }
/// verify register write to GpFromField("d")
#[test]
fn test_aarch64_float_convert_fix_reg_write_0_1e000000() {
    // Test aarch64_float_convert_fix register write: GpFromField("d")
    // Encoding: 0x1E000000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `SimdFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Simd128, dest_field: "unknown" }
/// verify register write to SimdFromField("d")
#[test]
fn test_aarch64_float_convert_fix_reg_write_1_1e000000() {
    // Test aarch64_float_convert_fix register write: SimdFromField("d")
    // Encoding: 0x1E000000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E000000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Rn = 31 (SP)`
/// Requirement: RegisterSpecial { reg: Sp, behavior: "stack pointer with alignment requirements" }
/// stack pointer (Rn = 31)
#[test]
fn test_aarch64_float_convert_fix_sp_rn_1e0003e0() {
    // Test aarch64_float_convert_fix with Rn = SP (31)
    // Encoding: 0x1E0003E0
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E0003E0;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_fix
/// ASL: `Rd = 31 (ZR)`
/// Requirement: RegisterSpecial { reg: Zr, behavior: "reads as 0, writes discarded" }
/// zero register (Rd = 31)
#[test]
fn test_aarch64_float_convert_fix_zr_rd_1e00001f() {
    // Test aarch64_float_convert_fix with Rd = ZR (31)
    // Encoding: 0x1E00001F
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E00001F;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(get_x(&cpu, 31), 0, "XZR should always be 0");
}

// ============================================================================
// aarch64_float_convert_fp Tests
// ============================================================================

/// Provenance: aarch64_float_convert_fp
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 0, boundary: Min }
/// minimum value
#[test]
fn test_aarch64_float_convert_fp_field_type1_0_min_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp field type1 = 0 (Min)
    // Fields: type1=0, opc=0, Rn=0, Rd=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 1, boundary: PowerOfTwo }
/// value 1
#[test]
fn test_aarch64_float_convert_fp_field_type1_1_poweroftwo_4000_1e624000() {
    // Encoding: 0x1E624000
    // Test aarch64_float_convert_fp field type1 = 1 (PowerOfTwo)
    // Fields: opc=0, Rn=0, type1=1, Rd=0
    let encoding: u32 = 0x1E624000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field type1 22 +: 2`
/// Requirement: FieldBoundary { field: "type1", value: 3, boundary: Max }
/// maximum value (3)
#[test]
fn test_aarch64_float_convert_fp_field_type1_3_max_4000_1ee24000() {
    // Encoding: 0x1EE24000
    // Test aarch64_float_convert_fp field type1 = 3 (Max)
    // Fields: opc=0, Rn=0, Rd=0, type1=3
    let encoding: u32 = 0x1EE24000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc 15 +: 2`
/// Requirement: FieldBoundary { field: "opc", value: 0, boundary: Min }
/// 8-bit / byte size
#[test]
fn test_aarch64_float_convert_fp_field_opc_0_min_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp field opc = 0 (Min)
    // Fields: type1=0, Rn=0, opc=0, Rd=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc 15 +: 2`
/// Requirement: FieldBoundary { field: "opc", value: 1, boundary: PowerOfTwo }
/// 16-bit / halfword size
#[test]
fn test_aarch64_float_convert_fp_field_opc_1_poweroftwo_4000_1e22c000() {
    // Encoding: 0x1E22C000
    // Test aarch64_float_convert_fp field opc = 1 (PowerOfTwo)
    // Fields: Rd=0, Rn=0, opc=1, type1=0
    let encoding: u32 = 0x1E22C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc 15 +: 2`
/// Requirement: FieldBoundary { field: "opc", value: 2, boundary: PowerOfTwo }
/// 32-bit / word size
#[test]
fn test_aarch64_float_convert_fp_field_opc_2_poweroftwo_4000_1e234000() {
    // Encoding: 0x1E234000
    // Test aarch64_float_convert_fp field opc = 2 (PowerOfTwo)
    // Fields: opc=2, Rn=0, type1=0, Rd=0
    let encoding: u32 = 0x1E234000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc 15 +: 2`
/// Requirement: FieldBoundary { field: "opc", value: 3, boundary: Max }
/// 64-bit / doubleword size
#[test]
fn test_aarch64_float_convert_fp_field_opc_3_max_4000_1e23c000() {
    // Encoding: 0x1E23C000
    // Test aarch64_float_convert_fp field opc = 3 (Max)
    // Fields: Rd=0, Rn=0, type1=0, opc=3
    let encoding: u32 = 0x1E23C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_fp_field_rn_0_min_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp field Rn = 0 (Min)
    // Fields: Rd=0, Rn=0, type1=0, opc=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_fp_field_rn_1_poweroftwo_4000_1e224020() {
    // Encoding: 0x1E224020
    // Test aarch64_float_convert_fp field Rn = 1 (PowerOfTwo)
    // Fields: opc=0, Rn=1, Rd=0, type1=0
    let encoding: u32 = 0x1E224020;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_fp_field_rn_30_poweroftwominusone_4000_1e2243c0() {
    // Encoding: 0x1E2243C0
    // Test aarch64_float_convert_fp field Rn = 30 (PowerOfTwoMinusOne)
    // Fields: type1=0, Rd=0, Rn=30, opc=0
    let encoding: u32 = 0x1E2243C0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rn 5 +: 5`
/// Requirement: FieldBoundary { field: "Rn", value: 31, boundary: Max }
/// register index 31 (SP - stack pointer)
#[test]
fn test_aarch64_float_convert_fp_field_rn_31_max_4000_1e2243e0() {
    // Encoding: 0x1E2243E0
    // Test aarch64_float_convert_fp field Rn = 31 (Max)
    // Fields: Rd=0, opc=0, type1=0, Rn=31
    let encoding: u32 = 0x1E2243E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 0, boundary: Min }
/// register index 0 (first register)
#[test]
fn test_aarch64_float_convert_fp_field_rd_0_min_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp field Rd = 0 (Min)
    // Fields: opc=0, Rd=0, type1=0, Rn=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 1, boundary: PowerOfTwo }
/// register index 1 (second register)
#[test]
fn test_aarch64_float_convert_fp_field_rd_1_poweroftwo_4000_1e224001() {
    // Encoding: 0x1E224001
    // Test aarch64_float_convert_fp field Rd = 1 (PowerOfTwo)
    // Fields: type1=0, Rn=0, opc=0, Rd=1
    let encoding: u32 = 0x1E224001;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 30, boundary: PowerOfTwoMinusOne }
/// register index 30 (LR in some contexts)
#[test]
fn test_aarch64_float_convert_fp_field_rd_30_poweroftwominusone_4000_1e22401e() {
    // Encoding: 0x1E22401E
    // Test aarch64_float_convert_fp field Rd = 30 (PowerOfTwoMinusOne)
    // Fields: type1=0, opc=0, Rd=30, Rn=0
    let encoding: u32 = 0x1E22401E;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rd 0 +: 5`
/// Requirement: FieldBoundary { field: "Rd", value: 31, boundary: Max }
/// register index 31 (ZR - zero register)
#[test]
fn test_aarch64_float_convert_fp_field_rd_31_max_4000_1e22401f() {
    // Encoding: 0x1E22401F
    // Test aarch64_float_convert_fp field Rd = 31 (Max)
    // Fields: Rd=31, type1=0, Rn=0, opc=0
    let encoding: u32 = 0x1E22401F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field combination 0`
/// Requirement: FieldExtraction { field: "combination", bit_start: 0, bit_width: 32 }
/// type1=0 (minimum value)
#[test]
fn test_aarch64_float_convert_fp_combo_0_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp field combination: type1=0, opc=0, Rn=0, Rd=0
    // Fields: opc=0, Rd=0, Rn=0, type1=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc = 0 (Size variant 0)`
/// Requirement: FieldSpecial { field: "opc", value: 0, meaning: "Size variant 0" }
/// Size variant 0
#[test]
fn test_aarch64_float_convert_fp_special_opc_0_size_variant_0_16384_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp special value opc = 0 (Size variant 0)
    // Fields: type1=0, opc=0, Rn=0, Rd=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc = 1 (Size variant 1)`
/// Requirement: FieldSpecial { field: "opc", value: 1, meaning: "Size variant 1" }
/// Size variant 1
#[test]
fn test_aarch64_float_convert_fp_special_opc_1_size_variant_1_16384_1e22c000() {
    // Encoding: 0x1E22C000
    // Test aarch64_float_convert_fp special value opc = 1 (Size variant 1)
    // Fields: Rn=0, type1=0, opc=1, Rd=0
    let encoding: u32 = 0x1E22C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc = 2 (Size variant 2)`
/// Requirement: FieldSpecial { field: "opc", value: 2, meaning: "Size variant 2" }
/// Size variant 2
#[test]
fn test_aarch64_float_convert_fp_special_opc_2_size_variant_2_16384_1e234000() {
    // Encoding: 0x1E234000
    // Test aarch64_float_convert_fp special value opc = 2 (Size variant 2)
    // Fields: Rd=0, type1=0, opc=2, Rn=0
    let encoding: u32 = 0x1E234000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field opc = 3 (Size variant 3)`
/// Requirement: FieldSpecial { field: "opc", value: 3, meaning: "Size variant 3" }
/// Size variant 3
#[test]
fn test_aarch64_float_convert_fp_special_opc_3_size_variant_3_16384_1e23c000() {
    // Encoding: 0x1E23C000
    // Test aarch64_float_convert_fp special value opc = 3 (Size variant 3)
    // Fields: opc=3, type1=0, Rd=0, Rn=0
    let encoding: u32 = 0x1E23C000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rn = 31 (Stack pointer (SP) - may require alignment)`
/// Requirement: FieldSpecial { field: "Rn", value: 31, meaning: "Stack pointer (SP) - may require alignment" }
/// Stack pointer (SP) - may require alignment
#[test]
fn test_aarch64_float_convert_fp_special_rn_31_stack_pointer_sp_may_require_alignment_16384_1e2243e0(
) {
    // Encoding: 0x1E2243E0
    // Test aarch64_float_convert_fp special value Rn = 31 (Stack pointer (SP) - may require alignment)
    // Fields: Rd=0, type1=0, opc=0, Rn=31
    let encoding: u32 = 0x1E2243E0;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `field Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)`
/// Requirement: FieldSpecial { field: "Rd", value: 31, meaning: "Zero register (XZR/WZR) - reads as 0, writes discarded" }
/// Zero register (XZR/WZR) - reads as 0, writes discarded
#[test]
fn test_aarch64_float_convert_fp_special_rd_31_zero_register_xzr_wzr_reads_as_0_writes_discarded_16384_1e22401f(
) {
    // Encoding: 0x1E22401F
    // Test aarch64_float_convert_fp special value Rd = 31 (Zero register (XZR/WZR) - reads as 0, writes discarded)
    // Fields: opc=0, Rd=31, type1=0, Rn=0
    let encoding: u32 = 0x1E22401F;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(
        exit,
        CpuExit::Continue,
        "instruction 0x{:08X} should execute successfully",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "type1" }), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "opc" }) }`
/// Requirement: UndefinedEncoding { condition: "Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: \"type1\" }), rhs: Var(QualifiedIdentifier { qualifier: Any, name: \"opc\" }) }" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fp_invalid_0_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp invalid encoding: Binary { op: Eq, lhs: Var(QualifiedIdentifier { qualifier: Any, name: "type1" }), rhs: Var(QualifiedIdentifier { qualifier: Any, name: "opc" }) }
    // Fields: Rd=0, Rn=0, type1=0, opc=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fp_invalid_1_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp invalid encoding: Unconditional UNDEFINED
    // Fields: Rn=0, opc=0, Rd=0, type1=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fp_invalid_2_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp invalid encoding: Unconditional UNDEFINED
    // Fields: opc=0, Rd=0, type1=0, Rn=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Unconditional UNDEFINED`
/// Requirement: UndefinedEncoding { condition: "Unconditional UNDEFINED" }
/// triggers Undefined
#[test]
fn test_aarch64_float_convert_fp_invalid_3_4000_1e224000() {
    // Encoding: 0x1E224000
    // Test aarch64_float_convert_fp invalid encoding: Unconditional UNDEFINED
    // Fields: Rn=0, Rd=0, type1=0, opc=0
    let encoding: u32 = 0x1E224000;
    let mut cpu = create_test_cpu();
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step();
    assert!(
        exit.is_err() || !matches!(exit.unwrap(), CpuExit::Continue),
        "expected UNDEFINED for encoding 0x{:08X}",
        encoding
    );
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `SimdFromField("d") write`
/// Requirement: RegisterWrite { reg_type: Simd128, dest_field: "unknown" }
/// verify register write to SimdFromField("d")
#[test]
fn test_aarch64_float_convert_fp_reg_write_0_1e224000() {
    // Test aarch64_float_convert_fp register write: SimdFromField("d")
    // Encoding: 0x1E224000
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E224000;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Rn = 31 (SP)`
/// Requirement: RegisterSpecial { reg: Sp, behavior: "stack pointer with alignment requirements" }
/// stack pointer (Rn = 31)
#[test]
fn test_aarch64_float_convert_fp_sp_rn_1e2243e0() {
    // Test aarch64_float_convert_fp with Rn = SP (31)
    // Encoding: 0x1E2243E0
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E2243E0;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
}

/// Provenance: aarch64_float_convert_fp
/// ASL: `Rd = 31 (ZR)`
/// Requirement: RegisterSpecial { reg: Zr, behavior: "reads as 0, writes discarded" }
/// zero register (Rd = 31)
#[test]
fn test_aarch64_float_convert_fp_zr_rd_1e22401f() {
    // Test aarch64_float_convert_fp with Rd = ZR (31)
    // Encoding: 0x1E22401F
    let mut cpu = create_test_cpu();
    let encoding: u32 = 0x1E22401F;
    write_insn(&mut cpu, 0, encoding);
    let exit = cpu.step().unwrap();
    assert_eq!(exit, CpuExit::Continue, "instruction should execute");
    assert_eq!(get_x(&cpu, 31), 0, "XZR should always be 0");
}
