{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632273945985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632273945992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 21 21:25:45 2021 " "Processing started: Tue Sep 21 21:25:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632273945992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273945992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273945992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632273946182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632273946183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA_32bit " "Found entity 1: SRA_32bit" {  } { { "SRA_32bit.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/SRA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952805 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"1\";  expecting \";\" CSA.v(10) " "Verilog HDL syntax error at CSA.v(10) near text: \"1\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632273952815 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier CSA.v(10) " "Verilog HDL syntax error at CSA.v(10) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632273952815 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "out0 CSA.v(10) " "Verilog HDL Declaration error at CSA.v(10): identifier \"out0\" is already declared in the present scope" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1632273952815 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "cext0 CSA.v(10) " "Verilog HDL Declaration error at CSA.v(10): identifier \"cext0\" is already declared in the present scope" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1632273952816 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c_lastin0 CSA.v(10) " "Verilog HDL Declaration error at CSA.v(10): identifier \"c_lastin0\" is already declared in the present scope" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1632273952816 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" CSA.v(10) " "Verilog HDL syntax error at CSA.v(10) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1632273952816 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CSA CSA.v(1) " "Ignored design unit \"CSA\" at CSA.v(1) due to previous errors" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1632273952817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 0 0 " "Found 0 design units, including 0 entities, in source file csa.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negateb.v 1 1 " "Found 1 design units, including 1 entities, in source file negateb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateb " "Found entity 1: negateb" {  } { { "negateb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/negateb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/fourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneBit " "Found entity 1: oneBit" {  } { { "oneBit.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/oneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_special.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_special " "Found entity 1: RCA_special" {  } { { "RCA_special.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_And " "Found entity 1: bit_And" {  } { { "bit_And.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_And.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_Or " "Found entity 1: bit_Or" {  } { { "bit_Or.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_Or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632273952828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632273952871 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 21 21:25:52 2021 " "Processing ended: Tue Sep 21 21:25:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632273952871 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632273952871 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632273952871 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632273952871 ""}
