Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 15 17:25:37 2019
| Host         : DESKTOP-M9BES7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaTOP_timing_summary_routed.rpt -pb vgaTOP_timing_summary_routed.pb -rpx vgaTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaTOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.733        0.000                      0                 1633        0.129        0.000                      0                 1633        4.500        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.733        0.000                      0                 1633        0.129        0.000                      0                 1633        4.500        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 5.582ns (60.078%)  route 3.709ns (39.922%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    12.237 r  counter1/P[9]
                         net (fo=5, routed)           0.848    13.085    display/P[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.209 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.580    13.789    display/counterB[11]_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.193 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    display/counter_reg[11]_i_1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.516 r  display/counter_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.516    display_n_39
    SLICE_X56Y69         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.494    14.917    clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.109    15.249    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 5.587ns (60.613%)  route 3.630ns (39.387%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    12.237 r  counter1/P[9]
                         net (fo=5, routed)           0.848    13.085    display/P[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.209 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.501    13.710    display/counterB[11]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.108 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.108    display/counterB_reg[11]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.442 r  display/counterB_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.442    display_n_25
    SLICE_X57Y68         FDRE                                         r  counterB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  counterB_reg[13]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.062    15.203    counterB_reg[13]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 5.478ns (59.627%)  route 3.709ns (40.373%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    12.237 r  counter1/P[9]
                         net (fo=5, routed)           0.848    13.085    display/P[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.209 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.580    13.789    display/counterB[11]_i_2_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.193 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.193    display/counter_reg[11]_i_1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.412 r  display/counter_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.412    display_n_40
    SLICE_X56Y69         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.494    14.917    clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.109    15.249    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 5.476ns (60.133%)  route 3.630ns (39.867%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    12.237 r  counter1/P[9]
                         net (fo=5, routed)           0.848    13.085    display/P[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.209 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.501    13.710    display/counterB[11]_i_2_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.108 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.108    display/counterB_reg[11]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.331 r  display/counterB_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.331    display_n_26
    SLICE_X57Y68         FDRE                                         r  counterB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  counterB_reg[12]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.062    15.203    counterB_reg[12]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 5.574ns (60.927%)  route 3.575ns (39.073%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    12.237 r  counter1/P[7]
                         net (fo=7, routed)           0.812    13.049    display/P[7]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.481    13.654    display/counter[7]_i_2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.050 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.050    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.373 r  display/counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.373    display_n_43
    SLICE_X56Y68         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.109    15.250    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 5.566ns (60.893%)  route 3.575ns (39.107%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    12.237 r  counter1/P[7]
                         net (fo=7, routed)           0.812    13.049    display/P[7]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.481    13.654    display/counter[7]_i_2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.050 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.050    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.365 r  display/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.365    display_n_41
    SLICE_X56Y68         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.109    15.250    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 5.490ns (60.565%)  route 3.575ns (39.435%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    12.237 r  counter1/P[7]
                         net (fo=7, routed)           0.812    13.049    display/P[7]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.481    13.654    display/counter[7]_i_2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.050 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.050    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.289 r  display/counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.289    display_n_42
    SLICE_X56Y68         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.109    15.250    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 4.881ns (55.926%)  route 3.847ns (44.074%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841    12.237 r  counter1/P[0]
                         net (fo=5, routed)           1.183    13.420    display/P[0]
    SLICE_X63Y66         LUT3 (Prop_lut3_I2_O)        0.150    13.570 r  display/counter[0]_i_1/O
                         net (fo=1, routed)           0.382    13.952    display_n_52
    SLICE_X62Y66         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.504    14.927    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.218    14.932    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 5.470ns (60.477%)  route 3.575ns (39.523%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    12.237 r  counter1/P[7]
                         net (fo=7, routed)           0.812    13.049    display/P[7]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.173 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.481    13.654    display/counter[7]_i_2_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.050 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.050    display/counter_reg[7]_i_1_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.269 r  display/counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.269    display_n_44
    SLICE_X56Y68         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.109    15.250    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 5.739ns (64.131%)  route 3.210ns (35.869%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.225    display/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  display/v_count_reg[9]/Q
                         net (fo=16, routed)          0.896     6.639    display/v_count[9]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  display/counter1_i_11/O
                         net (fo=8, routed)           0.459     7.221    display/counter1_i_11_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.345 r  display/counter1_i_13/O
                         net (fo=4, routed)           0.336     7.681    display/counter1_i_13_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.805 r  display/counter1_i_2/O
                         net (fo=1, routed)           0.591     8.396    A[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841    12.237 r  counter1/P[4]
                         net (fo=5, routed)           0.928    13.166    display/P[4]
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.290 r  display/counterB[7]_i_7/O
                         net (fo=1, routed)           0.000    13.290    display/counterB[7]_i_7_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.840    display/counterB_reg[7]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.174 r  display/counterB_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.174    display_n_29
    SLICE_X57Y67         FDRE                                         r  counterB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.497    14.920    clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  counterB_reg[9]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)        0.062    15.205    counterB_reg[9]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.880%)  route 0.168ns (53.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.168     1.798    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y26         RAMB18E1                                     r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.874     2.039    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y26         RAMB18E1                                     r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.539    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.130     1.669    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 endpoint_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.350%)  route 0.324ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  endpoint_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  endpoint_reg[10]/Q
                         net (fo=1, routed)           0.324     1.939    endpoint_reg_n_0_[10]
    SLICE_X53Y71         FDRE                                         r  whiteEndpoint_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     1.987    clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  whiteEndpoint_reg[10]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X53Y71         FDRE (Hold_fdre_C_D)         0.066     1.802    whiteEndpoint_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 blockSADFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_sad_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.517%)  route 0.062ns (30.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  blockSADFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  blockSADFinal_reg[12]/Q
                         net (fo=3, routed)           0.062     1.678    blockSADFinal[12]
    SLICE_X41Y76         FDSE                                         r  min_sad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.990    clk_IBUF_BUFG
    SLICE_X41Y76         FDSE                                         r  min_sad_reg[12]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X41Y76         FDSE (Hold_fdse_C_D)         0.047     1.535    min_sad_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 blockSADFinal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_sad_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  blockSADFinal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  blockSADFinal_reg[18]/Q
                         net (fo=3, routed)           0.062     1.680    blockSADFinal[18]
    SLICE_X41Y77         FDSE                                         r  min_sad_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.827     1.992    clk_IBUF_BUFG
    SLICE_X41Y77         FDSE                                         r  min_sad_reg[18]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X41Y77         FDSE (Hold_fdse_C_D)         0.047     1.537    min_sad_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 blockSAD_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockSADFinal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.905%)  route 0.091ns (39.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  blockSAD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  blockSAD_reg[10]/Q
                         net (fo=4, routed)           0.091     1.706    blockSAD_reg_n_0_[10]
    SLICE_X38Y75         FDRE                                         r  blockSADFinal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.824     1.989    clk_IBUF_BUFG
    SLICE_X38Y75         FDRE                                         r  blockSADFinal_reg[10]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.075     1.562    blockSADFinal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 endpoint_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.842%)  route 0.321ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  endpoint_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  endpoint_reg[1]/Q
                         net (fo=1, routed)           0.321     1.959    endpoint_reg_n_0_[1]
    SLICE_X52Y71         FDRE                                         r  whiteEndpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     1.987    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  whiteEndpoint_reg[1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.072     1.808    whiteEndpoint_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 endpoint_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.716%)  route 0.350ns (71.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  endpoint_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  endpoint_reg[9]/Q
                         net (fo=1, routed)           0.350     1.966    endpoint_reg_n_0_[9]
    SLICE_X53Y70         FDRE                                         r  whiteEndpoint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.823     1.988    clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  whiteEndpoint_reg[9]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.070     1.807    whiteEndpoint_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 endpoint_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.361%)  route 0.356ns (71.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  endpoint_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  endpoint_reg[13]/Q
                         net (fo=1, routed)           0.356     1.971    endpoint_reg_n_0_[13]
    SLICE_X52Y71         FDRE                                         r  whiteEndpoint_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     1.987    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  whiteEndpoint_reg[13]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.070     1.806    whiteEndpoint_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 endpoint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.361%)  route 0.356ns (71.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.557     1.476    clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  endpoint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  endpoint_reg[5]/Q
                         net (fo=1, routed)           0.356     1.973    endpoint_reg_n_0_[5]
    SLICE_X52Y69         FDRE                                         r  whiteEndpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.824     1.989    clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  whiteEndpoint_reg[5]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.070     1.808    whiteEndpoint_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 endpoint_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whiteEndpoint_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.361%)  route 0.356ns (71.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  endpoint_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  endpoint_reg[7]/Q
                         net (fo=1, routed)           0.356     1.972    endpoint_reg_n_0_[7]
    SLICE_X53Y70         FDRE                                         r  whiteEndpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.823     1.988    clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  whiteEndpoint_reg[7]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.070     1.807    whiteEndpoint_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64  display/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y64  display/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71  j_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71  j_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71  j_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y71  j_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y64  display/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64  display/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64  display/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y64  display/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y76  VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y76  VGA_G_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y77  VGA_G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y76  VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y77  VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y77  VGA_R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y77  VGA_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  counterB_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  counterB_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y67  counterB_reg[8]/C



