

================================================================
== Vivado HLS Report for 'video_mandelbrot_generator'
================================================================
* Date:           Sun Feb 16 12:23:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution6_test
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  482401|  482401|  482402|  482402| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+--------+--------+--------+--------+---------+
        |                    |                 |     Latency     |     Interval    | Pipeline|
        |      Instance      |      Module     |   min  |   max  |   min  |   max  |   Type  |
        +--------------------+-----------------+--------+--------+--------+--------+---------+
        |Mat2AXIvideo_U0     |Mat2AXIvideo     |  482401|  482401|  482401|  482401|   none  |
        |Loop_out_proc24_U0  |Loop_out_proc24  |  481201|  481201|  481201|  481201|   none  |
        +--------------------+-----------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|      2|    -|
|FIFO             |        0|      -|     15|     54|    -|
|Instance         |        0|      -|    261|    663|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        -|      -|      -|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    276|    719|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |                Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |Loop_out_proc24_U0                      |Loop_out_proc24                       |        0|      0|   35|  148|    0|
    |Mat2AXIvideo_U0                         |Mat2AXIvideo                          |        0|      0|  118|  367|    0|
    |video_mandelbrot_generator_cmd_s_axi_U  |video_mandelbrot_generator_cmd_s_axi  |        0|      0|  108|  148|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+
    |Total                                   |                                      |        0|      0|  261|  663|    0|
    +----------------------------------------+--------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |img_0_data_stream_0_U  |        0|  5|   0|    -|     2|    8|       16|
    |img_0_data_stream_1_U  |        0|  5|   0|    -|     2|    8|       16|
    |img_0_data_stream_2_U  |        0|  5|   0|    -|     2|    8|       16|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 15|   0|    0|     6|   24|       48|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_cmd_AWVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_AWADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WVALID     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WREADY     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WDATA      |  in |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_WSTRB      |  in |    4|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARVALID    |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARREADY    | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_ARADDR     |  in |    6|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RDATA      | out |   32|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_RRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BVALID     | out |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BREADY     |  in |    1|    s_axi   |             cmd            |    scalar    |
|s_axi_cmd_BRESP      | out |    2|    s_axi   |             cmd            |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|interrupt            | out |    1| ap_ctrl_hs | video_mandelbrot_generator | return value |
|m_axis_video_TDATA   | out |   24|    axis    |    m_axis_video_V_data_V   |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    |    m_axis_video_V_keep_V   |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    |    m_axis_video_V_strb_V   |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    |    m_axis_video_V_user_V   |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    |    m_axis_video_V_last_V   |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |     m_axis_video_V_id_V    |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    |    m_axis_video_V_dest_V   |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    |    m_axis_video_V_dest_V   |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    |    m_axis_video_V_dest_V   |    pointer   |
+---------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%img_0_data_stream_0 = alloca i8, align 1"   --->   Operation 6 'alloca' 'img_0_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_0_data_stream_1 = alloca i8, align 1"   --->   Operation 7 'alloca' 'img_0_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_0_data_stream_2 = alloca i8, align 1"   --->   Operation 8 'alloca' 'img_0_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @Loop_out_proc24(i8* %img_0_data_stream_0, i8* %img_0_data_stream_1, i8* %img_0_data_stream_2)"   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @Loop_out_proc24(i8* %img_0_data_stream_0, i8* %img_0_data_stream_1, i8* %img_0_data_stream_2)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_0_data_stream_0, i8* %img_0_data_stream_1, i8* %img_0_data_stream_2, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_0_data_stream_0, i8* %img_0_data_stream_1, i8* %img_0_data_stream_2, i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V)" [src/cpp/video_mandelbrot_generator.cpp:67]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 13 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !211"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !215"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !219"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !223"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !227"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !231"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !235"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !239"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !245"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %zoom_factor_V), !map !249"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([27 x i8]* @video_mandelbrot_gen) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %img_0_data_stream_0, i8* %img_0_data_stream_0)"   --->   Operation 25 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %img_0_data_stream_1, i8* %img_0_data_stream_1)"   --->   Operation 27 'specchannel' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %img_0_data_stream_2, i8* %img_0_data_stream_2)"   --->   Operation 29 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:7]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:8]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %re_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:9]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %im_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:10]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18 %zoom_factor_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/cpp/video_mandelbrot_generator.cpp:11]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_mandelbrot_generator.cpp:69]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_data_stream_0      (alloca              ) [ 011111]
img_0_data_stream_1      (alloca              ) [ 011111]
img_0_data_stream_2      (alloca              ) [ 011111]
call_ln0                 (call                ) [ 000000]
call_ln67                (call                ) [ 000000]
specdataflowpipeline_ln7 (specdataflowpipeline) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_4                  (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_5                  (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln7        (specinterface       ) [ 000000]
specinterface_ln7        (specinterface       ) [ 000000]
specinterface_ln8        (specinterface       ) [ 000000]
specinterface_ln9        (specinterface       ) [ 000000]
specinterface_ln10       (specinterface       ) [ 000000]
specinterface_ln11       (specinterface       ) [ 000000]
ret_ln69                 (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="re_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="im_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_out_proc24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_mandelbrot_gen"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="img_0_data_stream_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="img_0_data_stream_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="img_0_data_stream_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_Mat2AXIvideo_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2"/>
<pin id="81" dir="0" index="2" bw="8" slack="2"/>
<pin id="82" dir="0" index="3" bw="8" slack="2"/>
<pin id="83" dir="0" index="4" bw="24" slack="0"/>
<pin id="84" dir="0" index="5" bw="3" slack="0"/>
<pin id="85" dir="0" index="6" bw="3" slack="0"/>
<pin id="86" dir="0" index="7" bw="1" slack="0"/>
<pin id="87" dir="0" index="8" bw="1" slack="0"/>
<pin id="88" dir="0" index="9" bw="1" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="0"/>
<pin id="90" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_Loop_out_proc24_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="0" index="3" bw="8" slack="0"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="img_0_data_stream_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0 "/>
</bind>
</comp>

<comp id="112" class="1005" name="img_0_data_stream_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="img_0_data_stream_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="66" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="115"><net_src comp="70" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="121"><net_src comp="74" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="78" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 4 }
	Port: m_axis_video_V_keep_V | {3 4 }
	Port: m_axis_video_V_strb_V | {3 4 }
	Port: m_axis_video_V_user_V | {3 4 }
	Port: m_axis_video_V_last_V | {3 4 }
	Port: m_axis_video_V_id_V | {3 4 }
	Port: m_axis_video_V_dest_V | {3 4 }
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |   grp_Mat2AXIvideo_fu_78  |  3.328  |    69   |    91   |
|          | grp_Loop_out_proc24_fu_99 |    0    |    40   |    60   |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  3.328  |   109   |   151   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|img_0_data_stream_0_reg_106|    8   |
|img_0_data_stream_1_reg_112|    8   |
|img_0_data_stream_2_reg_118|    8   |
+---------------------------+--------+
|           Total           |   24   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   109  |   151  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   133  |   151  |
+-----------+--------+--------+--------+
