

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 18:03:03 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_2b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+-----------+-----------+-----------+--------+----------+
        |             |   Latency  | Iteration |  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+------+-----------+-----------+-----------+--------+----------+
        |- Loop 1     |   16|    16|          1|          1|          1|      16|    yes   |
        |- Loop 2     |  513|  9526| 513 ~ 595 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1  |    4|    19|          5|          1|          1| 1 ~ 16 |    yes   |
        | + Loop 2.2  |   64|    64|          4|          4|          1|      16|    yes   |
        | + Loop 2.3  |   64|    64|         20|          3|          1|      16|    yes   |
        | + Loop 2.4  |  417|   417|         28|         26|          1|      16|    yes   |
        |- Loop 3     |    ?|     ?|          ?|          -|          -|      16|    no    |
        | + Loop 3.1  |    ?|     ?|         50|         49|          1|       ?|    yes   |
        +-------------+-----+------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 3, depth = 20
  * Pipeline-4: initiation interval (II) = 26, depth = 28
  * Pipeline-5: initiation interval (II) = 49, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 139
* Pipeline: 6
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 5, States = { 5 6 7 8 9 }
  Pipeline-2: II = 4, D = 4, States = { 17 18 19 20 }
  Pipeline-3: II = 3, D = 20, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 138 40 }
  Pipeline-4: II = 26, D = 28, States = { 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 139 68 }
  Pipeline-5: II = 49, D = 50, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_2)
	86  / (tmp_2)
5 --> 
	10  / (exitcond6)
	6  / (!exitcond6)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_2 & !tmp_33 & !tmp_1)
	21  / (!tmp_2 & !tmp_33 & tmp_1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	21  / (exitcond5)
	18  / (!exitcond5)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / true
22 --> 
	41  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	138  / true
40 --> 
	22  / true
41 --> 
	42  / true
42 --> 
	69  / (exitcond3)
	43  / (!exitcond3)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	139  / true
68 --> 
	42  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	4  / true
86 --> 
	87  / (!exitcond1)
	14  / (exitcond1)
87 --> 
	88  / true
88 --> 
	137  / (tmp_8)
	89  / (!tmp_8)
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	87  / true
137 --> 
	86  / true
138 --> 
	40  / true
139 --> 
	68  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_138 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %a_1), !map !19

ST_1: StgValue_139 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %a_0), !map !26

ST_1: StgValue_140 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

ST_1: StgValue_141 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

ST_1: work (7)  [1/1] 0.00ns  loc: minver.c:41
:4  %work = alloca [500 x i5], align 1

ST_1: StgValue_143 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecMemCore([128 x float]* %a_0, [128 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_144 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([128 x float]* %a_0, [128 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_145 (10)  [1/1] 0.00ns  loc: minver.c:39
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_146 (11)  [1/1] 1.57ns  loc: minver.c:50
:8  br label %1


 <State 2>: 2.71ns
ST_2: i (13)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond7 (14)  [1/1] 2.37ns  loc: minver.c:50
:1  %exitcond7 = icmp eq i5 %i, -16

ST_2: i_1 (15)  [1/1] 1.67ns  loc: minver.c:50
:2  %i_1 = add i5 %i, 1

ST_2: StgValue_150 (16)  [1/1] 0.00ns  loc: minver.c:50
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

ST_2: empty (18)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: tmp_6 (19)  [1/1] 0.00ns  loc: minver.c:50
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_2: StgValue_153 (20)  [1/1] 0.00ns  loc: minver.c:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp (21)  [1/1] 0.00ns  loc: minver.c:52
:3  %tmp = zext i5 %i to i64

ST_2: work_addr (22)  [1/1] 0.00ns  loc: minver.c:52
:4  %work_addr = getelementptr [500 x i5]* %work, i64 0, i64 %tmp

ST_2: StgValue_156 (23)  [1/1] 2.71ns  loc: minver.c:52
:5  store i5 %i, i5* %work_addr, align 1

ST_2: empty_9 (24)  [1/1] 0.00ns  loc: minver.c:53
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

ST_2: StgValue_158 (25)  [1/1] 0.00ns  loc: minver.c:50
:7  br label %1


 <State 3>: 1.57ns
ST_3: r (27)  [1/1] 0.00ns
.preheader13.preheader:0  %r = alloca i32

ST_3: StgValue_160 (28)  [1/1] 1.57ns
.preheader13.preheader:1  store i32 0, i32* %r

ST_3: StgValue_161 (29)  [1/1] 1.57ns  loc: minver.c:56
.preheader13.preheader:2  br label %.preheader13


 <State 4>: 1.67ns
ST_4: i_5 (31)  [1/1] 0.00ns
.preheader13:0  %i_5 = phi i5 [ %k, %27 ], [ 0, %.preheader13.preheader ]

ST_4: tmp_2 (32)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_5, i32 4)

ST_4: k (33)  [1/1] 1.67ns  loc: minver.c:56
.preheader13:2  %k = add i5 %i_5, 1

ST_4: StgValue_165 (34)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

ST_4: i_5_cast (36)  [1/1] 0.00ns  loc: minver.c:59
.preheader12.preheader:0  %i_5_cast = zext i5 %i_5 to i32

ST_4: empty_10 (37)  [1/1] 0.00ns
.preheader12.preheader:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8) nounwind

ST_4: tmp_3 (38)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:2  %tmp_3 = zext i5 %i_5 to i64

ST_4: tmp_7 (39)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:3  %tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 0)

ST_4: tmp_11 (40)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:4  %tmp_11 = zext i8 %tmp_7 to i64

ST_4: tmp_16 (41)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:5  %tmp_16 = or i8 %tmp_7, 7

ST_4: tmp_30 (42)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:6  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_16)

ST_4: a_0_addr_23 (43)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:7  %a_0_addr_23 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_30

ST_4: tmp_35 (44)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:8  %tmp_35 = or i8 %tmp_7, 6

ST_4: tmp_40 (45)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:9  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_35)

ST_4: a_0_addr_21 (46)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:10  %a_0_addr_21 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_40

ST_4: tmp_42 (47)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:11  %tmp_42 = or i8 %tmp_7, 5

ST_4: tmp_49 (48)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:12  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_42)

ST_4: a_0_addr_19 (49)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:13  %a_0_addr_19 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_49

ST_4: tmp_53 (50)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:14  %tmp_53 = or i8 %tmp_7, 4

ST_4: tmp_54 (51)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:15  %tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_53)

ST_4: a_0_addr_17 (52)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:16  %a_0_addr_17 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_54

ST_4: tmp_55 (53)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:17  %tmp_55 = or i8 %tmp_7, 3

ST_4: tmp_56 (54)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:18  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_55)

ST_4: a_0_addr_15 (55)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:19  %a_0_addr_15 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_56

ST_4: tmp_57 (56)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:20  %tmp_57 = or i8 %tmp_7, 2

ST_4: tmp_58 (57)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:21  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_57)

ST_4: a_0_addr_13 (58)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:22  %a_0_addr_13 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_58

ST_4: tmp_59 (59)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:23  %tmp_59 = or i8 %tmp_7, 1

ST_4: tmp_60 (60)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:24  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_59)

ST_4: a_0_addr_11 (61)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:25  %a_0_addr_11 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_60

ST_4: a_0_addr_9 (62)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:26  %a_0_addr_9 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_11

ST_4: a_1_addr_23 (63)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:27  %a_1_addr_23 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_30

ST_4: a_1_addr_21 (64)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:28  %a_1_addr_21 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_40

ST_4: a_1_addr_19 (65)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:29  %a_1_addr_19 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_49

ST_4: a_1_addr_17 (66)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:30  %a_1_addr_17 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_54

ST_4: a_1_addr_15 (67)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:31  %a_1_addr_15 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_56

ST_4: a_1_addr_13 (68)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:32  %a_1_addr_13 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_58

ST_4: a_1_addr_11 (69)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:33  %a_1_addr_11 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_60

ST_4: a_1_addr_9 (70)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:34  %a_1_addr_9 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_11

ST_4: tmp_61 (71)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:35  %tmp_61 = trunc i5 %i_5 to i3

ST_4: tmp_62 (72)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:36  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_61)

ST_4: tmp_63 (73)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:37  %tmp_63 = zext i8 %tmp_62 to i64

ST_4: a_0_addr_7 (74)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:38  %a_0_addr_7 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_63

ST_4: a_1_addr_7 (75)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:39  %a_1_addr_7 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_63

ST_4: tmp_64 (76)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:40  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_5, i32 3, i32 4)

ST_4: icmp (77)  [1/1] 1.54ns  loc: minver.c:61
.preheader12.preheader:41  %icmp = icmp eq i2 %tmp_64, 0

ST_4: StgValue_208 (78)  [1/1] 1.57ns  loc: minver.c:59
.preheader12.preheader:42  br label %.preheader12

ST_4: StgValue_209 (497)  [1/1] 1.57ns  loc: minver.c:109
.preheader8.preheader:0  br label %.preheader8


 <State 5>: 2.93ns
ST_5: wmax (80)  [1/1] 0.00ns
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

ST_5: r_1 (81)  [1/1] 0.00ns
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast, %.preheader12.preheader ]

ST_5: exitcond6 (82)  [1/1] 2.93ns  loc: minver.c:59
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 16

ST_5: StgValue_213 (83)  [1/1] 0.00ns  loc: minver.c:59
.preheader12:3  br i1 %exitcond6, label %_ifconv4, label %_ifconv

ST_5: tmp_71 (89)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:4  %tmp_71 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_1, i3 %tmp_61)

ST_5: tmp_72 (90)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:5  %tmp_72 = sext i35 %tmp_71 to i64

ST_5: a_0_addr_1 (91)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:6  %a_0_addr_1 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_72

ST_5: a_1_addr_1 (92)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:7  %a_1_addr_1 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_72

ST_5: a_0_load_1 (93)  [2/2] 2.71ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_5: a_1_load_1 (94)  [2/2] 2.71ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_5: i_6 (125)  [1/1] 2.39ns  loc: minver.c:59
_ifconv:40  %i_6 = add nsw i32 1, %r_1


 <State 6>: 4.08ns
ST_6: a_0_load_1 (93)  [1/2] 2.71ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_6: a_1_load_1 (94)  [1/2] 2.71ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_6: n_assign_1 (95)  [1/1] 1.37ns  loc: minver.c:61
_ifconv:10  %n_assign_1 = select i1 %icmp, float %a_0_load_1, float %a_1_load_1


 <State 7>: 7.74ns
ST_7: n_assign_1_to_int (96)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:11  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

ST_7: tmp_34 (97)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:12  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

ST_7: tmp_73 (98)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:13  %tmp_73 = trunc i32 %n_assign_1_to_int to i23

ST_7: notlhs (99)  [1/1] 2.47ns  loc: minver.c:61
_ifconv:14  %notlhs = icmp ne i8 %tmp_34, -1

ST_7: notrhs (100)  [1/1] 2.84ns  loc: minver.c:61
_ifconv:15  %notrhs = icmp eq i23 %tmp_73, 0

ST_7: tmp_36 (101)  [1/1] 0.00ns  loc: minver.c:61 (grouped into LUT with out node w_3)
_ifconv:16  %tmp_36 = or i1 %notrhs, %notlhs

ST_7: tmp_37 (102)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:61
_ifconv:17  %tmp_37 = fcmp oge float %n_assign_1, 0.000000e+00

ST_7: tmp_38 (103)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:18  %tmp_38 = and i1 %tmp_36, %tmp_37

ST_7: f_neg_i (104)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:19  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

ST_7: f_1 (105)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:20  %f_1 = bitcast i32 %f_neg_i to float

ST_7: w_3 (106)  [1/1] 1.37ns  loc: minver.c:63 (out node of the LUT)
_ifconv:21  %w_3 = select i1 %tmp_38, float %n_assign_1, float %f_1


 <State 8>: 7.74ns
ST_8: w_3_to_int (107)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:22  %w_3_to_int = bitcast float %w_3 to i32

ST_8: tmp_39 (108)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:23  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

ST_8: tmp_75 (109)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:24  %tmp_75 = trunc i32 %w_3_to_int to i23

ST_8: wmax_to_int (110)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:25  %wmax_to_int = bitcast float %wmax to i32

ST_8: tmp_41 (111)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:26  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

ST_8: tmp_101 (112)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:27  %tmp_101 = trunc i32 %wmax_to_int to i23

ST_8: notlhs3 (113)  [1/1] 2.47ns  loc: minver.c:63
_ifconv:28  %notlhs3 = icmp ne i8 %tmp_39, -1

ST_8: notrhs3 (114)  [1/1] 2.84ns  loc: minver.c:63
_ifconv:29  %notrhs3 = icmp eq i23 %tmp_75, 0

ST_8: tmp_43 (115)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:30  %tmp_43 = or i1 %notrhs3, %notlhs3

ST_8: notlhs4 (116)  [1/1] 2.47ns  loc: minver.c:62
_ifconv:31  %notlhs4 = icmp ne i8 %tmp_41, -1

ST_8: notrhs4 (117)  [1/1] 2.84ns  loc: minver.c:62
_ifconv:32  %notrhs4 = icmp eq i23 %tmp_101, 0

ST_8: tmp_44 (118)  [1/1] 0.00ns  loc: minver.c:62 (grouped into LUT with out node tmp_47)
_ifconv:33  %tmp_44 = or i1 %notrhs4, %notlhs4

ST_8: tmp_45 (119)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:34  %tmp_45 = and i1 %tmp_43, %tmp_44

ST_8: tmp_46 (120)  [1/1] 6.37ns  loc: minver.c:62
_ifconv:35  %tmp_46 = fcmp ogt float %w_3, %wmax

ST_8: tmp_47 (121)  [1/1] 1.37ns  loc: minver.c:62 (out node of the LUT)
_ifconv:36  %tmp_47 = and i1 %tmp_45, %tmp_46


 <State 9>: 2.94ns
ST_9: r_load_2 (85)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:0  %r_load_2 = load i32* %r

ST_9: empty_11 (86)  [1/1] 0.00ns
_ifconv:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0) nounwind

ST_9: tmp_12 (87)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_9: StgValue_253 (88)  [1/1] 0.00ns  loc: minver.c:60
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: wmax_1 (122)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:37  %wmax_1 = select i1 %tmp_47, float %w_3, float %wmax

ST_9: r_2 (123)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:38  %r_2 = select i1 %tmp_47, i32 %r_1, i32 %r_load_2

ST_9: empty_12 (124)  [1/1] 0.00ns  loc: minver.c:66
_ifconv:39  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12) nounwind

ST_9: StgValue_257 (126)  [1/1] 1.57ns  loc: minver.c:62
_ifconv:41  store i32 %r_2, i32* %r

ST_9: StgValue_258 (127)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:42  br label %.preheader12


 <State 10>: 2.71ns
ST_10: r_load_1 (129)  [1/1] 0.00ns
_ifconv4:0  %r_load_1 = load i32* %r

ST_10: tmp_67 (131)  [1/1] 0.00ns  loc: minver.c:56
_ifconv4:2  %tmp_67 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_load_1, i3 %tmp_61)

ST_10: tmp_68 (132)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:3  %tmp_68 = sext i35 %tmp_67 to i64

ST_10: a_0_addr (133)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:4  %a_0_addr = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_68

ST_10: a_1_addr (134)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:5  %a_1_addr = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_68

ST_10: a_0_load (135)  [2/2] 2.71ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_10: a_1_load (136)  [2/2] 2.71ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4


 <State 11>: 4.08ns
ST_11: a_0_load (135)  [1/2] 2.71ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_11: a_1_load (136)  [1/2] 2.71ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4

ST_11: pivot (137)  [1/1] 1.37ns  loc: minver.c:105
_ifconv4:8  %pivot = select i1 %icmp, float %a_0_load, float %a_1_load


 <State 12>: 7.74ns
ST_12: pivot_to_int (138)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:9  %pivot_to_int = bitcast float %pivot to i32

ST_12: tmp_9 (139)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:10  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

ST_12: tmp_69 (140)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:11  %tmp_69 = trunc i32 %pivot_to_int to i23

ST_12: notlhs1 (141)  [1/1] 2.47ns  loc: minver.c:105
_ifconv4:12  %notlhs1 = icmp ne i8 %tmp_9, -1

ST_12: notrhs1 (142)  [1/1] 2.84ns  loc: minver.c:105
_ifconv4:13  %notrhs1 = icmp eq i23 %tmp_69, 0

ST_12: tmp_17 (143)  [1/1] 0.00ns  loc: minver.c:105 (grouped into LUT with out node api)
_ifconv4:14  %tmp_17 = or i1 %notrhs1, %notlhs1

ST_12: tmp_27 (144)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:69
_ifconv4:15  %tmp_27 = fcmp oge float %pivot, 0.000000e+00

ST_12: tmp_28 (145)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:69 (grouped into LUT with out node api)
_ifconv4:16  %tmp_28 = and i1 %tmp_17, %tmp_27

ST_12: f_neg_i1 (146)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:17  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

ST_12: f (147)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:18  %f = bitcast i32 %f_neg_i1 to float

ST_12: api (148)  [1/1] 1.37ns  loc: minver.c:69 (out node of the LUT)
_ifconv4:19  %api = select i1 %tmp_28, float %pivot, float %f


 <State 13>: 5.12ns
ST_13: tmp_5 (149)  [1/1] 5.12ns  loc: minver.c:70
_ifconv4:20  %tmp_5 = fpext float %api to double


 <State 14>: 8.27ns
ST_14: tmp_4 (130)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:1  %tmp_4 = sext i32 %r_load_1 to i64

ST_14: tmp_5_to_int (150)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:21  %tmp_5_to_int = bitcast double %tmp_5 to i64

ST_14: tmp_29 (151)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:22  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

ST_14: tmp_70 (152)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:23  %tmp_70 = trunc i64 %tmp_5_to_int to i52

ST_14: notlhs2 (153)  [1/1] 2.58ns  loc: minver.c:70
_ifconv4:24  %notlhs2 = icmp ne i11 %tmp_29, -1

ST_14: notrhs2 (154)  [1/1] 3.19ns  loc: minver.c:70
_ifconv4:25  %notrhs2 = icmp eq i52 %tmp_70, 0

ST_14: tmp_31 (155)  [1/1] 0.00ns  loc: minver.c:70 (grouped into LUT with out node tmp_33)
_ifconv4:26  %tmp_31 = or i1 %notrhs2, %notlhs2

ST_14: tmp_32 (156)  [1/1] 6.90ns  loc: minver.c:70
_ifconv4:27  %tmp_32 = fcmp ole double %tmp_5, 1.000000e-06

ST_14: tmp_33 (157)  [1/1] 1.37ns  loc: minver.c:70 (out node of the LUT)
_ifconv4:28  %tmp_33 = and i1 %tmp_31, %tmp_32

ST_14: StgValue_290 (158)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:29  br i1 %tmp_33, label %.loopexit.loopexit33, label %3

ST_14: tmp_1 (160)  [1/1] 2.93ns  loc: minver.c:75
:0  %tmp_1 = icmp eq i32 %r_load_1, %i_5_cast

ST_14: StgValue_292 (161)  [1/1] 0.00ns  loc: minver.c:75
:1  br i1 %tmp_1, label %.loopexit11, label %4

ST_14: work_addr_3 (163)  [1/1] 0.00ns  loc: minver.c:77
:0  %work_addr_3 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_3

ST_14: work_load_2 (164)  [2/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i5* %work_addr_3, align 1

ST_14: work_addr_4 (165)  [1/1] 0.00ns  loc: minver.c:78
:2  %work_addr_4 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_4

ST_14: work_load_3 (166)  [2/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i5* %work_addr_4, align 1

ST_14: StgValue_297 (495)  [1/1] 0.00ns
.loopexit.loopexit33:0  br label %.loopexit

ST_14: StgValue_298 (848)  [1/1] 0.00ns  loc: minver.c:133
.loopexit:0  ret i32 1


 <State 15>: 5.42ns
ST_15: work_load_2 (164)  [1/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i5* %work_addr_3, align 1

ST_15: work_load_3 (166)  [1/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i5* %work_addr_4, align 1

ST_15: StgValue_301 (167)  [1/1] 2.71ns  loc: minver.c:78
:4  store i5 %work_load_3, i5* %work_addr_3, align 1


 <State 16>: 2.71ns
ST_16: StgValue_302 (168)  [1/1] 2.71ns  loc: minver.c:79
:5  store i5 %work_load_2, i5* %work_addr_4, align 1

ST_16: StgValue_303 (169)  [1/1] 1.57ns  loc: minver.c:80
:6  br label %5


 <State 17>: 2.71ns
ST_17: j (171)  [1/1] 0.00ns
:0  %j = phi i5 [ 0, %4 ], [ %j_1, %6 ]

ST_17: exitcond5 (172)  [1/1] 2.37ns  loc: minver.c:80
:1  %exitcond5 = icmp eq i5 %j, -16

ST_17: j_1 (173)  [1/1] 1.67ns  loc: minver.c:80
:2  %j_1 = add i5 %j, 1

ST_17: StgValue_307 (174)  [1/1] 0.00ns  loc: minver.c:80
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %_ifconv1

ST_17: tmp_106 (180)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:4  %tmp_106 = trunc i5 %j to i3

ST_17: tmp_77 (181)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:5  %tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_106)

ST_17: tmp_78 (182)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:6  %tmp_78 = zext i8 %tmp_77 to i64

ST_17: a_0_addr_4 (183)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:7  %a_0_addr_4 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_78

ST_17: a_1_addr_4 (187)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:11  %a_1_addr_4 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_78

ST_17: tmp_107 (189)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:13  %tmp_107 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j, i32 3, i32 4)

ST_17: icmp3 (190)  [1/1] 1.54ns  loc: minver.c:82
_ifconv1:14  %icmp3 = icmp eq i2 %tmp_107, 0

ST_17: a_0_load_4 (191)  [2/2] 2.71ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_17: a_1_load_4 (192)  [2/2] 2.71ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4


 <State 18>: 2.71ns
ST_18: r_load (176)  [1/1] 0.00ns
_ifconv1:0  %r_load = load i32* %r

ST_18: tmp_79 (184)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:8  %tmp_79 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_load, i3 %tmp_106)

ST_18: tmp_80 (185)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:9  %tmp_80 = sext i35 %tmp_79 to i64

ST_18: a_0_addr_6 (186)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:10  %a_0_addr_6 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_80

ST_18: a_1_addr_6 (188)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:12  %a_1_addr_6 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_80

ST_18: a_0_load_4 (191)  [1/2] 2.71ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_18: a_1_load_4 (192)  [1/2] 2.71ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4

ST_18: a_0_load_6 (194)  [2/2] 2.71ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_18: a_1_load_6 (195)  [2/2] 2.71ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4


 <State 19>: 6.79ns
ST_19: empty_13 (177)  [1/1] 0.00ns
_ifconv1:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_19: tmp_21 (178)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_19: StgValue_328 (179)  [1/1] 0.00ns  loc: minver.c:81
_ifconv1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_19: w (193)  [1/1] 1.37ns  loc: minver.c:82
_ifconv1:17  %w = select i1 %icmp3, float %a_0_load_4, float %a_1_load_4

ST_19: a_0_load_6 (194)  [1/2] 2.71ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_19: a_1_load_6 (195)  [1/2] 2.71ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4

ST_19: a_load_2_phi (196)  [1/1] 1.37ns  loc: minver.c:83
_ifconv1:20  %a_load_2_phi = select i1 %icmp3, float %a_0_load_6, float %a_1_load_6

ST_19: StgValue_333 (197)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:21  br i1 %icmp3, label %branch114, label %branch115

ST_19: StgValue_334 (199)  [1/1] 2.71ns  loc: minver.c:83
branch115:0  store float %a_load_2_phi, float* %a_1_addr_4, align 4

ST_19: StgValue_335 (203)  [1/1] 2.71ns  loc: minver.c:83
branch114:0  store float %a_load_2_phi, float* %a_0_addr_4, align 4


 <State 20>: 2.71ns
ST_20: StgValue_336 (200)  [1/1] 2.71ns  loc: minver.c:84
branch115:1  store float %w, float* %a_1_addr_6, align 4

ST_20: StgValue_337 (201)  [1/1] 0.00ns  loc: minver.c:84
branch115:2  br label %6

ST_20: StgValue_338 (204)  [1/1] 2.71ns  loc: minver.c:84
branch114:1  store float %w, float* %a_0_addr_6, align 4

ST_20: StgValue_339 (205)  [1/1] 0.00ns  loc: minver.c:84
branch114:2  br label %6

ST_20: empty_14 (207)  [1/1] 0.00ns  loc: minver.c:85
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

ST_20: StgValue_341 (208)  [1/1] 0.00ns  loc: minver.c:80
:1  br label %5


 <State 21>: 1.57ns
ST_21: StgValue_342 (210)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11

ST_21: StgValue_343 (212)  [1/1] 1.57ns  loc: minver.c:88
.loopexit11:0  br label %7


 <State 22>: 2.71ns
ST_22: i_2 (214)  [1/1] 0.00ns
:0  %i_2 = phi i5 [ 0, %.loopexit11 ], [ %i_8, %8 ]

ST_22: exitcond4 (215)  [1/1] 2.37ns  loc: minver.c:88
:1  %exitcond4 = icmp eq i5 %i_2, -16

ST_22: i_8 (216)  [1/1] 1.67ns  loc: minver.c:88
:2  %i_8 = add i5 %i_2, 1

ST_22: StgValue_347 (217)  [1/1] 0.00ns  loc: minver.c:88
:3  br i1 %exitcond4, label %.preheader10.preheader, label %_ifconv2

ST_22: tmp_22 (220)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_22: tmp_108 (222)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:3  %tmp_108 = trunc i5 %i_2 to i3

ST_22: tmp_81 (223)  [1/1] 0.00ns  loc: minver.c:56
_ifconv2:4  %tmp_81 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_108)

ST_22: tmp_82 (224)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:5  %tmp_82 = zext i8 %tmp_81 to i64

ST_22: a_0_addr_5 (225)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:6  %a_0_addr_5 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_82

ST_22: a_1_addr_5 (226)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:7  %a_1_addr_5 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_82

ST_22: tmp_109 (227)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:8  %tmp_109 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_2, i32 3, i32 4)

ST_22: icmp4 (228)  [1/1] 1.54ns  loc: minver.c:90
_ifconv2:9  %icmp4 = icmp eq i2 %tmp_109, 0

ST_22: a_0_load_5 (229)  [2/2] 2.71ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_22: a_1_load_5 (230)  [2/2] 2.71ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_22: empty_16 (241)  [1/1] 0.00ns  loc: minver.c:91
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_22) nounwind

ST_22: StgValue_359 (242)  [1/1] 0.00ns  loc: minver.c:88
:1  br label %7


 <State 23>: 4.08ns
ST_23: a_0_load_5 (229)  [1/2] 2.71ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_23: a_1_load_5 (230)  [1/2] 2.71ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_23: a_load_5_phi (231)  [1/1] 1.37ns  loc: minver.c:90
_ifconv2:12  %a_load_5_phi = select i1 %icmp4, float %a_0_load_5, float %a_1_load_5

ST_23: StgValue_363 (233)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:14  br i1 %icmp4, label %branch106, label %branch107


 <State 24>: 6.30ns
ST_24: tmp_13 (232)  [16/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 25>: 6.30ns
ST_25: tmp_13 (232)  [15/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 26>: 6.30ns
ST_26: tmp_13 (232)  [14/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 27>: 6.30ns
ST_27: tmp_13 (232)  [13/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 28>: 6.30ns
ST_28: tmp_13 (232)  [12/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 29>: 6.30ns
ST_29: tmp_13 (232)  [11/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 30>: 6.30ns
ST_30: tmp_13 (232)  [10/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 31>: 6.30ns
ST_31: tmp_13 (232)  [9/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 32>: 6.30ns
ST_32: tmp_13 (232)  [8/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 33>: 6.30ns
ST_33: tmp_13 (232)  [7/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 34>: 6.30ns
ST_34: tmp_13 (232)  [6/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 35>: 6.30ns
ST_35: tmp_13 (232)  [5/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 36>: 6.30ns
ST_36: tmp_13 (232)  [4/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 37>: 6.30ns
ST_37: tmp_13 (232)  [3/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 38>: 6.30ns
ST_38: tmp_13 (232)  [2/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 39>: 6.30ns
ST_39: empty_15 (219)  [1/1] 0.00ns
_ifconv2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_39: StgValue_380 (221)  [1/1] 0.00ns  loc: minver.c:89
_ifconv2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: tmp_13 (232)  [1/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 40>: 2.71ns
ST_40: StgValue_382 (235)  [1/1] 2.71ns  loc: minver.c:90
branch107:0  store float %tmp_13, float* %a_1_addr_5, align 4

ST_40: StgValue_383 (236)  [1/1] 0.00ns  loc: minver.c:90
branch107:1  br label %8

ST_40: StgValue_384 (238)  [1/1] 2.71ns  loc: minver.c:90
branch106:0  store float %tmp_13, float* %a_0_addr_5, align 4

ST_40: StgValue_385 (239)  [1/1] 0.00ns  loc: minver.c:90
branch106:1  br label %8


 <State 41>: 2.37ns
ST_41: tmp_24 (244)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:0  %tmp_24 = icmp eq i5 %i_5, 0

ST_41: tmp_20_1 (245)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:1  %tmp_20_1 = icmp eq i5 %i_5, 1

ST_41: tmp_20_2 (246)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:2  %tmp_20_2 = icmp eq i5 %i_5, 2

ST_41: tmp_20_3 (247)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:3  %tmp_20_3 = icmp eq i5 %i_5, 3

ST_41: tmp_20_4 (248)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:4  %tmp_20_4 = icmp eq i5 %i_5, 4

ST_41: tmp_20_5 (249)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:5  %tmp_20_5 = icmp eq i5 %i_5, 5

ST_41: tmp_20_6 (250)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:6  %tmp_20_6 = icmp eq i5 %i_5, 6

ST_41: tmp_20_7 (251)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:7  %tmp_20_7 = icmp eq i5 %i_5, 7

ST_41: tmp_20_8 (252)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:8  %tmp_20_8 = icmp eq i5 %i_5, 8

ST_41: tmp_20_9 (253)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:9  %tmp_20_9 = icmp eq i5 %i_5, 9

ST_41: tmp_20_s (254)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:10  %tmp_20_s = icmp eq i5 %i_5, 10

ST_41: tmp_20_10 (255)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:11  %tmp_20_10 = icmp eq i5 %i_5, 11

ST_41: tmp_20_11 (256)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:12  %tmp_20_11 = icmp eq i5 %i_5, 12

ST_41: tmp_20_12 (257)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:13  %tmp_20_12 = icmp eq i5 %i_5, 13

ST_41: tmp_20_13 (258)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:14  %tmp_20_13 = icmp eq i5 %i_5, 14

ST_41: tmp_20_14 (259)  [1/1] 2.37ns  loc: minver.c:99
.preheader10.preheader:15  %tmp_20_14 = icmp eq i5 %i_5, 15

ST_41: StgValue_402 (260)  [1/1] 1.57ns  loc: minver.c:93
.preheader10.preheader:16  br label %.preheader10


 <State 42>: 2.71ns
ST_42: i_3 (262)  [1/1] 0.00ns
.preheader10:0  %i_3 = phi i5 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

ST_42: exitcond3 (263)  [1/1] 2.37ns  loc: minver.c:93
.preheader10:1  %exitcond3 = icmp eq i5 %i_3, -16

ST_42: i_9 (264)  [1/1] 1.67ns  loc: minver.c:93
.preheader10:2  %i_9 = add i5 %i_3, 1

ST_42: StgValue_406 (265)  [1/1] 0.00ns  loc: minver.c:93
.preheader10:3  br i1 %exitcond3, label %26, label %9

ST_42: empty_17 (267)  [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_42: tmp_23 (268)  [1/1] 0.00ns  loc: minver.c:93
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_42: StgValue_409 (269)  [1/1] 0.00ns  loc: minver.c:94
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_42: tmp_15 (270)  [1/1] 2.37ns  loc: minver.c:95
:3  %tmp_15 = icmp eq i5 %i_3, %i_5

ST_42: StgValue_411 (271)  [1/1] 0.00ns  loc: minver.c:95
:4  br i1 %tmp_15, label %._crit_edge, label %_ifconv3

ST_42: tmp_83 (273)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:0  %tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)

ST_42: tmp_85 (275)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:2  %tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 %tmp_61)

ST_42: tmp_86 (276)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:3  %tmp_86 = zext i8 %tmp_85 to i64

ST_42: a_0_addr_8 (277)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:4  %a_0_addr_8 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_86

ST_42: a_1_addr_8 (300)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:27  %a_1_addr_8 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_86

ST_42: a_0_load_8 (309)  [2/2] 2.71ns  loc: minver.c:96
_ifconv3:36  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_42: a_1_load_8 (310)  [2/2] 2.71ns  loc: minver.c:96
_ifconv3:37  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_42: StgValue_419 (479)  [1/1] 0.00ns  loc: minver.c:103
._crit_edge18:0  br label %._crit_edge

ST_42: empty_18 (481)  [1/1] 0.00ns  loc: minver.c:104
._crit_edge:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23) nounwind

ST_42: StgValue_421 (482)  [1/1] 0.00ns  loc: minver.c:93
._crit_edge:1  br label %.preheader10


 <State 43>: 4.08ns
ST_43: a_0_load_8 (309)  [1/2] 2.71ns  loc: minver.c:96
_ifconv3:36  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_43: a_1_load_8 (310)  [1/2] 2.71ns  loc: minver.c:96
_ifconv3:37  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_43: w_1 (311)  [1/1] 1.37ns  loc: minver.c:96
_ifconv3:38  %w_1 = select i1 %icmp, float %a_0_load_8, float %a_1_load_8


 <State 44>: 7.74ns
ST_44: w_1_to_int (312)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:39  %w_1_to_int = bitcast float %w_1 to i32

ST_44: tmp_48 (313)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:40  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

ST_44: tmp_110 (314)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:41  %tmp_110 = trunc i32 %w_1_to_int to i23

ST_44: notlhs5 (315)  [1/1] 2.47ns  loc: minver.c:96
_ifconv3:42  %notlhs5 = icmp ne i8 %tmp_48, -1

ST_44: notrhs5 (316)  [1/1] 2.84ns  loc: minver.c:96
_ifconv3:43  %notrhs5 = icmp eq i23 %tmp_110, 0

ST_44: tmp_50 (317)  [1/1] 0.00ns  loc: minver.c:96 (grouped into LUT with out node tmp_52)
_ifconv3:44  %tmp_50 = or i1 %notrhs5, %notlhs5

ST_44: tmp_51 (318)  [1/1] 6.37ns  loc: minver.c:97
_ifconv3:45  %tmp_51 = fcmp oeq float %w_1, 0.000000e+00

ST_44: tmp_52 (319)  [1/1] 1.37ns  loc: minver.c:97 (out node of the LUT)
_ifconv3:46  %tmp_52 = and i1 %tmp_50, %tmp_51

ST_44: StgValue_433 (320)  [1/1] 0.00ns  loc: minver.c:97
_ifconv3:47  br i1 %tmp_52, label %._crit_edge18, label %.preheader9.0

ST_44: StgValue_434 (322)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.0:0  br i1 %tmp_24, label %.preheader9.1, label %10

ST_44: a_0_load_9 (324)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_44: StgValue_436 (331)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %11

ST_44: StgValue_437 (340)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %12

ST_44: StgValue_438 (349)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %13

ST_44: StgValue_439 (358)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %14

ST_44: StgValue_440 (367)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %15

ST_44: StgValue_441 (376)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %16

ST_44: StgValue_442 (385)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %17

ST_44: StgValue_443 (394)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %18

ST_44: a_1_load_12 (396)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_12 = load float* %a_1_addr_9, align 4

ST_44: StgValue_445 (403)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %19

ST_44: StgValue_446 (412)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %20

ST_44: StgValue_447 (421)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %21

ST_44: StgValue_448 (430)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %22

ST_44: StgValue_449 (439)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %23

ST_44: StgValue_450 (448)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %24

ST_44: StgValue_451 (457)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %25

ST_44: tmp_18_neg (466)  [1/1] 1.37ns  loc: minver.c:101
.preheader9.16:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

ST_44: tmp_18 (467)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.16:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

ST_44: tmp_19 (468)  [16/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_44: StgValue_455 (477)  [1/1] 0.00ns  loc: minver.c:102
.preheader9.16152:0  br label %._crit_edge18


 <State 45>: 8.49ns
ST_45: a_0_load_9 (324)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_45: tmp_25 (325)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_45: a_0_load_11 (333)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_45: a_1_load_12 (396)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_12 = load float* %a_1_addr_9, align 4

ST_45: tmp_22_8 (397)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

ST_45: a_1_load_14 (405)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_14 = load float* %a_1_addr_11, align 4

ST_45: tmp_19 (468)  [15/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 46>: 8.49ns
ST_46: tmp_25 (325)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_46: a_0_load_11 (333)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_46: tmp_22_1 (334)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_46: a_0_load_14 (342)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

ST_46: tmp_22_8 (397)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

ST_46: a_1_load_14 (405)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_14 = load float* %a_1_addr_11, align 4

ST_46: tmp_22_9 (406)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

ST_46: a_1_load_16 (414)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_16 = load float* %a_1_addr_13, align 4

ST_46: tmp_19 (468)  [14/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 47>: 8.49ns
ST_47: tmp_25 (325)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_47: tmp_22_1 (334)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_47: a_0_load_14 (342)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

ST_47: tmp_22_2 (343)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_47: a_0_load_16 (351)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

ST_47: tmp_22_8 (397)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

ST_47: tmp_22_9 (406)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

ST_47: a_1_load_16 (414)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_16 = load float* %a_1_addr_13, align 4

ST_47: tmp_22_s (415)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

ST_47: a_1_load_19 (423)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_19 = load float* %a_1_addr_15, align 4

ST_47: tmp_19 (468)  [13/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 48>: 8.49ns
ST_48: tmp_25 (325)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_48: tmp_22_1 (334)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_48: tmp_22_2 (343)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_48: a_0_load_16 (351)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

ST_48: tmp_22_3 (352)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_48: a_0_load_18 (360)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

ST_48: tmp_22_8 (397)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

ST_48: tmp_22_9 (406)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

ST_48: tmp_22_s (415)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

ST_48: a_1_load_19 (423)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_19 = load float* %a_1_addr_15, align 4

ST_48: tmp_22_10 (424)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

ST_48: a_1_load_21 (432)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_21 = load float* %a_1_addr_17, align 4

ST_48: tmp_19 (468)  [12/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 49>: 8.49ns
ST_49: tmp_22_1 (334)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_49: tmp_22_2 (343)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_49: tmp_22_3 (352)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_49: a_0_load_18 (360)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

ST_49: tmp_22_4 (361)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_49: a_0_load_21 (369)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

ST_49: tmp_22_9 (406)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

ST_49: tmp_22_s (415)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

ST_49: tmp_22_10 (424)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

ST_49: a_1_load_21 (432)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_21 = load float* %a_1_addr_17, align 4

ST_49: tmp_22_11 (433)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

ST_49: a_1_load_23 (441)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_23 = load float* %a_1_addr_19, align 4

ST_49: tmp_19 (468)  [11/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 50>: 8.49ns
ST_50: tmp_22_2 (343)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_50: tmp_22_3 (352)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_50: tmp_22_4 (361)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_50: a_0_load_21 (369)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

ST_50: tmp_22_5 (370)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_50: a_0_load_23 (378)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

ST_50: tmp_22_s (415)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

ST_50: tmp_22_10 (424)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

ST_50: tmp_22_11 (433)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

ST_50: a_1_load_23 (441)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_23 = load float* %a_1_addr_19, align 4

ST_50: tmp_22_12 (442)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

ST_50: a_1_load_26 (450)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_26 = load float* %a_1_addr_21, align 4

ST_50: tmp_19 (468)  [10/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 51>: 8.49ns
ST_51: tmp_22_3 (352)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_51: tmp_22_4 (361)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_51: tmp_22_5 (370)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_51: a_0_load_23 (378)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

ST_51: tmp_22_6 (379)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_51: a_0_load_25 (387)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

ST_51: tmp_22_10 (424)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

ST_51: tmp_22_11 (433)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

ST_51: tmp_22_12 (442)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

ST_51: a_1_load_26 (450)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_26 = load float* %a_1_addr_21, align 4

ST_51: tmp_22_13 (451)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

ST_51: a_1_load_28 (459)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_28 = load float* %a_1_addr_23, align 4

ST_51: tmp_19 (468)  [9/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 52>: 8.49ns
ST_52: tmp_84 (274)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:1  %tmp_84 = zext i8 %tmp_83 to i64

ST_52: a_0_addr_10 (278)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:5  %a_0_addr_10 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_84

ST_52: a_1_addr_10 (301)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:28  %a_1_addr_10 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_84

ST_52: a_0_load_10 (326)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_52: tmp_22_4 (361)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_52: tmp_22_5 (370)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_52: tmp_22_6 (379)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_52: a_0_load_25 (387)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

ST_52: tmp_22_7 (388)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_52: a_1_load_13 (398)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_13 = load float* %a_1_addr_10, align 4

ST_52: tmp_22_11 (433)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

ST_52: tmp_22_12 (442)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

ST_52: tmp_22_13 (451)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

ST_52: a_1_load_28 (459)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_28 = load float* %a_1_addr_23, align 4

ST_52: tmp_22_14 (460)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

ST_52: tmp_19 (468)  [8/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 53>: 6.30ns
ST_53: tmp_87 (279)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:6  %tmp_87 = or i8 %tmp_83, 1

ST_53: tmp_88 (280)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:7  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_87)

ST_53: a_0_addr_12 (281)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:8  %a_0_addr_12 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_88

ST_53: a_1_addr_12 (302)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:29  %a_1_addr_12 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_88

ST_53: a_0_load_10 (326)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_53: a_0_load_12 (335)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_53: tmp_22_5 (370)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_53: tmp_22_6 (379)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_53: tmp_22_7 (388)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_53: a_1_load_13 (398)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_13 = load float* %a_1_addr_10, align 4

ST_53: a_1_load_15 (407)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_15 = load float* %a_1_addr_12, align 4

ST_53: tmp_22_12 (442)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

ST_53: tmp_22_13 (451)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

ST_53: tmp_22_14 (460)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

ST_53: tmp_19 (468)  [7/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 54>: 8.26ns
ST_54: tmp_89 (282)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:9  %tmp_89 = or i8 %tmp_83, 2

ST_54: tmp_90 (283)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:10  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_89)

ST_54: a_0_addr_14 (284)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:11  %a_0_addr_14 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_90

ST_54: a_1_addr_14 (303)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:30  %a_1_addr_14 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_90

ST_54: tmp_26 (327)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_54: a_0_load_12 (335)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_54: a_0_load_15 (344)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

ST_54: tmp_22_6 (379)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_54: tmp_22_7 (388)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_54: tmp_23_8 (399)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

ST_54: a_1_load_15 (407)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_15 = load float* %a_1_addr_12, align 4

ST_54: a_1_load_17 (416)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_17 = load float* %a_1_addr_14, align 4

ST_54: tmp_22_13 (451)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

ST_54: tmp_22_14 (460)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

ST_54: tmp_19 (468)  [6/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 55>: 8.26ns
ST_55: tmp_91 (285)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:12  %tmp_91 = or i8 %tmp_83, 3

ST_55: tmp_92 (286)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:13  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_91)

ST_55: a_0_addr_16 (287)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:14  %a_0_addr_16 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_92

ST_55: a_1_addr_16 (304)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:31  %a_1_addr_16 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_92

ST_55: tmp_26 (327)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_55: tmp_23_1 (336)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_55: a_0_load_15 (344)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

ST_55: a_0_load_17 (353)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

ST_55: tmp_22_7 (388)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_55: tmp_23_8 (399)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

ST_55: tmp_23_9 (408)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

ST_55: a_1_load_17 (416)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_17 = load float* %a_1_addr_14, align 4

ST_55: a_1_load_20 (425)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_20 = load float* %a_1_addr_16, align 4

ST_55: tmp_22_14 (460)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

ST_55: tmp_19 (468)  [5/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 56>: 8.26ns
ST_56: tmp_93 (288)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:15  %tmp_93 = or i8 %tmp_83, 4

ST_56: tmp_94 (289)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:16  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_93)

ST_56: a_0_addr_18 (290)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:17  %a_0_addr_18 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_94

ST_56: a_1_addr_18 (305)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:32  %a_1_addr_18 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_94

ST_56: tmp_26 (327)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_56: tmp_23_1 (336)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_56: tmp_23_2 (345)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_56: a_0_load_17 (353)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

ST_56: a_0_load_19 (362)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

ST_56: tmp_23_8 (399)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

ST_56: tmp_23_9 (408)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

ST_56: tmp_23_s (417)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

ST_56: a_1_load_20 (425)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_20 = load float* %a_1_addr_16, align 4

ST_56: a_1_load_22 (434)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_22 = load float* %a_1_addr_18, align 4

ST_56: tmp_19 (468)  [4/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 57>: 8.26ns
ST_57: tmp_95 (291)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:18  %tmp_95 = or i8 %tmp_83, 5

ST_57: tmp_96 (292)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:19  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_95)

ST_57: a_0_addr_20 (293)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:20  %a_0_addr_20 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_96

ST_57: a_1_addr_20 (306)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:33  %a_1_addr_20 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_96

ST_57: tmp_26 (327)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_57: tmp_23_1 (336)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_57: tmp_23_2 (345)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_57: tmp_23_3 (354)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_57: a_0_load_19 (362)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

ST_57: a_0_load_22 (371)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

ST_57: tmp_23_8 (399)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

ST_57: tmp_23_9 (408)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

ST_57: tmp_23_s (417)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

ST_57: tmp_23_10 (426)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

ST_57: a_1_load_22 (434)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_22 = load float* %a_1_addr_18, align 4

ST_57: a_1_load_24 (443)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_24 = load float* %a_1_addr_20, align 4

ST_57: tmp_19 (468)  [3/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 58>: 8.26ns
ST_58: tmp_97 (294)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:21  %tmp_97 = or i8 %tmp_83, 6

ST_58: tmp_98 (295)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:22  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_97)

ST_58: a_0_addr_22 (296)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:23  %a_0_addr_22 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_98

ST_58: a_1_addr_22 (307)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:34  %a_1_addr_22 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_98

ST_58: tmp_26 (327)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_58: tmp_23_1 (336)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_58: tmp_23_2 (345)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_58: tmp_23_3 (354)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_58: tmp_23_4 (363)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_58: a_0_load_22 (371)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

ST_58: a_0_load_24 (380)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

ST_58: tmp_23_8 (399)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

ST_58: tmp_23_9 (408)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

ST_58: tmp_23_s (417)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

ST_58: tmp_23_10 (426)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

ST_58: tmp_23_11 (435)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

ST_58: a_1_load_24 (443)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_24 = load float* %a_1_addr_20, align 4

ST_58: a_1_load_27 (452)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_27 = load float* %a_1_addr_22, align 4

ST_58: tmp_19 (468)  [2/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_58: StgValue_647 (469)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.16:3  br i1 %icmp, label %branch102, label %branch103


 <State 59>: 8.26ns
ST_59: tmp_99 (297)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:24  %tmp_99 = or i8 %tmp_83, 7

ST_59: tmp_100 (298)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:25  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_99)

ST_59: a_0_addr_24 (299)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:26  %a_0_addr_24 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_100

ST_59: a_1_addr_24 (308)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:35  %a_1_addr_24 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_100

ST_59: tmp_23_1 (336)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_59: tmp_23_2 (345)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_59: tmp_23_3 (354)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_59: tmp_23_4 (363)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_59: tmp_23_5 (372)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_59: a_0_load_24 (380)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

ST_59: a_0_load_26 (389)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

ST_59: tmp_23_9 (408)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

ST_59: tmp_23_s (417)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

ST_59: tmp_23_10 (426)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

ST_59: tmp_23_11 (435)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

ST_59: tmp_23_12 (444)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

ST_59: a_1_load_27 (452)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_27 = load float* %a_1_addr_22, align 4

ST_59: a_1_load_29 (461)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_29 = load float* %a_1_addr_24, align 4

ST_59: tmp_19 (468)  [1/16] 6.30ns  loc: minver.c:101
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 60>: 8.26ns
ST_60: StgValue_667 (328)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_26, float* %a_0_addr_10, align 4

ST_60: StgValue_668 (329)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.1

ST_60: tmp_23_2 (345)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_60: tmp_23_3 (354)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_60: tmp_23_4 (363)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_60: tmp_23_5 (372)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_60: tmp_23_6 (381)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_60: a_0_load_26 (389)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

ST_60: StgValue_675 (400)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_8, float* %a_1_addr_10, align 4

ST_60: StgValue_676 (401)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.9

ST_60: tmp_23_s (417)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

ST_60: tmp_23_10 (426)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

ST_60: tmp_23_11 (435)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

ST_60: tmp_23_12 (444)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

ST_60: tmp_23_13 (453)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

ST_60: a_1_load_29 (461)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_29 = load float* %a_1_addr_24, align 4


 <State 61>: 8.26ns
ST_61: StgValue_683 (337)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_1, float* %a_0_addr_12, align 4

ST_61: StgValue_684 (338)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.2

ST_61: tmp_23_3 (354)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_61: tmp_23_4 (363)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_61: tmp_23_5 (372)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_61: tmp_23_6 (381)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_61: tmp_23_7 (390)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_61: StgValue_690 (409)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_9, float* %a_1_addr_12, align 4

ST_61: StgValue_691 (410)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.10

ST_61: tmp_23_10 (426)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

ST_61: tmp_23_11 (435)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

ST_61: tmp_23_12 (444)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

ST_61: tmp_23_13 (453)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

ST_61: tmp_23_14 (462)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14


 <State 62>: 8.26ns
ST_62: StgValue_697 (346)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_2, float* %a_0_addr_14, align 4

ST_62: StgValue_698 (347)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.3

ST_62: tmp_23_4 (363)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_62: tmp_23_5 (372)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_62: tmp_23_6 (381)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_62: tmp_23_7 (390)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_62: StgValue_703 (418)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_s, float* %a_1_addr_14, align 4

ST_62: StgValue_704 (419)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.11

ST_62: tmp_23_11 (435)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

ST_62: tmp_23_12 (444)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

ST_62: tmp_23_13 (453)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

ST_62: tmp_23_14 (462)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14


 <State 63>: 8.26ns
ST_63: StgValue_709 (355)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_3, float* %a_0_addr_16, align 4

ST_63: StgValue_710 (356)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.4

ST_63: tmp_23_5 (372)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_63: tmp_23_6 (381)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_63: tmp_23_7 (390)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_63: StgValue_714 (427)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_10, float* %a_1_addr_16, align 4

ST_63: StgValue_715 (428)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.12

ST_63: tmp_23_12 (444)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

ST_63: tmp_23_13 (453)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

ST_63: tmp_23_14 (462)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14


 <State 64>: 8.26ns
ST_64: StgValue_719 (364)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_4, float* %a_0_addr_18, align 4

ST_64: StgValue_720 (365)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.5

ST_64: tmp_23_6 (381)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_64: tmp_23_7 (390)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_64: StgValue_723 (436)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_11, float* %a_1_addr_18, align 4

ST_64: StgValue_724 (437)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.13

ST_64: tmp_23_13 (453)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

ST_64: tmp_23_14 (462)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14


 <State 65>: 8.26ns
ST_65: StgValue_727 (373)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_5, float* %a_0_addr_20, align 4

ST_65: StgValue_728 (374)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.6

ST_65: tmp_23_7 (390)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_65: StgValue_730 (445)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_12, float* %a_1_addr_20, align 4

ST_65: StgValue_731 (446)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.14

ST_65: tmp_23_14 (462)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14


 <State 66>: 2.71ns
ST_66: StgValue_733 (382)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_6, float* %a_0_addr_22, align 4

ST_66: StgValue_734 (383)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.7

ST_66: StgValue_735 (454)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_13, float* %a_1_addr_22, align 4

ST_66: StgValue_736 (455)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.15


 <State 67>: 2.71ns
ST_67: StgValue_737 (391)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_7, float* %a_0_addr_24, align 4

ST_67: StgValue_738 (392)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.8

ST_67: StgValue_739 (463)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_14, float* %a_1_addr_24, align 4

ST_67: StgValue_740 (464)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.16


 <State 68>: 2.71ns
ST_68: StgValue_741 (471)  [1/1] 2.71ns  loc: minver.c:101
branch103:0  store float %tmp_19, float* %a_1_addr_8, align 4

ST_68: StgValue_742 (472)  [1/1] 0.00ns  loc: minver.c:101
branch103:1  br label %.preheader9.16152

ST_68: StgValue_743 (474)  [1/1] 2.71ns  loc: minver.c:101
branch102:0  store float %tmp_19, float* %a_0_addr_8, align 4

ST_68: StgValue_744 (475)  [1/1] 0.00ns  loc: minver.c:101
branch102:1  br label %.preheader9.16152


 <State 69>: 6.30ns
ST_69: tmp_14 (484)  [16/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 70>: 6.30ns
ST_70: tmp_14 (484)  [15/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 71>: 6.30ns
ST_71: tmp_14 (484)  [14/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 72>: 6.30ns
ST_72: tmp_14 (484)  [13/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 73>: 6.30ns
ST_73: tmp_14 (484)  [12/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 74>: 6.30ns
ST_74: tmp_14 (484)  [11/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 75>: 6.30ns
ST_75: tmp_14 (484)  [10/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 76>: 6.30ns
ST_76: tmp_14 (484)  [9/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 77>: 6.30ns
ST_77: tmp_14 (484)  [8/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 78>: 6.30ns
ST_78: tmp_14 (484)  [7/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 79>: 6.30ns
ST_79: tmp_14 (484)  [6/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 80>: 6.30ns
ST_80: tmp_14 (484)  [5/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 81>: 6.30ns
ST_81: tmp_14 (484)  [4/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 82>: 6.30ns
ST_82: tmp_14 (484)  [3/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 83>: 6.30ns
ST_83: tmp_14 (484)  [2/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 84>: 6.30ns
ST_84: tmp_14 (484)  [1/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

ST_84: StgValue_761 (485)  [1/1] 0.00ns  loc: minver.c:105
:1  br i1 %icmp, label %branch98, label %branch99


 <State 85>: 2.71ns
ST_85: StgValue_762 (487)  [1/1] 2.71ns  loc: minver.c:105
branch99:0  store float %tmp_14, float* %a_1_addr_7, align 4

ST_85: StgValue_763 (488)  [1/1] 0.00ns  loc: minver.c:105
branch99:1  br label %27

ST_85: StgValue_764 (490)  [1/1] 2.71ns  loc: minver.c:105
branch98:0  store float %tmp_14, float* %a_0_addr_7, align 4

ST_85: StgValue_765 (491)  [1/1] 0.00ns  loc: minver.c:105
branch98:1  br label %27

ST_85: StgValue_766 (493)  [1/1] 0.00ns  loc: minver.c:56
:0  br label %.preheader13


 <State 86>: 2.37ns
ST_86: i_4 (499)  [1/1] 0.00ns
.preheader8:0  %i_4 = phi i5 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

ST_86: exitcond1 (500)  [1/1] 2.37ns  loc: minver.c:109
.preheader8:1  %exitcond1 = icmp eq i5 %i_4, -16

ST_86: i_7 (501)  [1/1] 1.67ns  loc: minver.c:129
.preheader8:2  %i_7 = add i5 %i_4, 1

ST_86: StgValue_770 (502)  [1/1] 0.00ns  loc: minver.c:109
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_86: empty_19 (504)  [1/1] 0.00ns
.preheader.preheader:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_86: tmp_s (505)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:1  %tmp_s = zext i5 %i_4 to i64

ST_86: work_addr_1 (506)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_s

ST_86: tmp_65 (507)  [1/1] 0.00ns  loc: minver.c:129
.preheader.preheader:3  %tmp_65 = trunc i5 %i_4 to i3

ST_86: tmp_66 (508)  [1/1] 0.00ns  loc: minver.c:123
.preheader.preheader:4  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_4, i32 3, i32 4)

ST_86: icmp1 (509)  [1/1] 1.54ns  loc: minver.c:123
.preheader.preheader:5  %icmp1 = icmp eq i2 %tmp_66, 0

ST_86: StgValue_777 (510)  [1/1] 0.00ns  loc: minver.c:111
.preheader.preheader:6  br label %.preheader

ST_86: StgValue_778 (846)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 87>: 2.71ns
ST_87: work_load (512)  [2/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i5* %work_addr_1, align 1


 <State 88>: 5.42ns
ST_88: work_load (512)  [1/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i5* %work_addr_1, align 1

ST_88: tmp_8 (513)  [1/1] 2.37ns  loc: minver.c:116
.preheader:1  %tmp_8 = icmp eq i5 %work_load, %i_4

ST_88: StgValue_782 (514)  [1/1] 0.00ns  loc: minver.c:116
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %_ifconv5

ST_88: tmp_20 (516)  [1/1] 0.00ns  loc: minver.c:111
_ifconv5:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_88: tmp_10 (518)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:2  %tmp_10 = zext i5 %work_load to i64

ST_88: tmp_102 (519)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:3  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %work_load, i3 %tmp_65)

ST_88: tmp_74 (520)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:4  %tmp_74 = zext i8 %tmp_102 to i64

ST_88: a_0_addr_2 (521)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:5  %a_0_addr_2 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_74

ST_88: a_1_addr_2 (522)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:6  %a_1_addr_2 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_74

ST_88: work_addr_2 (523)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:7  %work_addr_2 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_10

ST_88: work_load_1 (524)  [2/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i5* %work_addr_2, align 1

ST_88: a_0_load_2 (532)  [2/2] 2.71ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_88: a_1_load_2 (533)  [2/2] 2.71ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_88: tmp_105 (535)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:19  %tmp_105 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %work_load, i32 3, i32 4)

ST_88: icmp2 (536)  [1/1] 1.54ns  loc: minver.c:124
_ifconv5:20  %icmp2 = icmp eq i2 %tmp_105, 0

ST_88: StgValue_795 (548)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch30, label %branch31

ST_88: StgValue_796 (567)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch28, label %branch29

ST_88: StgValue_797 (586)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch26, label %branch27

ST_88: StgValue_798 (605)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch24, label %branch25

ST_88: StgValue_799 (624)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch22, label %branch23

ST_88: StgValue_800 (643)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch20, label %branch21

ST_88: StgValue_801 (662)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch18, label %branch19

ST_88: StgValue_802 (681)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch16, label %branch17

ST_88: StgValue_803 (700)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch14, label %branch15

ST_88: StgValue_804 (719)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch12, label %branch13

ST_88: StgValue_805 (738)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch10, label %branch11

ST_88: StgValue_806 (757)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch8, label %branch9

ST_88: StgValue_807 (776)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch6, label %branch7

ST_88: StgValue_808 (795)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch4, label %branch5

ST_88: StgValue_809 (814)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch2, label %branch3

ST_88: StgValue_810 (833)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch0, label %branch1

ST_88: empty_20 (841)  [1/1] 0.00ns  loc: minver.c:127
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20) nounwind

ST_88: StgValue_812 (842)  [1/1] 0.00ns  loc: minver.c:127
:1  br label %.preheader


 <State 89>: 4.08ns
ST_89: work_load_1 (524)  [1/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i5* %work_addr_2, align 1

ST_89: StgValue_814 (525)  [1/1] 2.71ns  loc: minver.c:119
_ifconv5:9  store i5 %work_load, i5* %work_addr_2, align 1

ST_89: tmp_103 (527)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:11  %tmp_103 = trunc i5 %work_load to i3

ST_89: tmp_104 (528)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:12  %tmp_104 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %work_load, i3 %tmp_103)

ST_89: tmp_76 (529)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:13  %tmp_76 = zext i8 %tmp_104 to i64

ST_89: a_0_addr_3 (530)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:14  %a_0_addr_3 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_76

ST_89: a_1_addr_3 (531)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:15  %a_1_addr_3 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_76

ST_89: a_0_load_2 (532)  [1/2] 2.71ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_89: a_1_load_2 (533)  [1/2] 2.71ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_89: w_4_0_phi (534)  [1/1] 1.37ns  loc: minver.c:123
_ifconv5:18  %w_4_0_phi = select i1 %icmp1, float %a_0_load_2, float %a_1_load_2

ST_89: a_0_load_3 (537)  [2/2] 2.71ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_89: a_1_load_3 (538)  [2/2] 2.71ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4


 <State 90>: 6.79ns
ST_90: StgValue_825 (517)  [1/1] 0.00ns  loc: minver.c:112
_ifconv5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_90: StgValue_826 (526)  [1/1] 2.71ns  loc: minver.c:120
_ifconv5:10  store i5 %work_load_1, i5* %work_addr_1, align 1

ST_90: a_0_load_3 (537)  [1/2] 2.71ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_90: a_1_load_3 (538)  [1/2] 2.71ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4

ST_90: a_load_4_0_phi (539)  [1/1] 1.37ns  loc: minver.c:124
_ifconv5:23  %a_load_4_0_phi = select i1 %icmp2, float %a_0_load_3, float %a_1_load_3

ST_90: StgValue_830 (540)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:24  br i1 %icmp1, label %branch94, label %branch95

ST_90: StgValue_831 (542)  [1/1] 2.71ns  loc: minver.c:124
branch95:0  store float %a_load_4_0_phi, float* %a_1_addr_2, align 4

ST_90: StgValue_832 (543)  [1/1] 0.00ns  loc: minver.c:124
branch95:1  br label %28

ST_90: StgValue_833 (545)  [1/1] 2.71ns  loc: minver.c:124
branch94:0  store float %a_load_4_0_phi, float* %a_0_addr_2, align 4

ST_90: StgValue_834 (546)  [1/1] 0.00ns  loc: minver.c:124
branch94:1  br label %28


 <State 91>: 2.71ns
ST_91: StgValue_835 (550)  [1/1] 2.71ns  loc: minver.c:125
branch31:0  store float %w_4_0_phi, float* %a_1_addr_3, align 4

ST_91: StgValue_836 (551)  [1/1] 0.00ns  loc: minver.c:125
branch31:1  br label %_ifconv6

ST_91: StgValue_837 (553)  [1/1] 2.71ns  loc: minver.c:125
branch30:0  store float %w_4_0_phi, float* %a_0_addr_3, align 4

ST_91: StgValue_838 (554)  [1/1] 0.00ns  loc: minver.c:125
branch30:1  br label %_ifconv6


 <State 92>: 2.71ns
ST_92: a_0_load_7 (556)  [2/2] 2.71ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_92: a_1_load_7 (557)  [2/2] 2.71ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4


 <State 93>: 4.08ns
ST_93: a_0_load_7 (556)  [1/2] 2.71ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_93: a_1_load_7 (557)  [1/2] 2.71ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4

ST_93: w_4_1_phi (558)  [1/1] 1.37ns  loc: minver.c:123
_ifconv6:2  %w_4_1_phi = select i1 %icmp1, float %a_0_load_7, float %a_1_load_7

ST_93: StgValue_844 (559)  [1/1] 0.00ns  loc: minver.c:124
_ifconv6:3  br i1 %icmp1, label %branch90, label %branch91

ST_93: StgValue_845 (561)  [1/1] 2.71ns  loc: minver.c:124
branch91:0  store float %w_4_0_phi, float* %a_1_addr_2, align 4

ST_93: StgValue_846 (562)  [1/1] 0.00ns  loc: minver.c:124
branch91:1  br label %29

ST_93: StgValue_847 (564)  [1/1] 2.71ns  loc: minver.c:124
branch90:0  store float %w_4_0_phi, float* %a_0_addr_2, align 4

ST_93: StgValue_848 (565)  [1/1] 0.00ns  loc: minver.c:124
branch90:1  br label %29


 <State 94>: 2.71ns
ST_94: StgValue_849 (569)  [1/1] 2.71ns  loc: minver.c:125
branch29:0  store float %w_4_1_phi, float* %a_1_addr_3, align 4

ST_94: StgValue_850 (570)  [1/1] 0.00ns  loc: minver.c:125
branch29:1  br label %_ifconv7

ST_94: StgValue_851 (572)  [1/1] 2.71ns  loc: minver.c:125
branch28:0  store float %w_4_1_phi, float* %a_0_addr_3, align 4

ST_94: StgValue_852 (573)  [1/1] 0.00ns  loc: minver.c:125
branch28:1  br label %_ifconv7


 <State 95>: 2.71ns
ST_95: a_0_load_13 (575)  [2/2] 2.71ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_95: a_1_load_9 (576)  [2/2] 2.71ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4


 <State 96>: 4.08ns
ST_96: a_0_load_13 (575)  [1/2] 2.71ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_96: a_1_load_9 (576)  [1/2] 2.71ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4

ST_96: w_4_2_phi (577)  [1/1] 1.37ns  loc: minver.c:123
_ifconv7:2  %w_4_2_phi = select i1 %icmp1, float %a_0_load_13, float %a_1_load_9

ST_96: StgValue_858 (578)  [1/1] 0.00ns  loc: minver.c:124
_ifconv7:3  br i1 %icmp1, label %branch86, label %branch87

ST_96: StgValue_859 (580)  [1/1] 2.71ns  loc: minver.c:124
branch87:0  store float %w_4_1_phi, float* %a_1_addr_2, align 4

ST_96: StgValue_860 (581)  [1/1] 0.00ns  loc: minver.c:124
branch87:1  br label %30

ST_96: StgValue_861 (583)  [1/1] 2.71ns  loc: minver.c:124
branch86:0  store float %w_4_1_phi, float* %a_0_addr_2, align 4

ST_96: StgValue_862 (584)  [1/1] 0.00ns  loc: minver.c:124
branch86:1  br label %30


 <State 97>: 2.71ns
ST_97: StgValue_863 (588)  [1/1] 2.71ns  loc: minver.c:125
branch27:0  store float %w_4_2_phi, float* %a_1_addr_3, align 4

ST_97: StgValue_864 (589)  [1/1] 0.00ns  loc: minver.c:125
branch27:1  br label %_ifconv8

ST_97: StgValue_865 (591)  [1/1] 2.71ns  loc: minver.c:125
branch26:0  store float %w_4_2_phi, float* %a_0_addr_3, align 4

ST_97: StgValue_866 (592)  [1/1] 0.00ns  loc: minver.c:125
branch26:1  br label %_ifconv8


 <State 98>: 2.71ns
ST_98: a_0_load_20 (594)  [2/2] 2.71ns  loc: minver.c:123
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

ST_98: a_1_load_10 (595)  [2/2] 2.71ns  loc: minver.c:123
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4


 <State 99>: 4.08ns
ST_99: a_0_load_20 (594)  [1/2] 2.71ns  loc: minver.c:123
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

ST_99: a_1_load_10 (595)  [1/2] 2.71ns  loc: minver.c:123
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4

ST_99: w_4_3_phi (596)  [1/1] 1.37ns  loc: minver.c:123
_ifconv8:2  %w_4_3_phi = select i1 %icmp1, float %a_0_load_20, float %a_1_load_10

ST_99: StgValue_872 (597)  [1/1] 0.00ns  loc: minver.c:124
_ifconv8:3  br i1 %icmp1, label %branch82, label %branch83

ST_99: StgValue_873 (599)  [1/1] 2.71ns  loc: minver.c:124
branch83:0  store float %w_4_2_phi, float* %a_1_addr_2, align 4

ST_99: StgValue_874 (600)  [1/1] 0.00ns  loc: minver.c:124
branch83:1  br label %31

ST_99: StgValue_875 (602)  [1/1] 2.71ns  loc: minver.c:124
branch82:0  store float %w_4_2_phi, float* %a_0_addr_2, align 4

ST_99: StgValue_876 (603)  [1/1] 0.00ns  loc: minver.c:124
branch82:1  br label %31


 <State 100>: 2.71ns
ST_100: StgValue_877 (607)  [1/1] 2.71ns  loc: minver.c:125
branch25:0  store float %w_4_3_phi, float* %a_1_addr_3, align 4

ST_100: StgValue_878 (608)  [1/1] 0.00ns  loc: minver.c:125
branch25:1  br label %_ifconv9

ST_100: StgValue_879 (610)  [1/1] 2.71ns  loc: minver.c:125
branch24:0  store float %w_4_3_phi, float* %a_0_addr_3, align 4

ST_100: StgValue_880 (611)  [1/1] 0.00ns  loc: minver.c:125
branch24:1  br label %_ifconv9


 <State 101>: 2.71ns
ST_101: a_0_load_27 (613)  [2/2] 2.71ns  loc: minver.c:123
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

ST_101: a_1_load_11 (614)  [2/2] 2.71ns  loc: minver.c:123
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4


 <State 102>: 4.08ns
ST_102: a_0_load_27 (613)  [1/2] 2.71ns  loc: minver.c:123
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

ST_102: a_1_load_11 (614)  [1/2] 2.71ns  loc: minver.c:123
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4

ST_102: w_4_4_phi (615)  [1/1] 1.37ns  loc: minver.c:123
_ifconv9:2  %w_4_4_phi = select i1 %icmp1, float %a_0_load_27, float %a_1_load_11

ST_102: StgValue_886 (616)  [1/1] 0.00ns  loc: minver.c:124
_ifconv9:3  br i1 %icmp1, label %branch78, label %branch79

ST_102: StgValue_887 (618)  [1/1] 2.71ns  loc: minver.c:124
branch79:0  store float %w_4_3_phi, float* %a_1_addr_2, align 4

ST_102: StgValue_888 (619)  [1/1] 0.00ns  loc: minver.c:124
branch79:1  br label %32

ST_102: StgValue_889 (621)  [1/1] 2.71ns  loc: minver.c:124
branch78:0  store float %w_4_3_phi, float* %a_0_addr_2, align 4

ST_102: StgValue_890 (622)  [1/1] 0.00ns  loc: minver.c:124
branch78:1  br label %32


 <State 103>: 2.71ns
ST_103: StgValue_891 (626)  [1/1] 2.71ns  loc: minver.c:125
branch23:0  store float %w_4_4_phi, float* %a_1_addr_3, align 4

ST_103: StgValue_892 (627)  [1/1] 0.00ns  loc: minver.c:125
branch23:1  br label %_ifconv10

ST_103: StgValue_893 (629)  [1/1] 2.71ns  loc: minver.c:125
branch22:0  store float %w_4_4_phi, float* %a_0_addr_3, align 4

ST_103: StgValue_894 (630)  [1/1] 0.00ns  loc: minver.c:125
branch22:1  br label %_ifconv10


 <State 104>: 2.71ns
ST_104: a_0_load_28 (632)  [2/2] 2.71ns  loc: minver.c:123
_ifconv10:0  %a_0_load_28 = load float* %a_0_addr_2, align 4

ST_104: a_1_load_18 (633)  [2/2] 2.71ns  loc: minver.c:123
_ifconv10:1  %a_1_load_18 = load float* %a_1_addr_2, align 4


 <State 105>: 4.08ns
ST_105: a_0_load_28 (632)  [1/2] 2.71ns  loc: minver.c:123
_ifconv10:0  %a_0_load_28 = load float* %a_0_addr_2, align 4

ST_105: a_1_load_18 (633)  [1/2] 2.71ns  loc: minver.c:123
_ifconv10:1  %a_1_load_18 = load float* %a_1_addr_2, align 4

ST_105: w_4_5_phi (634)  [1/1] 1.37ns  loc: minver.c:123
_ifconv10:2  %w_4_5_phi = select i1 %icmp1, float %a_0_load_28, float %a_1_load_18

ST_105: StgValue_900 (635)  [1/1] 0.00ns  loc: minver.c:124
_ifconv10:3  br i1 %icmp1, label %branch74, label %branch75

ST_105: StgValue_901 (637)  [1/1] 2.71ns  loc: minver.c:124
branch75:0  store float %w_4_4_phi, float* %a_1_addr_2, align 4

ST_105: StgValue_902 (638)  [1/1] 0.00ns  loc: minver.c:124
branch75:1  br label %33

ST_105: StgValue_903 (640)  [1/1] 2.71ns  loc: minver.c:124
branch74:0  store float %w_4_4_phi, float* %a_0_addr_2, align 4

ST_105: StgValue_904 (641)  [1/1] 0.00ns  loc: minver.c:124
branch74:1  br label %33


 <State 106>: 2.71ns
ST_106: StgValue_905 (645)  [1/1] 2.71ns  loc: minver.c:125
branch21:0  store float %w_4_5_phi, float* %a_1_addr_3, align 4

ST_106: StgValue_906 (646)  [1/1] 0.00ns  loc: minver.c:125
branch21:1  br label %_ifconv11

ST_106: StgValue_907 (648)  [1/1] 2.71ns  loc: minver.c:125
branch20:0  store float %w_4_5_phi, float* %a_0_addr_3, align 4

ST_106: StgValue_908 (649)  [1/1] 0.00ns  loc: minver.c:125
branch20:1  br label %_ifconv11


 <State 107>: 2.71ns
ST_107: a_0_load_29 (651)  [2/2] 2.71ns  loc: minver.c:123
_ifconv11:0  %a_0_load_29 = load float* %a_0_addr_2, align 4

ST_107: a_1_load_25 (652)  [2/2] 2.71ns  loc: minver.c:123
_ifconv11:1  %a_1_load_25 = load float* %a_1_addr_2, align 4


 <State 108>: 4.08ns
ST_108: a_0_load_29 (651)  [1/2] 2.71ns  loc: minver.c:123
_ifconv11:0  %a_0_load_29 = load float* %a_0_addr_2, align 4

ST_108: a_1_load_25 (652)  [1/2] 2.71ns  loc: minver.c:123
_ifconv11:1  %a_1_load_25 = load float* %a_1_addr_2, align 4

ST_108: w_4_6_phi (653)  [1/1] 1.37ns  loc: minver.c:123
_ifconv11:2  %w_4_6_phi = select i1 %icmp1, float %a_0_load_29, float %a_1_load_25

ST_108: StgValue_914 (654)  [1/1] 0.00ns  loc: minver.c:124
_ifconv11:3  br i1 %icmp1, label %branch70, label %branch71

ST_108: StgValue_915 (656)  [1/1] 2.71ns  loc: minver.c:124
branch71:0  store float %w_4_5_phi, float* %a_1_addr_2, align 4

ST_108: StgValue_916 (657)  [1/1] 0.00ns  loc: minver.c:124
branch71:1  br label %34

ST_108: StgValue_917 (659)  [1/1] 2.71ns  loc: minver.c:124
branch70:0  store float %w_4_5_phi, float* %a_0_addr_2, align 4

ST_108: StgValue_918 (660)  [1/1] 0.00ns  loc: minver.c:124
branch70:1  br label %34


 <State 109>: 2.71ns
ST_109: StgValue_919 (664)  [1/1] 2.71ns  loc: minver.c:125
branch19:0  store float %w_4_6_phi, float* %a_1_addr_3, align 4

ST_109: StgValue_920 (665)  [1/1] 0.00ns  loc: minver.c:125
branch19:1  br label %_ifconv12

ST_109: StgValue_921 (667)  [1/1] 2.71ns  loc: minver.c:125
branch18:0  store float %w_4_6_phi, float* %a_0_addr_3, align 4

ST_109: StgValue_922 (668)  [1/1] 0.00ns  loc: minver.c:125
branch18:1  br label %_ifconv12


 <State 110>: 2.71ns
ST_110: a_0_load_30 (670)  [2/2] 2.71ns  loc: minver.c:123
_ifconv12:0  %a_0_load_30 = load float* %a_0_addr_2, align 4

ST_110: a_1_load_30 (671)  [2/2] 2.71ns  loc: minver.c:123
_ifconv12:1  %a_1_load_30 = load float* %a_1_addr_2, align 4


 <State 111>: 4.08ns
ST_111: a_0_load_30 (670)  [1/2] 2.71ns  loc: minver.c:123
_ifconv12:0  %a_0_load_30 = load float* %a_0_addr_2, align 4

ST_111: a_1_load_30 (671)  [1/2] 2.71ns  loc: minver.c:123
_ifconv12:1  %a_1_load_30 = load float* %a_1_addr_2, align 4

ST_111: w_4_7_phi (672)  [1/1] 1.37ns  loc: minver.c:123
_ifconv12:2  %w_4_7_phi = select i1 %icmp1, float %a_0_load_30, float %a_1_load_30

ST_111: StgValue_928 (673)  [1/1] 0.00ns  loc: minver.c:124
_ifconv12:3  br i1 %icmp1, label %branch66, label %branch67

ST_111: StgValue_929 (675)  [1/1] 2.71ns  loc: minver.c:124
branch67:0  store float %w_4_6_phi, float* %a_1_addr_2, align 4

ST_111: StgValue_930 (676)  [1/1] 0.00ns  loc: minver.c:124
branch67:1  br label %35

ST_111: StgValue_931 (678)  [1/1] 2.71ns  loc: minver.c:124
branch66:0  store float %w_4_6_phi, float* %a_0_addr_2, align 4

ST_111: StgValue_932 (679)  [1/1] 0.00ns  loc: minver.c:124
branch66:1  br label %35


 <State 112>: 2.71ns
ST_112: StgValue_933 (683)  [1/1] 2.71ns  loc: minver.c:125
branch17:0  store float %w_4_7_phi, float* %a_1_addr_3, align 4

ST_112: StgValue_934 (684)  [1/1] 0.00ns  loc: minver.c:125
branch17:1  br label %_ifconv13

ST_112: StgValue_935 (686)  [1/1] 2.71ns  loc: minver.c:125
branch16:0  store float %w_4_7_phi, float* %a_0_addr_3, align 4

ST_112: StgValue_936 (687)  [1/1] 0.00ns  loc: minver.c:125
branch16:1  br label %_ifconv13


 <State 113>: 2.71ns
ST_113: a_0_load_31 (689)  [2/2] 2.71ns  loc: minver.c:123
_ifconv13:0  %a_0_load_31 = load float* %a_0_addr_2, align 4

ST_113: a_1_load_31 (690)  [2/2] 2.71ns  loc: minver.c:123
_ifconv13:1  %a_1_load_31 = load float* %a_1_addr_2, align 4


 <State 114>: 4.08ns
ST_114: a_0_load_31 (689)  [1/2] 2.71ns  loc: minver.c:123
_ifconv13:0  %a_0_load_31 = load float* %a_0_addr_2, align 4

ST_114: a_1_load_31 (690)  [1/2] 2.71ns  loc: minver.c:123
_ifconv13:1  %a_1_load_31 = load float* %a_1_addr_2, align 4

ST_114: w_4_8_phi (691)  [1/1] 1.37ns  loc: minver.c:123
_ifconv13:2  %w_4_8_phi = select i1 %icmp1, float %a_0_load_31, float %a_1_load_31

ST_114: StgValue_942 (692)  [1/1] 0.00ns  loc: minver.c:124
_ifconv13:3  br i1 %icmp1, label %branch62, label %branch63

ST_114: StgValue_943 (694)  [1/1] 2.71ns  loc: minver.c:124
branch63:0  store float %w_4_7_phi, float* %a_1_addr_2, align 4

ST_114: StgValue_944 (695)  [1/1] 0.00ns  loc: minver.c:124
branch63:1  br label %36

ST_114: StgValue_945 (697)  [1/1] 2.71ns  loc: minver.c:124
branch62:0  store float %w_4_7_phi, float* %a_0_addr_2, align 4

ST_114: StgValue_946 (698)  [1/1] 0.00ns  loc: minver.c:124
branch62:1  br label %36


 <State 115>: 2.71ns
ST_115: StgValue_947 (702)  [1/1] 2.71ns  loc: minver.c:125
branch15:0  store float %w_4_8_phi, float* %a_1_addr_3, align 4

ST_115: StgValue_948 (703)  [1/1] 0.00ns  loc: minver.c:125
branch15:1  br label %_ifconv14

ST_115: StgValue_949 (705)  [1/1] 2.71ns  loc: minver.c:125
branch14:0  store float %w_4_8_phi, float* %a_0_addr_3, align 4

ST_115: StgValue_950 (706)  [1/1] 0.00ns  loc: minver.c:125
branch14:1  br label %_ifconv14


 <State 116>: 2.71ns
ST_116: a_0_load_32 (708)  [2/2] 2.71ns  loc: minver.c:123
_ifconv14:0  %a_0_load_32 = load float* %a_0_addr_2, align 4

ST_116: a_1_load_32 (709)  [2/2] 2.71ns  loc: minver.c:123
_ifconv14:1  %a_1_load_32 = load float* %a_1_addr_2, align 4


 <State 117>: 4.08ns
ST_117: a_0_load_32 (708)  [1/2] 2.71ns  loc: minver.c:123
_ifconv14:0  %a_0_load_32 = load float* %a_0_addr_2, align 4

ST_117: a_1_load_32 (709)  [1/2] 2.71ns  loc: minver.c:123
_ifconv14:1  %a_1_load_32 = load float* %a_1_addr_2, align 4

ST_117: w_4_9_phi (710)  [1/1] 1.37ns  loc: minver.c:123
_ifconv14:2  %w_4_9_phi = select i1 %icmp1, float %a_0_load_32, float %a_1_load_32

ST_117: StgValue_956 (711)  [1/1] 0.00ns  loc: minver.c:124
_ifconv14:3  br i1 %icmp1, label %branch58, label %branch59

ST_117: StgValue_957 (713)  [1/1] 2.71ns  loc: minver.c:124
branch59:0  store float %w_4_8_phi, float* %a_1_addr_2, align 4

ST_117: StgValue_958 (714)  [1/1] 0.00ns  loc: minver.c:124
branch59:1  br label %37

ST_117: StgValue_959 (716)  [1/1] 2.71ns  loc: minver.c:124
branch58:0  store float %w_4_8_phi, float* %a_0_addr_2, align 4

ST_117: StgValue_960 (717)  [1/1] 0.00ns  loc: minver.c:124
branch58:1  br label %37


 <State 118>: 2.71ns
ST_118: StgValue_961 (721)  [1/1] 2.71ns  loc: minver.c:125
branch13:0  store float %w_4_9_phi, float* %a_1_addr_3, align 4

ST_118: StgValue_962 (722)  [1/1] 0.00ns  loc: minver.c:125
branch13:1  br label %_ifconv15

ST_118: StgValue_963 (724)  [1/1] 2.71ns  loc: minver.c:125
branch12:0  store float %w_4_9_phi, float* %a_0_addr_3, align 4

ST_118: StgValue_964 (725)  [1/1] 0.00ns  loc: minver.c:125
branch12:1  br label %_ifconv15


 <State 119>: 2.71ns
ST_119: a_0_load_33 (727)  [2/2] 2.71ns  loc: minver.c:123
_ifconv15:0  %a_0_load_33 = load float* %a_0_addr_2, align 4

ST_119: a_1_load_33 (728)  [2/2] 2.71ns  loc: minver.c:123
_ifconv15:1  %a_1_load_33 = load float* %a_1_addr_2, align 4


 <State 120>: 4.08ns
ST_120: a_0_load_33 (727)  [1/2] 2.71ns  loc: minver.c:123
_ifconv15:0  %a_0_load_33 = load float* %a_0_addr_2, align 4

ST_120: a_1_load_33 (728)  [1/2] 2.71ns  loc: minver.c:123
_ifconv15:1  %a_1_load_33 = load float* %a_1_addr_2, align 4

ST_120: w_4_10_phi (729)  [1/1] 1.37ns  loc: minver.c:123
_ifconv15:2  %w_4_10_phi = select i1 %icmp1, float %a_0_load_33, float %a_1_load_33

ST_120: StgValue_970 (730)  [1/1] 0.00ns  loc: minver.c:124
_ifconv15:3  br i1 %icmp1, label %branch54, label %branch55

ST_120: StgValue_971 (732)  [1/1] 2.71ns  loc: minver.c:124
branch55:0  store float %w_4_9_phi, float* %a_1_addr_2, align 4

ST_120: StgValue_972 (733)  [1/1] 0.00ns  loc: minver.c:124
branch55:1  br label %38

ST_120: StgValue_973 (735)  [1/1] 2.71ns  loc: minver.c:124
branch54:0  store float %w_4_9_phi, float* %a_0_addr_2, align 4

ST_120: StgValue_974 (736)  [1/1] 0.00ns  loc: minver.c:124
branch54:1  br label %38


 <State 121>: 2.71ns
ST_121: StgValue_975 (740)  [1/1] 2.71ns  loc: minver.c:125
branch11:0  store float %w_4_10_phi, float* %a_1_addr_3, align 4

ST_121: StgValue_976 (741)  [1/1] 0.00ns  loc: minver.c:125
branch11:1  br label %_ifconv16

ST_121: StgValue_977 (743)  [1/1] 2.71ns  loc: minver.c:125
branch10:0  store float %w_4_10_phi, float* %a_0_addr_3, align 4

ST_121: StgValue_978 (744)  [1/1] 0.00ns  loc: minver.c:125
branch10:1  br label %_ifconv16


 <State 122>: 2.71ns
ST_122: a_0_load_34 (746)  [2/2] 2.71ns  loc: minver.c:123
_ifconv16:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

ST_122: a_1_load_34 (747)  [2/2] 2.71ns  loc: minver.c:123
_ifconv16:1  %a_1_load_34 = load float* %a_1_addr_2, align 4


 <State 123>: 4.08ns
ST_123: a_0_load_34 (746)  [1/2] 2.71ns  loc: minver.c:123
_ifconv16:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

ST_123: a_1_load_34 (747)  [1/2] 2.71ns  loc: minver.c:123
_ifconv16:1  %a_1_load_34 = load float* %a_1_addr_2, align 4

ST_123: w_4_11_phi (748)  [1/1] 1.37ns  loc: minver.c:123
_ifconv16:2  %w_4_11_phi = select i1 %icmp1, float %a_0_load_34, float %a_1_load_34

ST_123: StgValue_984 (749)  [1/1] 0.00ns  loc: minver.c:124
_ifconv16:3  br i1 %icmp1, label %branch50, label %branch51

ST_123: StgValue_985 (751)  [1/1] 2.71ns  loc: minver.c:124
branch51:0  store float %w_4_10_phi, float* %a_1_addr_2, align 4

ST_123: StgValue_986 (752)  [1/1] 0.00ns  loc: minver.c:124
branch51:1  br label %39

ST_123: StgValue_987 (754)  [1/1] 2.71ns  loc: minver.c:124
branch50:0  store float %w_4_10_phi, float* %a_0_addr_2, align 4

ST_123: StgValue_988 (755)  [1/1] 0.00ns  loc: minver.c:124
branch50:1  br label %39


 <State 124>: 2.71ns
ST_124: StgValue_989 (759)  [1/1] 2.71ns  loc: minver.c:125
branch9:0  store float %w_4_11_phi, float* %a_1_addr_3, align 4

ST_124: StgValue_990 (760)  [1/1] 0.00ns  loc: minver.c:125
branch9:1  br label %_ifconv17

ST_124: StgValue_991 (762)  [1/1] 2.71ns  loc: minver.c:125
branch8:0  store float %w_4_11_phi, float* %a_0_addr_3, align 4

ST_124: StgValue_992 (763)  [1/1] 0.00ns  loc: minver.c:125
branch8:1  br label %_ifconv17


 <State 125>: 2.71ns
ST_125: a_0_load_35 (765)  [2/2] 2.71ns  loc: minver.c:123
_ifconv17:0  %a_0_load_35 = load float* %a_0_addr_2, align 4

ST_125: a_1_load_35 (766)  [2/2] 2.71ns  loc: minver.c:123
_ifconv17:1  %a_1_load_35 = load float* %a_1_addr_2, align 4


 <State 126>: 4.08ns
ST_126: a_0_load_35 (765)  [1/2] 2.71ns  loc: minver.c:123
_ifconv17:0  %a_0_load_35 = load float* %a_0_addr_2, align 4

ST_126: a_1_load_35 (766)  [1/2] 2.71ns  loc: minver.c:123
_ifconv17:1  %a_1_load_35 = load float* %a_1_addr_2, align 4

ST_126: w_4_12_phi (767)  [1/1] 1.37ns  loc: minver.c:123
_ifconv17:2  %w_4_12_phi = select i1 %icmp1, float %a_0_load_35, float %a_1_load_35

ST_126: StgValue_998 (768)  [1/1] 0.00ns  loc: minver.c:124
_ifconv17:3  br i1 %icmp1, label %branch46, label %branch47

ST_126: StgValue_999 (770)  [1/1] 2.71ns  loc: minver.c:124
branch47:0  store float %w_4_11_phi, float* %a_1_addr_2, align 4

ST_126: StgValue_1000 (771)  [1/1] 0.00ns  loc: minver.c:124
branch47:1  br label %40

ST_126: StgValue_1001 (773)  [1/1] 2.71ns  loc: minver.c:124
branch46:0  store float %w_4_11_phi, float* %a_0_addr_2, align 4

ST_126: StgValue_1002 (774)  [1/1] 0.00ns  loc: minver.c:124
branch46:1  br label %40


 <State 127>: 2.71ns
ST_127: StgValue_1003 (778)  [1/1] 2.71ns  loc: minver.c:125
branch7:0  store float %w_4_12_phi, float* %a_1_addr_3, align 4

ST_127: StgValue_1004 (779)  [1/1] 0.00ns  loc: minver.c:125
branch7:1  br label %_ifconv18

ST_127: StgValue_1005 (781)  [1/1] 2.71ns  loc: minver.c:125
branch6:0  store float %w_4_12_phi, float* %a_0_addr_3, align 4

ST_127: StgValue_1006 (782)  [1/1] 0.00ns  loc: minver.c:125
branch6:1  br label %_ifconv18


 <State 128>: 2.71ns
ST_128: a_0_load_36 (784)  [2/2] 2.71ns  loc: minver.c:123
_ifconv18:0  %a_0_load_36 = load float* %a_0_addr_2, align 4

ST_128: a_1_load_36 (785)  [2/2] 2.71ns  loc: minver.c:123
_ifconv18:1  %a_1_load_36 = load float* %a_1_addr_2, align 4


 <State 129>: 4.08ns
ST_129: a_0_load_36 (784)  [1/2] 2.71ns  loc: minver.c:123
_ifconv18:0  %a_0_load_36 = load float* %a_0_addr_2, align 4

ST_129: a_1_load_36 (785)  [1/2] 2.71ns  loc: minver.c:123
_ifconv18:1  %a_1_load_36 = load float* %a_1_addr_2, align 4

ST_129: w_4_13_phi (786)  [1/1] 1.37ns  loc: minver.c:123
_ifconv18:2  %w_4_13_phi = select i1 %icmp1, float %a_0_load_36, float %a_1_load_36

ST_129: StgValue_1012 (787)  [1/1] 0.00ns  loc: minver.c:124
_ifconv18:3  br i1 %icmp1, label %branch42, label %branch43

ST_129: StgValue_1013 (789)  [1/1] 2.71ns  loc: minver.c:124
branch43:0  store float %w_4_12_phi, float* %a_1_addr_2, align 4

ST_129: StgValue_1014 (790)  [1/1] 0.00ns  loc: minver.c:124
branch43:1  br label %41

ST_129: StgValue_1015 (792)  [1/1] 2.71ns  loc: minver.c:124
branch42:0  store float %w_4_12_phi, float* %a_0_addr_2, align 4

ST_129: StgValue_1016 (793)  [1/1] 0.00ns  loc: minver.c:124
branch42:1  br label %41


 <State 130>: 2.71ns
ST_130: StgValue_1017 (797)  [1/1] 2.71ns  loc: minver.c:125
branch5:0  store float %w_4_13_phi, float* %a_1_addr_3, align 4

ST_130: StgValue_1018 (798)  [1/1] 0.00ns  loc: minver.c:125
branch5:1  br label %_ifconv19

ST_130: StgValue_1019 (800)  [1/1] 2.71ns  loc: minver.c:125
branch4:0  store float %w_4_13_phi, float* %a_0_addr_3, align 4

ST_130: StgValue_1020 (801)  [1/1] 0.00ns  loc: minver.c:125
branch4:1  br label %_ifconv19


 <State 131>: 2.71ns
ST_131: a_0_load_37 (803)  [2/2] 2.71ns  loc: minver.c:123
_ifconv19:0  %a_0_load_37 = load float* %a_0_addr_2, align 4

ST_131: a_1_load_37 (804)  [2/2] 2.71ns  loc: minver.c:123
_ifconv19:1  %a_1_load_37 = load float* %a_1_addr_2, align 4


 <State 132>: 4.08ns
ST_132: a_0_load_37 (803)  [1/2] 2.71ns  loc: minver.c:123
_ifconv19:0  %a_0_load_37 = load float* %a_0_addr_2, align 4

ST_132: a_1_load_37 (804)  [1/2] 2.71ns  loc: minver.c:123
_ifconv19:1  %a_1_load_37 = load float* %a_1_addr_2, align 4

ST_132: w_4_14_phi (805)  [1/1] 1.37ns  loc: minver.c:123
_ifconv19:2  %w_4_14_phi = select i1 %icmp1, float %a_0_load_37, float %a_1_load_37

ST_132: StgValue_1026 (806)  [1/1] 0.00ns  loc: minver.c:124
_ifconv19:3  br i1 %icmp1, label %branch38, label %branch39

ST_132: StgValue_1027 (808)  [1/1] 2.71ns  loc: minver.c:124
branch39:0  store float %w_4_13_phi, float* %a_1_addr_2, align 4

ST_132: StgValue_1028 (809)  [1/1] 0.00ns  loc: minver.c:124
branch39:1  br label %42

ST_132: StgValue_1029 (811)  [1/1] 2.71ns  loc: minver.c:124
branch38:0  store float %w_4_13_phi, float* %a_0_addr_2, align 4

ST_132: StgValue_1030 (812)  [1/1] 0.00ns  loc: minver.c:124
branch38:1  br label %42


 <State 133>: 2.71ns
ST_133: StgValue_1031 (816)  [1/1] 2.71ns  loc: minver.c:125
branch3:0  store float %w_4_14_phi, float* %a_1_addr_3, align 4

ST_133: StgValue_1032 (817)  [1/1] 0.00ns  loc: minver.c:125
branch3:1  br label %_ifconv20

ST_133: StgValue_1033 (819)  [1/1] 2.71ns  loc: minver.c:125
branch2:0  store float %w_4_14_phi, float* %a_0_addr_3, align 4

ST_133: StgValue_1034 (820)  [1/1] 0.00ns  loc: minver.c:125
branch2:1  br label %_ifconv20


 <State 134>: 2.71ns
ST_134: a_0_load_38 (822)  [2/2] 2.71ns  loc: minver.c:123
_ifconv20:0  %a_0_load_38 = load float* %a_0_addr_2, align 4

ST_134: a_1_load_38 (823)  [2/2] 2.71ns  loc: minver.c:123
_ifconv20:1  %a_1_load_38 = load float* %a_1_addr_2, align 4


 <State 135>: 4.08ns
ST_135: a_0_load_38 (822)  [1/2] 2.71ns  loc: minver.c:123
_ifconv20:0  %a_0_load_38 = load float* %a_0_addr_2, align 4

ST_135: a_1_load_38 (823)  [1/2] 2.71ns  loc: minver.c:123
_ifconv20:1  %a_1_load_38 = load float* %a_1_addr_2, align 4

ST_135: w_4_15_phi (824)  [1/1] 1.37ns  loc: minver.c:123
_ifconv20:2  %w_4_15_phi = select i1 %icmp1, float %a_0_load_38, float %a_1_load_38

ST_135: StgValue_1040 (825)  [1/1] 0.00ns  loc: minver.c:124
_ifconv20:3  br i1 %icmp1, label %branch34, label %branch35

ST_135: StgValue_1041 (827)  [1/1] 2.71ns  loc: minver.c:124
branch35:0  store float %w_4_14_phi, float* %a_1_addr_2, align 4

ST_135: StgValue_1042 (828)  [1/1] 0.00ns  loc: minver.c:124
branch35:1  br label %43

ST_135: StgValue_1043 (830)  [1/1] 2.71ns  loc: minver.c:124
branch34:0  store float %w_4_14_phi, float* %a_0_addr_2, align 4

ST_135: StgValue_1044 (831)  [1/1] 0.00ns  loc: minver.c:124
branch34:1  br label %43


 <State 136>: 2.71ns
ST_136: StgValue_1045 (835)  [1/1] 2.71ns  loc: minver.c:125
branch1:0  store float %w_4_15_phi, float* %a_1_addr_3, align 4

ST_136: StgValue_1046 (836)  [1/1] 0.00ns  loc: minver.c:125
branch1:1  br label %44

ST_136: StgValue_1047 (838)  [1/1] 2.71ns  loc: minver.c:125
branch0:0  store float %w_4_15_phi, float* %a_0_addr_3, align 4

ST_136: StgValue_1048 (839)  [1/1] 0.00ns  loc: minver.c:125
branch0:1  br label %44


 <State 137>: 0.00ns
ST_137: StgValue_1049 (844)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8


 <State 138>: 0.00ns

 <State 139>: 0.00ns


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (1.57 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (0 ns)
	'store' operation (minver.c:52) of variable 'i' on array 'work', minver.c:41 [23]  (2.71 ns)

 <State 3>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('r') [27]  (0 ns)
	'store' operation of constant 0 on local variable 'r' [28]  (1.57 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', minver.c:56) [31]  (0 ns)
	'add' operation ('k', minver.c:56) [33]  (1.67 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i_5_cast', minver.c:59) ('i', minver.c:59) [81]  (0 ns)
	'icmp' operation ('exitcond6', minver.c:59) [82]  (2.93 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_1', minver.c:61) on array 'a_0' [93]  (2.71 ns)
	'select' operation ('n', minver.c:61) [95]  (1.37 ns)

 <State 7>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', minver_lib.c:11->minver.c:61) [102]  (6.37 ns)
	'and' operation ('tmp_38', minver_lib.c:11->minver.c:61) [103]  (0 ns)
	'select' operation ('w', minver.c:63) [106]  (1.37 ns)

 <State 8>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', minver.c:62) [120]  (6.37 ns)
	'and' operation ('tmp_47', minver.c:62) [121]  (1.37 ns)

 <State 9>: 2.94ns
The critical path consists of the following:
	'load' operation ('r_load_2', minver.c:62) on local variable 'r' [85]  (0 ns)
	'select' operation ('r', minver.c:62) [123]  (1.37 ns)
	'store' operation (minver.c:62) of variable 'r', minver.c:62 on local variable 'r' [126]  (1.57 ns)

 <State 10>: 2.71ns
The critical path consists of the following:
	'load' operation ('r_load_1') on local variable 'r' [129]  (0 ns)
	'getelementptr' operation ('a_0_addr', minver.c:68) [133]  (0 ns)
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [135]  (2.71 ns)

 <State 11>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [135]  (2.71 ns)
	'select' operation ('pivot', minver.c:105) [137]  (1.37 ns)

 <State 12>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', minver_lib.c:11->minver.c:69) [144]  (6.37 ns)
	'and' operation ('tmp_28', minver_lib.c:11->minver.c:69) [145]  (0 ns)
	'select' operation ('api', minver.c:69) [148]  (1.37 ns)

 <State 13>: 5.12ns
The critical path consists of the following:
	'fpext' operation ('tmp_5', minver.c:70) [149]  (5.12 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'dcmp' operation ('tmp_32', minver.c:70) [156]  (6.9 ns)
	'and' operation ('tmp_33', minver.c:70) [157]  (1.37 ns)

 <State 15>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load_3', minver.c:78) on array 'work', minver.c:41 [166]  (2.71 ns)
	'store' operation (minver.c:78) of variable 'work_load_3', minver.c:78 on array 'work', minver.c:41 [167]  (2.71 ns)

 <State 16>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:79) of variable 'work_load_2', minver.c:77 on array 'work', minver.c:41 [168]  (2.71 ns)

 <State 17>: 2.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minver.c:80) [171]  (0 ns)
	'getelementptr' operation ('a_1_addr_4', minver.c:82) [187]  (0 ns)
	'load' operation ('a_1_load_4', minver.c:82) on array 'a_1' [192]  (2.71 ns)

 <State 18>: 2.71ns
The critical path consists of the following:
	'load' operation ('r_load') on local variable 'r' [176]  (0 ns)
	'getelementptr' operation ('a_1_addr_6', minver.c:83) [188]  (0 ns)
	'load' operation ('a_1_load_6', minver.c:83) on array 'a_1' [195]  (2.71 ns)

 <State 19>: 6.79ns
The critical path consists of the following:
	'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' [194]  (2.71 ns)
	'select' operation ('a_load_2_phi', minver.c:83) [196]  (1.37 ns)
	'store' operation (minver.c:83) of variable 'a_load_2_phi', minver.c:83 on array 'a_1' [199]  (2.71 ns)

 <State 20>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:84) of variable 'w', minver.c:82 on array 'a_1' [200]  (2.71 ns)

 <State 21>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:88) [214]  (1.57 ns)

 <State 22>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:88) [214]  (0 ns)
	'getelementptr' operation ('a_0_addr_5', minver.c:90) [225]  (0 ns)
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [229]  (2.71 ns)

 <State 23>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [229]  (2.71 ns)
	'select' operation ('a_load_5_phi', minver.c:90) [231]  (1.37 ns)

 <State 24>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 25>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 26>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 27>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 28>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 29>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 30>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 31>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 32>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 34>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 35>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 36>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 38>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 39>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [232]  (6.3 ns)

 <State 40>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:90) of variable 'tmp_13', minver.c:90 on array 'a_1' [235]  (2.71 ns)

 <State 41>: 2.37ns
The critical path consists of the following:
	'icmp' operation ('tmp_24', minver.c:99) [244]  (2.37 ns)

 <State 42>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:93) [262]  (0 ns)
	'getelementptr' operation ('a_0_addr_8', minver.c:96) [277]  (0 ns)
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [309]  (2.71 ns)

 <State 43>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [309]  (2.71 ns)
	'select' operation ('w', minver.c:96) [311]  (1.37 ns)

 <State 44>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', minver.c:97) [318]  (6.37 ns)
	'and' operation ('tmp_52', minver.c:97) [319]  (1.37 ns)

 <State 45>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_9', minver.c:99) on array 'a_0' [324]  (2.71 ns)
	'fmul' operation ('tmp_25', minver.c:99) [325]  (5.78 ns)

 <State 46>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_11', minver.c:99) on array 'a_0' [333]  (2.71 ns)
	'fmul' operation ('tmp_22_1', minver.c:99) [334]  (5.78 ns)

 <State 47>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_14', minver.c:99) on array 'a_0' [342]  (2.71 ns)
	'fmul' operation ('tmp_22_2', minver.c:99) [343]  (5.78 ns)

 <State 48>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_16', minver.c:99) on array 'a_0' [351]  (2.71 ns)
	'fmul' operation ('tmp_22_3', minver.c:99) [352]  (5.78 ns)

 <State 49>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_18', minver.c:99) on array 'a_0' [360]  (2.71 ns)
	'fmul' operation ('tmp_22_4', minver.c:99) [361]  (5.78 ns)

 <State 50>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_21', minver.c:99) on array 'a_0' [369]  (2.71 ns)
	'fmul' operation ('tmp_22_5', minver.c:99) [370]  (5.78 ns)

 <State 51>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_23', minver.c:99) on array 'a_0' [378]  (2.71 ns)
	'fmul' operation ('tmp_22_6', minver.c:99) [379]  (5.78 ns)

 <State 52>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_25', minver.c:99) on array 'a_0' [387]  (2.71 ns)
	'fmul' operation ('tmp_22_7', minver.c:99) [388]  (5.78 ns)

 <State 53>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_19', minver.c:101) [468]  (6.3 ns)

 <State 54>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [327]  (8.26 ns)

 <State 55>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [327]  (8.26 ns)

 <State 56>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [327]  (8.26 ns)

 <State 57>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [327]  (8.26 ns)

 <State 58>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [327]  (8.26 ns)

 <State 59>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_1', minver.c:99) [336]  (8.26 ns)

 <State 60>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_2', minver.c:99) [345]  (8.26 ns)

 <State 61>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_3', minver.c:99) [354]  (8.26 ns)

 <State 62>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_4', minver.c:99) [363]  (8.26 ns)

 <State 63>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_5', minver.c:99) [372]  (8.26 ns)

 <State 64>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_6', minver.c:99) [381]  (8.26 ns)

 <State 65>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_7', minver.c:99) [390]  (8.26 ns)

 <State 66>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_6', minver.c:99 on array 'a_0' [382]  (2.71 ns)

 <State 67>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_7', minver.c:99 on array 'a_0' [391]  (2.71 ns)

 <State 68>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:101) of variable 'tmp_19', minver.c:101 on array 'a_1' [471]  (2.71 ns)

 <State 69>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 70>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 71>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 72>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 73>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 74>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 75>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 76>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 77>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 78>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 79>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 80>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 81>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 82>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 83>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 84>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [484]  (6.3 ns)

 <State 85>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:105) of variable 'tmp_14', minver.c:105 on array 'a_1' [487]  (2.71 ns)

 <State 86>: 2.37ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:129) [499]  (0 ns)
	'icmp' operation ('exitcond1', minver.c:109) [500]  (2.37 ns)

 <State 87>: 2.71ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [512]  (2.71 ns)

 <State 88>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [512]  (2.71 ns)
	'getelementptr' operation ('work_addr_2', minver.c:118) [523]  (0 ns)
	'load' operation ('work_load_1', minver.c:118) on array 'work', minver.c:41 [524]  (2.71 ns)

 <State 89>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_2', minver.c:123) on array 'a_0' [532]  (2.71 ns)
	'select' operation ('w_4_0_phi', minver.c:123) [534]  (1.37 ns)

 <State 90>: 6.79ns
The critical path consists of the following:
	'load' operation ('a_0_load_3', minver.c:124) on array 'a_0' [537]  (2.71 ns)
	'select' operation ('a_load_4_0_phi', minver.c:124) [539]  (1.37 ns)
	'store' operation (minver.c:124) of variable 'a_load_4_0_phi', minver.c:124 on array 'a_1' [542]  (2.71 ns)

 <State 91>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_0_phi', minver.c:123 on array 'a_1' [550]  (2.71 ns)

 <State 92>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [556]  (2.71 ns)

 <State 93>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [556]  (2.71 ns)
	'select' operation ('w_4_1_phi', minver.c:123) [558]  (1.37 ns)

 <State 94>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_1_phi', minver.c:123 on array 'a_1' [569]  (2.71 ns)

 <State 95>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [575]  (2.71 ns)

 <State 96>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [575]  (2.71 ns)
	'select' operation ('w_4_2_phi', minver.c:123) [577]  (1.37 ns)

 <State 97>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_2_phi', minver.c:123 on array 'a_1' [588]  (2.71 ns)

 <State 98>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_20', minver.c:123) on array 'a_0' [594]  (2.71 ns)

 <State 99>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_20', minver.c:123) on array 'a_0' [594]  (2.71 ns)
	'select' operation ('w_4_3_phi', minver.c:123) [596]  (1.37 ns)

 <State 100>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_3_phi', minver.c:123 on array 'a_1' [607]  (2.71 ns)

 <State 101>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_27', minver.c:123) on array 'a_0' [613]  (2.71 ns)

 <State 102>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_27', minver.c:123) on array 'a_0' [613]  (2.71 ns)
	'select' operation ('w_4_4_phi', minver.c:123) [615]  (1.37 ns)

 <State 103>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_4_phi', minver.c:123 on array 'a_1' [626]  (2.71 ns)

 <State 104>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_28', minver.c:123) on array 'a_0' [632]  (2.71 ns)

 <State 105>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_28', minver.c:123) on array 'a_0' [632]  (2.71 ns)
	'select' operation ('w_4_5_phi', minver.c:123) [634]  (1.37 ns)

 <State 106>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_5_phi', minver.c:123 on array 'a_1' [645]  (2.71 ns)

 <State 107>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_29', minver.c:123) on array 'a_0' [651]  (2.71 ns)

 <State 108>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_29', minver.c:123) on array 'a_0' [651]  (2.71 ns)
	'select' operation ('w_4_6_phi', minver.c:123) [653]  (1.37 ns)

 <State 109>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_6_phi', minver.c:123 on array 'a_1' [664]  (2.71 ns)

 <State 110>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_30', minver.c:123) on array 'a_0' [670]  (2.71 ns)

 <State 111>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_30', minver.c:123) on array 'a_0' [670]  (2.71 ns)
	'select' operation ('w_4_7_phi', minver.c:123) [672]  (1.37 ns)

 <State 112>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_7_phi', minver.c:123 on array 'a_1' [683]  (2.71 ns)

 <State 113>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_31', minver.c:123) on array 'a_0' [689]  (2.71 ns)

 <State 114>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_31', minver.c:123) on array 'a_0' [689]  (2.71 ns)
	'select' operation ('w_4_8_phi', minver.c:123) [691]  (1.37 ns)

 <State 115>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_8_phi', minver.c:123 on array 'a_1' [702]  (2.71 ns)

 <State 116>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_32', minver.c:123) on array 'a_0' [708]  (2.71 ns)

 <State 117>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_32', minver.c:123) on array 'a_0' [708]  (2.71 ns)
	'select' operation ('w_4_9_phi', minver.c:123) [710]  (1.37 ns)

 <State 118>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_9_phi', minver.c:123 on array 'a_1' [721]  (2.71 ns)

 <State 119>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_33', minver.c:123) on array 'a_0' [727]  (2.71 ns)

 <State 120>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_33', minver.c:123) on array 'a_0' [727]  (2.71 ns)
	'select' operation ('w_4_10_phi', minver.c:123) [729]  (1.37 ns)

 <State 121>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_10_phi', minver.c:123 on array 'a_1' [740]  (2.71 ns)

 <State 122>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_34', minver.c:123) on array 'a_0' [746]  (2.71 ns)

 <State 123>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_34', minver.c:123) on array 'a_0' [746]  (2.71 ns)
	'select' operation ('w_4_11_phi', minver.c:123) [748]  (1.37 ns)

 <State 124>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_11_phi', minver.c:123 on array 'a_1' [759]  (2.71 ns)

 <State 125>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_35', minver.c:123) on array 'a_0' [765]  (2.71 ns)

 <State 126>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_35', minver.c:123) on array 'a_0' [765]  (2.71 ns)
	'select' operation ('w_4_12_phi', minver.c:123) [767]  (1.37 ns)

 <State 127>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_12_phi', minver.c:123 on array 'a_1' [778]  (2.71 ns)

 <State 128>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_36', minver.c:123) on array 'a_0' [784]  (2.71 ns)

 <State 129>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_36', minver.c:123) on array 'a_0' [784]  (2.71 ns)
	'select' operation ('w_4_13_phi', minver.c:123) [786]  (1.37 ns)

 <State 130>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_13_phi', minver.c:123 on array 'a_1' [797]  (2.71 ns)

 <State 131>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_37', minver.c:123) on array 'a_0' [803]  (2.71 ns)

 <State 132>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_37', minver.c:123) on array 'a_0' [803]  (2.71 ns)
	'select' operation ('w_4_14_phi', minver.c:123) [805]  (1.37 ns)

 <State 133>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_14_phi', minver.c:123 on array 'a_1' [816]  (2.71 ns)

 <State 134>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_38', minver.c:123) on array 'a_0' [822]  (2.71 ns)

 <State 135>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_38', minver.c:123) on array 'a_0' [822]  (2.71 ns)
	'select' operation ('w_4_15_phi', minver.c:123) [824]  (1.37 ns)

 <State 136>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_15_phi', minver.c:123 on array 'a_1' [835]  (2.71 ns)

 <State 137>: 0ns
The critical path consists of the following:

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
