m255
K4
z2
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/simulation/questa
vpll_ip
2C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v
Z1 !s110 1731505008
!i10b 1
!s100 Mc<oi:]e62;3mLc4ca9G^3
IIf;ijN[miUXVT0lA8K_FF3
R0
w1731501516
8C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v
FC:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v
!i122 3
L0 40 139
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2023.3;77
r1
!s85 0
31
Z4 !s108 1731505008.000000
!s107 C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir|C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vpll_ip_altpll
2C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v
R1
!i10b 1
!s100 nL]^@_M8WZBLkKEe@limA0
I27jd4e:ZS1:;kSk?MCHKR1
R0
w1731502542
8C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v
FC:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v
!i122 4
L0 30 80
R2
R3
r1
!s85 0
31
R4
!s107 C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db|C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R6
vvga_char
2C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v
R1
!i10b 1
!s100 jCbRi1XIPkh@NHU]=08150
ISg9VTC34YN`Y]m<n1:>Uc1
R0
w1731502535
8C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v
FC:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v
!i122 2
L0 1 69
R2
R3
r1
!s85 0
31
R4
!s107 C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL|C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v|
!i113 0
R5
Z7 !s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R6
vvga_ctrl
2C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v
R1
!i10b 1
!s100 E=U:[4j^76S0Oa_zG6nCi3
IS[T`^ghf@Ai:8CjmALO[k1
R0
w1731498812
8C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v
FC:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v
!i122 1
L0 1 95
R2
R3
r1
!s85 0
31
R4
!s107 C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL|C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v|
!i113 0
R5
R7
R6
vvga_pic
2C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v
!s110 1731505007
!i10b 1
!s100 J?G72K]M9[mf7:J>Z3?G>2
ISWC5dbhSMJ`aGF^Vl[fCW0
R0
w1731504243
8C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v
FC:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v
!i122 0
L0 1 97
R2
R3
r1
!s85 0
31
!s108 1731505007.000000
!s107 C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL|C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v|
!i113 0
R5
R7
R6
