# 32-bit-MIPS-processor-VHDL-implementation
Single cycle architecture MIPS processor implementation in VHDL(WIP). 

# processor components:
![Components](/proc.jpg)

# Supported instructions:
    add, sub, and, or, nor, stl, addi, andi, ori , lw, sw, j, jr, jal
