// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pool1_pool1_Pipeline_L4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        empty,
        mux_case_54386,
        mux_case_52379,
        mux_case_50372,
        mux_case_48365,
        mux_case_46358,
        mux_case_44351,
        mux_case_42344,
        mux_case_40337,
        mux_case_38330,
        mux_case_36323,
        mux_case_34316,
        mux_case_32309,
        mux_case_30302,
        mux_case_28295,
        mux_case_26288,
        mux_case_24281,
        mux_case_22274,
        mux_case_20267,
        mux_case_18260,
        mux_case_16253,
        mux_case_14246,
        mux_case_12239,
        mux_case_10232,
        mux_case_8225,
        mux_case_6218,
        mux_case_4211,
        mux_case_2204,
        mux_case_53197,
        mux_case_51190,
        mux_case_49183,
        mux_case_47176,
        mux_case_45169,
        mux_case_43162,
        mux_case_41155,
        mux_case_39148,
        mux_case_37141,
        mux_case_35134,
        mux_case_33127,
        mux_case_31120,
        mux_case_29113,
        mux_case_27106,
        mux_case_2599,
        mux_case_2392,
        mux_case_2185,
        mux_case_1978,
        mux_case_1771,
        mux_case_1564,
        mux_case_1357,
        mux_case_1150,
        mux_case_943,
        mux_case_736,
        mux_case_529,
        mux_case_322,
        mux_case_115,
        sext_ln57,
        p_out,
        p_out_ap_vld,
        mux_case_54385_out,
        mux_case_54385_out_ap_vld,
        mux_case_52378_out,
        mux_case_52378_out_ap_vld,
        mux_case_50371_out,
        mux_case_50371_out_ap_vld,
        mux_case_48364_out,
        mux_case_48364_out_ap_vld,
        mux_case_46357_out,
        mux_case_46357_out_ap_vld,
        mux_case_44350_out,
        mux_case_44350_out_ap_vld,
        mux_case_42343_out,
        mux_case_42343_out_ap_vld,
        mux_case_40336_out,
        mux_case_40336_out_ap_vld,
        mux_case_38329_out,
        mux_case_38329_out_ap_vld,
        mux_case_36322_out,
        mux_case_36322_out_ap_vld,
        mux_case_34315_out,
        mux_case_34315_out_ap_vld,
        mux_case_32308_out,
        mux_case_32308_out_ap_vld,
        mux_case_30301_out,
        mux_case_30301_out_ap_vld,
        mux_case_28294_out,
        mux_case_28294_out_ap_vld,
        mux_case_26287_out,
        mux_case_26287_out_ap_vld,
        mux_case_24280_out,
        mux_case_24280_out_ap_vld,
        mux_case_22273_out,
        mux_case_22273_out_ap_vld,
        mux_case_20266_out,
        mux_case_20266_out_ap_vld,
        mux_case_18259_out,
        mux_case_18259_out_ap_vld,
        mux_case_16252_out,
        mux_case_16252_out_ap_vld,
        mux_case_14245_out,
        mux_case_14245_out_ap_vld,
        mux_case_12238_out,
        mux_case_12238_out_ap_vld,
        mux_case_10231_out,
        mux_case_10231_out_ap_vld,
        mux_case_8224_out,
        mux_case_8224_out_ap_vld,
        mux_case_6217_out,
        mux_case_6217_out_ap_vld,
        mux_case_4210_out,
        mux_case_4210_out_ap_vld,
        mux_case_2203_out,
        mux_case_2203_out_ap_vld,
        mux_case_53196_out,
        mux_case_53196_out_ap_vld,
        mux_case_51189_out,
        mux_case_51189_out_ap_vld,
        mux_case_49182_out,
        mux_case_49182_out_ap_vld,
        mux_case_47175_out,
        mux_case_47175_out_ap_vld,
        mux_case_45168_out,
        mux_case_45168_out_ap_vld,
        mux_case_43161_out,
        mux_case_43161_out_ap_vld,
        mux_case_41154_out,
        mux_case_41154_out_ap_vld,
        mux_case_39147_out,
        mux_case_39147_out_ap_vld,
        mux_case_37140_out,
        mux_case_37140_out_ap_vld,
        mux_case_35133_out,
        mux_case_35133_out_ap_vld,
        mux_case_33126_out,
        mux_case_33126_out_ap_vld,
        mux_case_31119_out,
        mux_case_31119_out_ap_vld,
        mux_case_29112_out,
        mux_case_29112_out_ap_vld,
        mux_case_27105_out,
        mux_case_27105_out_ap_vld,
        mux_case_2598_out,
        mux_case_2598_out_ap_vld,
        mux_case_2391_out,
        mux_case_2391_out_ap_vld,
        mux_case_2184_out,
        mux_case_2184_out_ap_vld,
        mux_case_1977_out,
        mux_case_1977_out_ap_vld,
        mux_case_1770_out,
        mux_case_1770_out_ap_vld,
        mux_case_1563_out,
        mux_case_1563_out_ap_vld,
        mux_case_1356_out,
        mux_case_1356_out_ap_vld,
        mux_case_1149_out,
        mux_case_1149_out_ap_vld,
        mux_case_942_out,
        mux_case_942_out_ap_vld,
        mux_case_735_out,
        mux_case_735_out_ap_vld,
        mux_case_528_out,
        mux_case_528_out_ap_vld,
        mux_case_321_out,
        mux_case_321_out_ap_vld,
        mux_case_114_out,
        mux_case_114_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [31:0] m_axi_gmem_0_WDATA;
output  [3:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [31:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [31:0] empty;
input  [31:0] mux_case_54386;
input  [31:0] mux_case_52379;
input  [31:0] mux_case_50372;
input  [31:0] mux_case_48365;
input  [31:0] mux_case_46358;
input  [31:0] mux_case_44351;
input  [31:0] mux_case_42344;
input  [31:0] mux_case_40337;
input  [31:0] mux_case_38330;
input  [31:0] mux_case_36323;
input  [31:0] mux_case_34316;
input  [31:0] mux_case_32309;
input  [31:0] mux_case_30302;
input  [31:0] mux_case_28295;
input  [31:0] mux_case_26288;
input  [31:0] mux_case_24281;
input  [31:0] mux_case_22274;
input  [31:0] mux_case_20267;
input  [31:0] mux_case_18260;
input  [31:0] mux_case_16253;
input  [31:0] mux_case_14246;
input  [31:0] mux_case_12239;
input  [31:0] mux_case_10232;
input  [31:0] mux_case_8225;
input  [31:0] mux_case_6218;
input  [31:0] mux_case_4211;
input  [31:0] mux_case_2204;
input  [31:0] mux_case_53197;
input  [31:0] mux_case_51190;
input  [31:0] mux_case_49183;
input  [31:0] mux_case_47176;
input  [31:0] mux_case_45169;
input  [31:0] mux_case_43162;
input  [31:0] mux_case_41155;
input  [31:0] mux_case_39148;
input  [31:0] mux_case_37141;
input  [31:0] mux_case_35134;
input  [31:0] mux_case_33127;
input  [31:0] mux_case_31120;
input  [31:0] mux_case_29113;
input  [31:0] mux_case_27106;
input  [31:0] mux_case_2599;
input  [31:0] mux_case_2392;
input  [31:0] mux_case_2185;
input  [31:0] mux_case_1978;
input  [31:0] mux_case_1771;
input  [31:0] mux_case_1564;
input  [31:0] mux_case_1357;
input  [31:0] mux_case_1150;
input  [31:0] mux_case_943;
input  [31:0] mux_case_736;
input  [31:0] mux_case_529;
input  [31:0] mux_case_322;
input  [31:0] mux_case_115;
input  [61:0] sext_ln57;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] mux_case_54385_out;
output   mux_case_54385_out_ap_vld;
output  [31:0] mux_case_52378_out;
output   mux_case_52378_out_ap_vld;
output  [31:0] mux_case_50371_out;
output   mux_case_50371_out_ap_vld;
output  [31:0] mux_case_48364_out;
output   mux_case_48364_out_ap_vld;
output  [31:0] mux_case_46357_out;
output   mux_case_46357_out_ap_vld;
output  [31:0] mux_case_44350_out;
output   mux_case_44350_out_ap_vld;
output  [31:0] mux_case_42343_out;
output   mux_case_42343_out_ap_vld;
output  [31:0] mux_case_40336_out;
output   mux_case_40336_out_ap_vld;
output  [31:0] mux_case_38329_out;
output   mux_case_38329_out_ap_vld;
output  [31:0] mux_case_36322_out;
output   mux_case_36322_out_ap_vld;
output  [31:0] mux_case_34315_out;
output   mux_case_34315_out_ap_vld;
output  [31:0] mux_case_32308_out;
output   mux_case_32308_out_ap_vld;
output  [31:0] mux_case_30301_out;
output   mux_case_30301_out_ap_vld;
output  [31:0] mux_case_28294_out;
output   mux_case_28294_out_ap_vld;
output  [31:0] mux_case_26287_out;
output   mux_case_26287_out_ap_vld;
output  [31:0] mux_case_24280_out;
output   mux_case_24280_out_ap_vld;
output  [31:0] mux_case_22273_out;
output   mux_case_22273_out_ap_vld;
output  [31:0] mux_case_20266_out;
output   mux_case_20266_out_ap_vld;
output  [31:0] mux_case_18259_out;
output   mux_case_18259_out_ap_vld;
output  [31:0] mux_case_16252_out;
output   mux_case_16252_out_ap_vld;
output  [31:0] mux_case_14245_out;
output   mux_case_14245_out_ap_vld;
output  [31:0] mux_case_12238_out;
output   mux_case_12238_out_ap_vld;
output  [31:0] mux_case_10231_out;
output   mux_case_10231_out_ap_vld;
output  [31:0] mux_case_8224_out;
output   mux_case_8224_out_ap_vld;
output  [31:0] mux_case_6217_out;
output   mux_case_6217_out_ap_vld;
output  [31:0] mux_case_4210_out;
output   mux_case_4210_out_ap_vld;
output  [31:0] mux_case_2203_out;
output   mux_case_2203_out_ap_vld;
output  [31:0] mux_case_53196_out;
output   mux_case_53196_out_ap_vld;
output  [31:0] mux_case_51189_out;
output   mux_case_51189_out_ap_vld;
output  [31:0] mux_case_49182_out;
output   mux_case_49182_out_ap_vld;
output  [31:0] mux_case_47175_out;
output   mux_case_47175_out_ap_vld;
output  [31:0] mux_case_45168_out;
output   mux_case_45168_out_ap_vld;
output  [31:0] mux_case_43161_out;
output   mux_case_43161_out_ap_vld;
output  [31:0] mux_case_41154_out;
output   mux_case_41154_out_ap_vld;
output  [31:0] mux_case_39147_out;
output   mux_case_39147_out_ap_vld;
output  [31:0] mux_case_37140_out;
output   mux_case_37140_out_ap_vld;
output  [31:0] mux_case_35133_out;
output   mux_case_35133_out_ap_vld;
output  [31:0] mux_case_33126_out;
output   mux_case_33126_out_ap_vld;
output  [31:0] mux_case_31119_out;
output   mux_case_31119_out_ap_vld;
output  [31:0] mux_case_29112_out;
output   mux_case_29112_out_ap_vld;
output  [31:0] mux_case_27105_out;
output   mux_case_27105_out_ap_vld;
output  [31:0] mux_case_2598_out;
output   mux_case_2598_out_ap_vld;
output  [31:0] mux_case_2391_out;
output   mux_case_2391_out_ap_vld;
output  [31:0] mux_case_2184_out;
output   mux_case_2184_out_ap_vld;
output  [31:0] mux_case_1977_out;
output   mux_case_1977_out_ap_vld;
output  [31:0] mux_case_1770_out;
output   mux_case_1770_out_ap_vld;
output  [31:0] mux_case_1563_out;
output   mux_case_1563_out_ap_vld;
output  [31:0] mux_case_1356_out;
output   mux_case_1356_out_ap_vld;
output  [31:0] mux_case_1149_out;
output   mux_case_1149_out_ap_vld;
output  [31:0] mux_case_942_out;
output   mux_case_942_out_ap_vld;
output  [31:0] mux_case_735_out;
output   mux_case_735_out_ap_vld;
output  [31:0] mux_case_528_out;
output   mux_case_528_out_ap_vld;
output  [31:0] mux_case_321_out;
output   mux_case_321_out_ap_vld;
output  [31:0] mux_case_114_out;
output   mux_case_114_out_ap_vld;

reg ap_idle;
reg m_axi_gmem_0_RREADY;
reg p_out_ap_vld;
reg mux_case_54385_out_ap_vld;
reg mux_case_52378_out_ap_vld;
reg mux_case_50371_out_ap_vld;
reg mux_case_48364_out_ap_vld;
reg mux_case_46357_out_ap_vld;
reg mux_case_44350_out_ap_vld;
reg mux_case_42343_out_ap_vld;
reg mux_case_40336_out_ap_vld;
reg mux_case_38329_out_ap_vld;
reg mux_case_36322_out_ap_vld;
reg mux_case_34315_out_ap_vld;
reg mux_case_32308_out_ap_vld;
reg mux_case_30301_out_ap_vld;
reg mux_case_28294_out_ap_vld;
reg mux_case_26287_out_ap_vld;
reg mux_case_24280_out_ap_vld;
reg mux_case_22273_out_ap_vld;
reg mux_case_20266_out_ap_vld;
reg mux_case_18259_out_ap_vld;
reg mux_case_16252_out_ap_vld;
reg mux_case_14245_out_ap_vld;
reg mux_case_12238_out_ap_vld;
reg mux_case_10231_out_ap_vld;
reg mux_case_8224_out_ap_vld;
reg mux_case_6217_out_ap_vld;
reg mux_case_4210_out_ap_vld;
reg mux_case_2203_out_ap_vld;
reg mux_case_53196_out_ap_vld;
reg mux_case_51189_out_ap_vld;
reg mux_case_49182_out_ap_vld;
reg mux_case_47175_out_ap_vld;
reg mux_case_45168_out_ap_vld;
reg mux_case_43161_out_ap_vld;
reg mux_case_41154_out_ap_vld;
reg mux_case_39147_out_ap_vld;
reg mux_case_37140_out_ap_vld;
reg mux_case_35133_out_ap_vld;
reg mux_case_33126_out_ap_vld;
reg mux_case_31119_out_ap_vld;
reg mux_case_29112_out_ap_vld;
reg mux_case_27105_out_ap_vld;
reg mux_case_2598_out_ap_vld;
reg mux_case_2391_out_ap_vld;
reg mux_case_2184_out_ap_vld;
reg mux_case_1977_out_ap_vld;
reg mux_case_1770_out_ap_vld;
reg mux_case_1563_out_ap_vld;
reg mux_case_1356_out_ap_vld;
reg mux_case_1149_out_ap_vld;
reg mux_case_942_out_ap_vld;
reg mux_case_735_out_ap_vld;
reg mux_case_528_out_ap_vld;
reg mux_case_321_out_ap_vld;
reg mux_case_114_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln57_fu_1611_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [5:0] j_1_reg_2475;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln57_reg_2479;
wire   [31:0] line_buffer_2D_fu_1634_p1;
reg   [31:0] line_buffer_2D_reg_2483;
reg   [5:0] j_fu_374;
wire   [5:0] add_ln57_fu_1617_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_1;
wire    ap_block_pp0_stage0;
reg   [31:0] mux_case_114_fu_378;
reg    ap_predicate_pred496_state3;
wire    ap_block_pp0_stage0_grp0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [31:0] mux_case_321_fu_382;
reg    ap_predicate_pred519_state3;
reg   [31:0] mux_case_528_fu_386;
reg    ap_predicate_pred530_state3;
reg   [31:0] mux_case_735_fu_390;
reg    ap_predicate_pred541_state3;
reg   [31:0] mux_case_942_fu_394;
reg    ap_predicate_pred552_state3;
reg   [31:0] mux_case_1149_fu_398;
reg    ap_predicate_pred563_state3;
reg   [31:0] mux_case_1356_fu_402;
reg    ap_predicate_pred574_state3;
reg   [31:0] mux_case_1563_fu_406;
reg    ap_predicate_pred585_state3;
reg   [31:0] mux_case_1770_fu_410;
reg    ap_predicate_pred596_state3;
reg   [31:0] mux_case_1977_fu_414;
reg    ap_predicate_pred607_state3;
reg   [31:0] mux_case_2184_fu_418;
reg    ap_predicate_pred618_state3;
reg   [31:0] mux_case_2391_fu_422;
reg    ap_predicate_pred629_state3;
reg   [31:0] mux_case_2598_fu_426;
reg    ap_predicate_pred640_state3;
reg   [31:0] mux_case_27105_fu_430;
reg    ap_predicate_pred651_state3;
reg   [31:0] mux_case_29112_fu_434;
reg    ap_predicate_pred662_state3;
reg   [31:0] mux_case_31119_fu_438;
reg    ap_predicate_pred673_state3;
reg   [31:0] mux_case_33126_fu_442;
reg    ap_predicate_pred684_state3;
reg   [31:0] mux_case_35133_fu_446;
reg    ap_predicate_pred695_state3;
reg   [31:0] mux_case_37140_fu_450;
reg    ap_predicate_pred706_state3;
reg   [31:0] mux_case_39147_fu_454;
reg    ap_predicate_pred717_state3;
reg   [31:0] mux_case_41154_fu_458;
reg    ap_predicate_pred728_state3;
reg   [31:0] mux_case_43161_fu_462;
reg    ap_predicate_pred739_state3;
reg   [31:0] mux_case_45168_fu_466;
reg    ap_predicate_pred750_state3;
reg   [31:0] mux_case_47175_fu_470;
reg    ap_predicate_pred761_state3;
reg   [31:0] mux_case_49182_fu_474;
reg    ap_predicate_pred772_state3;
reg   [31:0] mux_case_51189_fu_478;
reg    ap_predicate_pred783_state3;
reg   [31:0] mux_case_53196_fu_482;
reg    ap_predicate_pred794_state3;
reg   [31:0] mux_case_2203_fu_486;
reg    ap_predicate_pred805_state3;
reg   [31:0] mux_case_4210_fu_490;
reg    ap_predicate_pred816_state3;
reg   [31:0] mux_case_6217_fu_494;
reg    ap_predicate_pred827_state3;
reg   [31:0] mux_case_8224_fu_498;
reg    ap_predicate_pred838_state3;
reg   [31:0] mux_case_10231_fu_502;
reg    ap_predicate_pred849_state3;
reg   [31:0] mux_case_12238_fu_506;
reg    ap_predicate_pred860_state3;
reg   [31:0] mux_case_14245_fu_510;
reg    ap_predicate_pred871_state3;
reg   [31:0] mux_case_16252_fu_514;
reg    ap_predicate_pred882_state3;
reg   [31:0] mux_case_18259_fu_518;
reg    ap_predicate_pred893_state3;
reg   [31:0] mux_case_20266_fu_522;
reg    ap_predicate_pred904_state3;
reg   [31:0] mux_case_22273_fu_526;
reg    ap_predicate_pred915_state3;
reg   [31:0] mux_case_24280_fu_530;
reg    ap_predicate_pred926_state3;
reg   [31:0] mux_case_26287_fu_534;
reg    ap_predicate_pred937_state3;
reg   [31:0] mux_case_28294_fu_538;
reg    ap_predicate_pred948_state3;
reg   [31:0] mux_case_30301_fu_542;
reg    ap_predicate_pred959_state3;
reg   [31:0] mux_case_32308_fu_546;
reg    ap_predicate_pred970_state3;
reg   [31:0] mux_case_34315_fu_550;
reg    ap_predicate_pred981_state3;
reg   [31:0] mux_case_36322_fu_554;
reg    ap_predicate_pred992_state3;
reg   [31:0] mux_case_38329_fu_558;
reg    ap_predicate_pred1003_state3;
reg   [31:0] mux_case_40336_fu_562;
reg    ap_predicate_pred1014_state3;
reg   [31:0] mux_case_42343_fu_566;
reg    ap_predicate_pred1025_state3;
reg   [31:0] mux_case_44350_fu_570;
reg    ap_predicate_pred1036_state3;
reg   [31:0] mux_case_46357_fu_574;
reg    ap_predicate_pred1047_state3;
reg   [31:0] mux_case_48364_fu_578;
reg    ap_predicate_pred1058_state3;
reg   [31:0] mux_case_50371_fu_582;
reg    ap_predicate_pred1069_state3;
reg   [31:0] mux_case_52378_fu_586;
reg    ap_predicate_pred1080_state3;
reg   [31:0] mux_case_54385_fu_590;
reg    ap_predicate_pred1118_state3;
reg   [31:0] empty_36_fu_594;
reg    ap_predicate_pred1128_state3;
wire    ap_block_pp0_stage0_01001_grp0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 j_fu_374 = 6'd0;
#0 mux_case_114_fu_378 = 32'd0;
#0 mux_case_321_fu_382 = 32'd0;
#0 mux_case_528_fu_386 = 32'd0;
#0 mux_case_735_fu_390 = 32'd0;
#0 mux_case_942_fu_394 = 32'd0;
#0 mux_case_1149_fu_398 = 32'd0;
#0 mux_case_1356_fu_402 = 32'd0;
#0 mux_case_1563_fu_406 = 32'd0;
#0 mux_case_1770_fu_410 = 32'd0;
#0 mux_case_1977_fu_414 = 32'd0;
#0 mux_case_2184_fu_418 = 32'd0;
#0 mux_case_2391_fu_422 = 32'd0;
#0 mux_case_2598_fu_426 = 32'd0;
#0 mux_case_27105_fu_430 = 32'd0;
#0 mux_case_29112_fu_434 = 32'd0;
#0 mux_case_31119_fu_438 = 32'd0;
#0 mux_case_33126_fu_442 = 32'd0;
#0 mux_case_35133_fu_446 = 32'd0;
#0 mux_case_37140_fu_450 = 32'd0;
#0 mux_case_39147_fu_454 = 32'd0;
#0 mux_case_41154_fu_458 = 32'd0;
#0 mux_case_43161_fu_462 = 32'd0;
#0 mux_case_45168_fu_466 = 32'd0;
#0 mux_case_47175_fu_470 = 32'd0;
#0 mux_case_49182_fu_474 = 32'd0;
#0 mux_case_51189_fu_478 = 32'd0;
#0 mux_case_53196_fu_482 = 32'd0;
#0 mux_case_2203_fu_486 = 32'd0;
#0 mux_case_4210_fu_490 = 32'd0;
#0 mux_case_6217_fu_494 = 32'd0;
#0 mux_case_8224_fu_498 = 32'd0;
#0 mux_case_10231_fu_502 = 32'd0;
#0 mux_case_12238_fu_506 = 32'd0;
#0 mux_case_14245_fu_510 = 32'd0;
#0 mux_case_16252_fu_514 = 32'd0;
#0 mux_case_18259_fu_518 = 32'd0;
#0 mux_case_20266_fu_522 = 32'd0;
#0 mux_case_22273_fu_526 = 32'd0;
#0 mux_case_24280_fu_530 = 32'd0;
#0 mux_case_26287_fu_534 = 32'd0;
#0 mux_case_28294_fu_538 = 32'd0;
#0 mux_case_30301_fu_542 = 32'd0;
#0 mux_case_32308_fu_546 = 32'd0;
#0 mux_case_34315_fu_550 = 32'd0;
#0 mux_case_36322_fu_554 = 32'd0;
#0 mux_case_38329_fu_558 = 32'd0;
#0 mux_case_40336_fu_562 = 32'd0;
#0 mux_case_42343_fu_566 = 32'd0;
#0 mux_case_44350_fu_570 = 32'd0;
#0 mux_case_46357_fu_574 = 32'd0;
#0 mux_case_48364_fu_578 = 32'd0;
#0 mux_case_50371_fu_582 = 32'd0;
#0 mux_case_52378_fu_586 = 32'd0;
#0 mux_case_54385_fu_590 = 32'd0;
#0 empty_36_fu_594 = 32'd0;
#0 ap_done_reg = 1'b0;
end

pool1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_36_fu_594 <= empty;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1128_state3 == 1'b1))) begin
            empty_36_fu_594 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_1611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_374 <= add_ln57_fu_1617_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_374 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_10231_fu_502 <= mux_case_10232;
        end else if (((ap_predicate_pred849_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_10231_fu_502 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_1149_fu_398 <= mux_case_1150;
        end else if (((ap_predicate_pred563_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_1149_fu_398 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_114_fu_378 <= mux_case_115;
        end else if (((ap_predicate_pred496_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_114_fu_378 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_12238_fu_506 <= mux_case_12239;
        end else if (((ap_predicate_pred860_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_12238_fu_506 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_1356_fu_402 <= mux_case_1357;
        end else if (((ap_predicate_pred574_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_1356_fu_402 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_14245_fu_510 <= mux_case_14246;
        end else if (((ap_predicate_pred871_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_14245_fu_510 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_1563_fu_406 <= mux_case_1564;
        end else if (((ap_predicate_pred585_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_1563_fu_406 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_16252_fu_514 <= mux_case_16253;
        end else if (((ap_predicate_pred882_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_16252_fu_514 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_1770_fu_410 <= mux_case_1771;
        end else if (((ap_predicate_pred596_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_1770_fu_410 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_18259_fu_518 <= mux_case_18260;
        end else if (((ap_predicate_pred893_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_18259_fu_518 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_1977_fu_414 <= mux_case_1978;
        end else if (((ap_predicate_pred607_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_1977_fu_414 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_20266_fu_522 <= mux_case_20267;
        end else if (((ap_predicate_pred904_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_20266_fu_522 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_2184_fu_418 <= mux_case_2185;
        end else if (((ap_predicate_pred618_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_2184_fu_418 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_2203_fu_486 <= mux_case_2204;
        end else if (((ap_predicate_pred805_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_2203_fu_486 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_22273_fu_526 <= mux_case_22274;
        end else if (((ap_predicate_pred915_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_22273_fu_526 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_2391_fu_422 <= mux_case_2392;
        end else if (((ap_predicate_pred629_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_2391_fu_422 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_24280_fu_530 <= mux_case_24281;
        end else if (((ap_predicate_pred926_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_24280_fu_530 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_2598_fu_426 <= mux_case_2599;
        end else if (((ap_predicate_pred640_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_2598_fu_426 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_26287_fu_534 <= mux_case_26288;
        end else if (((ap_predicate_pred937_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_26287_fu_534 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_27105_fu_430 <= mux_case_27106;
        end else if (((ap_predicate_pred651_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_27105_fu_430 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_28294_fu_538 <= mux_case_28295;
        end else if (((ap_predicate_pred948_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_28294_fu_538 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_29112_fu_434 <= mux_case_29113;
        end else if (((ap_predicate_pred662_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_29112_fu_434 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_30301_fu_542 <= mux_case_30302;
        end else if (((ap_predicate_pred959_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_30301_fu_542 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_31119_fu_438 <= mux_case_31120;
        end else if (((ap_predicate_pred673_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_31119_fu_438 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_321_fu_382 <= mux_case_322;
        end else if (((ap_predicate_pred519_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_321_fu_382 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_32308_fu_546 <= mux_case_32309;
        end else if (((ap_predicate_pred970_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_32308_fu_546 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_33126_fu_442 <= mux_case_33127;
        end else if (((ap_predicate_pred684_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_33126_fu_442 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_34315_fu_550 <= mux_case_34316;
        end else if (((ap_predicate_pred981_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_34315_fu_550 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_35133_fu_446 <= mux_case_35134;
        end else if (((ap_predicate_pred695_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_35133_fu_446 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_36322_fu_554 <= mux_case_36323;
        end else if (((ap_predicate_pred992_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_36322_fu_554 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_37140_fu_450 <= mux_case_37141;
        end else if (((ap_predicate_pred706_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_37140_fu_450 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_38329_fu_558 <= mux_case_38330;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1003_state3 == 1'b1))) begin
            mux_case_38329_fu_558 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_39147_fu_454 <= mux_case_39148;
        end else if (((ap_predicate_pred717_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_39147_fu_454 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_40336_fu_562 <= mux_case_40337;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1014_state3 == 1'b1))) begin
            mux_case_40336_fu_562 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_41154_fu_458 <= mux_case_41155;
        end else if (((ap_predicate_pred728_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_41154_fu_458 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_4210_fu_490 <= mux_case_4211;
        end else if (((ap_predicate_pred816_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_4210_fu_490 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_42343_fu_566 <= mux_case_42344;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1025_state3 == 1'b1))) begin
            mux_case_42343_fu_566 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_43161_fu_462 <= mux_case_43162;
        end else if (((ap_predicate_pred739_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_43161_fu_462 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_44350_fu_570 <= mux_case_44351;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1036_state3 == 1'b1))) begin
            mux_case_44350_fu_570 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_45168_fu_466 <= mux_case_45169;
        end else if (((ap_predicate_pred750_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_45168_fu_466 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_46357_fu_574 <= mux_case_46358;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1047_state3 == 1'b1))) begin
            mux_case_46357_fu_574 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_47175_fu_470 <= mux_case_47176;
        end else if (((ap_predicate_pred761_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_47175_fu_470 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_48364_fu_578 <= mux_case_48365;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1058_state3 == 1'b1))) begin
            mux_case_48364_fu_578 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_49182_fu_474 <= mux_case_49183;
        end else if (((ap_predicate_pred772_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_49182_fu_474 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_50371_fu_582 <= mux_case_50372;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1069_state3 == 1'b1))) begin
            mux_case_50371_fu_582 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_51189_fu_478 <= mux_case_51190;
        end else if (((ap_predicate_pred783_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_51189_fu_478 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_52378_fu_586 <= mux_case_52379;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1080_state3 == 1'b1))) begin
            mux_case_52378_fu_586 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_528_fu_386 <= mux_case_529;
        end else if (((ap_predicate_pred530_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_528_fu_386 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_53196_fu_482 <= mux_case_53197;
        end else if (((ap_predicate_pred794_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_53196_fu_482 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_54385_fu_590 <= mux_case_54386;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1118_state3 == 1'b1))) begin
            mux_case_54385_fu_590 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_6217_fu_494 <= mux_case_6218;
        end else if (((ap_predicate_pred827_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_6217_fu_494 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_735_fu_390 <= mux_case_736;
        end else if (((ap_predicate_pred541_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_735_fu_390 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_8224_fu_498 <= mux_case_8225;
        end else if (((ap_predicate_pred838_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_8224_fu_498 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            mux_case_942_fu_394 <= mux_case_943;
        end else if (((ap_predicate_pred552_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            mux_case_942_fu_394 <= line_buffer_2D_reg_2483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_predicate_pred1003_state3 <= (j_1_reg_2475 == 6'd38);
        ap_predicate_pred1014_state3 <= (j_1_reg_2475 == 6'd40);
        ap_predicate_pred1025_state3 <= (j_1_reg_2475 == 6'd42);
        ap_predicate_pred1036_state3 <= (j_1_reg_2475 == 6'd44);
        ap_predicate_pred1047_state3 <= (j_1_reg_2475 == 6'd46);
        ap_predicate_pred1058_state3 <= (j_1_reg_2475 == 6'd48);
        ap_predicate_pred1069_state3 <= (j_1_reg_2475 == 6'd50);
        ap_predicate_pred1080_state3 <= (j_1_reg_2475 == 6'd52);
        ap_predicate_pred1118_state3 <= ((j_1_reg_2475 == 6'd54) | ((j_1_reg_2475 == 6'd55) | ((j_1_reg_2475 == 6'd56) | ((j_1_reg_2475 == 6'd57) | ((j_1_reg_2475 == 6'd58) | ((j_1_reg_2475 == 6'd59) | ((j_1_reg_2475 == 6'd60) | ((j_1_reg_2475 == 6'd61) | ((j_1_reg_2475 == 6'd62) | (j_1_reg_2475 == 6'd63))))))))));
        ap_predicate_pred1128_state3 <= (j_1_reg_2475 == 6'd0);
        ap_predicate_pred496_state3 <= (j_1_reg_2475 == 6'd1);
        ap_predicate_pred519_state3 <= (j_1_reg_2475 == 6'd3);
        ap_predicate_pred530_state3 <= (j_1_reg_2475 == 6'd5);
        ap_predicate_pred541_state3 <= (j_1_reg_2475 == 6'd7);
        ap_predicate_pred552_state3 <= (j_1_reg_2475 == 6'd9);
        ap_predicate_pred563_state3 <= (j_1_reg_2475 == 6'd11);
        ap_predicate_pred574_state3 <= (j_1_reg_2475 == 6'd13);
        ap_predicate_pred585_state3 <= (j_1_reg_2475 == 6'd15);
        ap_predicate_pred596_state3 <= (j_1_reg_2475 == 6'd17);
        ap_predicate_pred607_state3 <= (j_1_reg_2475 == 6'd19);
        ap_predicate_pred618_state3 <= (j_1_reg_2475 == 6'd21);
        ap_predicate_pred629_state3 <= (j_1_reg_2475 == 6'd23);
        ap_predicate_pred640_state3 <= (j_1_reg_2475 == 6'd25);
        ap_predicate_pred651_state3 <= (j_1_reg_2475 == 6'd27);
        ap_predicate_pred662_state3 <= (j_1_reg_2475 == 6'd29);
        ap_predicate_pred673_state3 <= (j_1_reg_2475 == 6'd31);
        ap_predicate_pred684_state3 <= (j_1_reg_2475 == 6'd33);
        ap_predicate_pred695_state3 <= (j_1_reg_2475 == 6'd35);
        ap_predicate_pred706_state3 <= (j_1_reg_2475 == 6'd37);
        ap_predicate_pred717_state3 <= (j_1_reg_2475 == 6'd39);
        ap_predicate_pred728_state3 <= (j_1_reg_2475 == 6'd41);
        ap_predicate_pred739_state3 <= (j_1_reg_2475 == 6'd43);
        ap_predicate_pred750_state3 <= (j_1_reg_2475 == 6'd45);
        ap_predicate_pred761_state3 <= (j_1_reg_2475 == 6'd47);
        ap_predicate_pred772_state3 <= (j_1_reg_2475 == 6'd49);
        ap_predicate_pred783_state3 <= (j_1_reg_2475 == 6'd51);
        ap_predicate_pred794_state3 <= (j_1_reg_2475 == 6'd53);
        ap_predicate_pred805_state3 <= (j_1_reg_2475 == 6'd2);
        ap_predicate_pred816_state3 <= (j_1_reg_2475 == 6'd4);
        ap_predicate_pred827_state3 <= (j_1_reg_2475 == 6'd6);
        ap_predicate_pred838_state3 <= (j_1_reg_2475 == 6'd8);
        ap_predicate_pred849_state3 <= (j_1_reg_2475 == 6'd10);
        ap_predicate_pred860_state3 <= (j_1_reg_2475 == 6'd12);
        ap_predicate_pred871_state3 <= (j_1_reg_2475 == 6'd14);
        ap_predicate_pred882_state3 <= (j_1_reg_2475 == 6'd16);
        ap_predicate_pred893_state3 <= (j_1_reg_2475 == 6'd18);
        ap_predicate_pred904_state3 <= (j_1_reg_2475 == 6'd20);
        ap_predicate_pred915_state3 <= (j_1_reg_2475 == 6'd22);
        ap_predicate_pred926_state3 <= (j_1_reg_2475 == 6'd24);
        ap_predicate_pred937_state3 <= (j_1_reg_2475 == 6'd26);
        ap_predicate_pred948_state3 <= (j_1_reg_2475 == 6'd28);
        ap_predicate_pred959_state3 <= (j_1_reg_2475 == 6'd30);
        ap_predicate_pred970_state3 <= (j_1_reg_2475 == 6'd32);
        ap_predicate_pred981_state3 <= (j_1_reg_2475 == 6'd34);
        ap_predicate_pred992_state3 <= (j_1_reg_2475 == 6'd36);
        icmp_ln57_reg_2479 <= icmp_ln57_fu_1611_p2;
        j_1_reg_2475 <= ap_sig_allocacmp_j_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_2D_reg_2483 <= line_buffer_2D_fu_1634_p1;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_1611_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_374;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_10231_out_ap_vld = 1'b1;
    end else begin
        mux_case_10231_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1149_out_ap_vld = 1'b1;
    end else begin
        mux_case_1149_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_114_out_ap_vld = 1'b1;
    end else begin
        mux_case_114_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_12238_out_ap_vld = 1'b1;
    end else begin
        mux_case_12238_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1356_out_ap_vld = 1'b1;
    end else begin
        mux_case_1356_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_14245_out_ap_vld = 1'b1;
    end else begin
        mux_case_14245_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1563_out_ap_vld = 1'b1;
    end else begin
        mux_case_1563_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_16252_out_ap_vld = 1'b1;
    end else begin
        mux_case_16252_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1770_out_ap_vld = 1'b1;
    end else begin
        mux_case_1770_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_18259_out_ap_vld = 1'b1;
    end else begin
        mux_case_18259_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_1977_out_ap_vld = 1'b1;
    end else begin
        mux_case_1977_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_20266_out_ap_vld = 1'b1;
    end else begin
        mux_case_20266_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2184_out_ap_vld = 1'b1;
    end else begin
        mux_case_2184_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2203_out_ap_vld = 1'b1;
    end else begin
        mux_case_2203_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_22273_out_ap_vld = 1'b1;
    end else begin
        mux_case_22273_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2391_out_ap_vld = 1'b1;
    end else begin
        mux_case_2391_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_24280_out_ap_vld = 1'b1;
    end else begin
        mux_case_24280_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2598_out_ap_vld = 1'b1;
    end else begin
        mux_case_2598_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_26287_out_ap_vld = 1'b1;
    end else begin
        mux_case_26287_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_27105_out_ap_vld = 1'b1;
    end else begin
        mux_case_27105_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_28294_out_ap_vld = 1'b1;
    end else begin
        mux_case_28294_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_29112_out_ap_vld = 1'b1;
    end else begin
        mux_case_29112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_30301_out_ap_vld = 1'b1;
    end else begin
        mux_case_30301_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_31119_out_ap_vld = 1'b1;
    end else begin
        mux_case_31119_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_321_out_ap_vld = 1'b1;
    end else begin
        mux_case_321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_32308_out_ap_vld = 1'b1;
    end else begin
        mux_case_32308_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_33126_out_ap_vld = 1'b1;
    end else begin
        mux_case_33126_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_34315_out_ap_vld = 1'b1;
    end else begin
        mux_case_34315_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_35133_out_ap_vld = 1'b1;
    end else begin
        mux_case_35133_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_36322_out_ap_vld = 1'b1;
    end else begin
        mux_case_36322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_37140_out_ap_vld = 1'b1;
    end else begin
        mux_case_37140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_38329_out_ap_vld = 1'b1;
    end else begin
        mux_case_38329_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_39147_out_ap_vld = 1'b1;
    end else begin
        mux_case_39147_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_40336_out_ap_vld = 1'b1;
    end else begin
        mux_case_40336_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_41154_out_ap_vld = 1'b1;
    end else begin
        mux_case_41154_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_4210_out_ap_vld = 1'b1;
    end else begin
        mux_case_4210_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_42343_out_ap_vld = 1'b1;
    end else begin
        mux_case_42343_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_43161_out_ap_vld = 1'b1;
    end else begin
        mux_case_43161_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_44350_out_ap_vld = 1'b1;
    end else begin
        mux_case_44350_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_45168_out_ap_vld = 1'b1;
    end else begin
        mux_case_45168_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_46357_out_ap_vld = 1'b1;
    end else begin
        mux_case_46357_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_47175_out_ap_vld = 1'b1;
    end else begin
        mux_case_47175_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_48364_out_ap_vld = 1'b1;
    end else begin
        mux_case_48364_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_49182_out_ap_vld = 1'b1;
    end else begin
        mux_case_49182_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_50371_out_ap_vld = 1'b1;
    end else begin
        mux_case_50371_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_51189_out_ap_vld = 1'b1;
    end else begin
        mux_case_51189_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_52378_out_ap_vld = 1'b1;
    end else begin
        mux_case_52378_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_528_out_ap_vld = 1'b1;
    end else begin
        mux_case_528_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_53196_out_ap_vld = 1'b1;
    end else begin
        mux_case_53196_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_54385_out_ap_vld = 1'b1;
    end else begin
        mux_case_54385_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_6217_out_ap_vld = 1'b1;
    end else begin
        mux_case_6217_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_735_out_ap_vld = 1'b1;
    end else begin
        mux_case_735_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_8224_out_ap_vld = 1'b1;
    end else begin
        mux_case_8224_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_942_out_ap_vld = 1'b1;
    end else begin
        mux_case_942_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (icmp_ln57_reg_2479 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln57_fu_1617_p2 = (ap_sig_allocacmp_j_1 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln57_fu_1611_p2 = ((ap_sig_allocacmp_j_1 == 6'd55) ? 1'b1 : 1'b0);

assign line_buffer_2D_fu_1634_p1 = m_axi_gmem_0_RDATA;

assign m_axi_gmem_0_ARADDR = 64'd0;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 32'd0;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_ARVALID = 1'b0;

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = 32'd0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 4'd0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign m_axi_gmem_0_WVALID = 1'b0;

assign mux_case_10231_out = mux_case_10231_fu_502;

assign mux_case_1149_out = mux_case_1149_fu_398;

assign mux_case_114_out = mux_case_114_fu_378;

assign mux_case_12238_out = mux_case_12238_fu_506;

assign mux_case_1356_out = mux_case_1356_fu_402;

assign mux_case_14245_out = mux_case_14245_fu_510;

assign mux_case_1563_out = mux_case_1563_fu_406;

assign mux_case_16252_out = mux_case_16252_fu_514;

assign mux_case_1770_out = mux_case_1770_fu_410;

assign mux_case_18259_out = mux_case_18259_fu_518;

assign mux_case_1977_out = mux_case_1977_fu_414;

assign mux_case_20266_out = mux_case_20266_fu_522;

assign mux_case_2184_out = mux_case_2184_fu_418;

assign mux_case_2203_out = mux_case_2203_fu_486;

assign mux_case_22273_out = mux_case_22273_fu_526;

assign mux_case_2391_out = mux_case_2391_fu_422;

assign mux_case_24280_out = mux_case_24280_fu_530;

assign mux_case_2598_out = mux_case_2598_fu_426;

assign mux_case_26287_out = mux_case_26287_fu_534;

assign mux_case_27105_out = mux_case_27105_fu_430;

assign mux_case_28294_out = mux_case_28294_fu_538;

assign mux_case_29112_out = mux_case_29112_fu_434;

assign mux_case_30301_out = mux_case_30301_fu_542;

assign mux_case_31119_out = mux_case_31119_fu_438;

assign mux_case_321_out = mux_case_321_fu_382;

assign mux_case_32308_out = mux_case_32308_fu_546;

assign mux_case_33126_out = mux_case_33126_fu_442;

assign mux_case_34315_out = mux_case_34315_fu_550;

assign mux_case_35133_out = mux_case_35133_fu_446;

assign mux_case_36322_out = mux_case_36322_fu_554;

assign mux_case_37140_out = mux_case_37140_fu_450;

assign mux_case_38329_out = mux_case_38329_fu_558;

assign mux_case_39147_out = mux_case_39147_fu_454;

assign mux_case_40336_out = mux_case_40336_fu_562;

assign mux_case_41154_out = mux_case_41154_fu_458;

assign mux_case_4210_out = mux_case_4210_fu_490;

assign mux_case_42343_out = mux_case_42343_fu_566;

assign mux_case_43161_out = mux_case_43161_fu_462;

assign mux_case_44350_out = mux_case_44350_fu_570;

assign mux_case_45168_out = mux_case_45168_fu_466;

assign mux_case_46357_out = mux_case_46357_fu_574;

assign mux_case_47175_out = mux_case_47175_fu_470;

assign mux_case_48364_out = mux_case_48364_fu_578;

assign mux_case_49182_out = mux_case_49182_fu_474;

assign mux_case_50371_out = mux_case_50371_fu_582;

assign mux_case_51189_out = mux_case_51189_fu_478;

assign mux_case_52378_out = mux_case_52378_fu_586;

assign mux_case_528_out = mux_case_528_fu_386;

assign mux_case_53196_out = mux_case_53196_fu_482;

assign mux_case_54385_out = mux_case_54385_fu_590;

assign mux_case_6217_out = mux_case_6217_fu_494;

assign mux_case_735_out = mux_case_735_fu_390;

assign mux_case_8224_out = mux_case_8224_fu_498;

assign mux_case_942_out = mux_case_942_fu_394;

assign p_out = empty_36_fu_594;

endmodule //pool1_pool1_Pipeline_L4
