
*** Running vivado
    with args -log rgb_led_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rgb_led_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb_led_wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /home/raul/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/PynqZ2/board.xml
Resolution: Check that the file is valid using an XML validation tool such as xmllint.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.707 ; gain = 0.023 ; free physical = 2955 ; free virtual = 7380
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/raul/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top rgb_led_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_0_0/rgb_led_axi_gpio_0_0.dcp' for cell 'rgb_led_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_1_0/rgb_led_axi_gpio_1_0.dcp' for cell 'rgb_led_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_timer_0_0/rgb_led_axi_timer_0_0.dcp' for cell 'rgb_led_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_processing_system7_0_0/rgb_led_processing_system7_0_0.dcp' for cell 'rgb_led_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_rst_ps7_0_100M_0/rgb_led_rst_ps7_0_100M_0.dcp' for cell 'rgb_led_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_xbar_0/rgb_led_xbar_0.dcp' for cell 'rgb_led_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_auto_pc_0/rgb_led_auto_pc_0.dcp' for cell 'rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1697.926 ; gain = 0.000 ; free physical = 2815 ; free virtual = 7240
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_processing_system7_0_0/rgb_led_processing_system7_0_0.xdc] for cell 'rgb_led_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_processing_system7_0_0/rgb_led_processing_system7_0_0.xdc] for cell 'rgb_led_i/processing_system7_0/inst'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_0_0/rgb_led_axi_gpio_0_0_board.xdc] for cell 'rgb_led_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_0_0/rgb_led_axi_gpio_0_0_board.xdc] for cell 'rgb_led_i/axi_gpio_0/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_0_0/rgb_led_axi_gpio_0_0.xdc] for cell 'rgb_led_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_0_0/rgb_led_axi_gpio_0_0.xdc] for cell 'rgb_led_i/axi_gpio_0/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_rst_ps7_0_100M_0/rgb_led_rst_ps7_0_100M_0_board.xdc] for cell 'rgb_led_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_rst_ps7_0_100M_0/rgb_led_rst_ps7_0_100M_0_board.xdc] for cell 'rgb_led_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_rst_ps7_0_100M_0/rgb_led_rst_ps7_0_100M_0.xdc] for cell 'rgb_led_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_rst_ps7_0_100M_0/rgb_led_rst_ps7_0_100M_0.xdc] for cell 'rgb_led_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_1_0/rgb_led_axi_gpio_1_0_board.xdc] for cell 'rgb_led_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_1_0/rgb_led_axi_gpio_1_0_board.xdc] for cell 'rgb_led_i/axi_gpio_1/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_1_0/rgb_led_axi_gpio_1_0.xdc] for cell 'rgb_led_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_gpio_1_0/rgb_led_axi_gpio_1_0.xdc] for cell 'rgb_led_i/axi_gpio_1/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_timer_0_0/rgb_led_axi_timer_0_0.xdc] for cell 'rgb_led_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.gen/sources_1/bd/rgb_led/ip/rgb_led_axi_timer_0_0/rgb_led_axi_timer_0_0.xdc] for cell 'rgb_led_i/axi_timer_0/U0'
Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns[3]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_cec'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd_tri_o'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_cec'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_scl_io'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.422 ; gain = 0.000 ; free physical = 2668 ; free virtual = 7100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances

17 Infos, 35 Warnings, 36 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2064.422 ; gain = 736.746 ; free physical = 2672 ; free virtual = 7103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2064.422 ; gain = 0.000 ; free physical = 2644 ; free virtual = 7076

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13bac0c05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.938 ; gain = 454.516 ; free physical = 2027 ; free virtual = 6459

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1720 ; free virtual = 6152

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1720 ; free virtual = 6152
Phase 1 Initialization | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1720 ; free virtual = 6152

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1719 ; free virtual = 6151

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1718 ; free virtual = 6150
Phase 2 Timer Update And Timing Data Collection | Checksum: 13bac0c05

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1718 ; free virtual = 6150

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ae027017

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1718 ; free virtual = 6150
Retarget | Checksum: ae027017
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Retarget, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ae027017

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1718 ; free virtual = 6150
Constant propagation | Checksum: ae027017
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: aa7057be

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2825.742 ; gain = 0.000 ; free physical = 1715 ; free virtual = 6147
Sweep | Checksum: aa7057be
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 108 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: aa7057be

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
BUFG optimization | Checksum: aa7057be
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from rgb_led_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: aa7057be

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
Shift Register Optimization | Checksum: aa7057be
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f8242235

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
Post Processing Netlist | Checksum: f8242235
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1715 ; free virtual = 6146
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
Phase 9 Finalization | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              40  |                                             14  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             108  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2857.758 ; gain = 32.016 ; free physical = 1715 ; free virtual = 6146
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1715 ; free virtual = 6146

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1714 ; free virtual = 6146

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1714 ; free virtual = 6146

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1714 ; free virtual = 6146
Ending Netlist Obfuscation Task | Checksum: 1dce6cac9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2857.758 ; gain = 0.000 ; free physical = 1714 ; free virtual = 6146
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 100 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.758 ; gain = 793.336 ; free physical = 1714 ; free virtual = 6146
INFO: [runtcl-4] Executing : report_drc -file rgb_led_wrapper_drc_opted.rpt -pb rgb_led_wrapper_drc_opted.pb -rpx rgb_led_wrapper_drc_opted.rpx
Command: report_drc -file rgb_led_wrapper_drc_opted.rpt -pb rgb_led_wrapper_drc_opted.pb -rpx rgb_led_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1687 ; free virtual = 6119
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1686 ; free virtual = 6118
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1685 ; free virtual = 6118
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1683 ; free virtual = 6116
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1683 ; free virtual = 6116
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1682 ; free virtual = 6115
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1682 ; free virtual = 6115
INFO: [Common 17-1381] The checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1620 ; free virtual = 6060
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f763338

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1620 ; free virtual = 6060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1620 ; free virtual = 6060

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da489b17

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6025

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181a7a506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1543 ; free virtual = 5985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181a7a506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1532 ; free virtual = 5981
Phase 1 Placer Initialization | Checksum: 181a7a506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1557 ; free virtual = 6009

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16da12c3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1526 ; free virtual = 5987

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 149df6534

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1584 ; free virtual = 6027

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 149df6534

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1584 ; free virtual = 6027

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1366bc831

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1577 ; free virtual = 6021

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 42 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1576 ; free virtual = 6020

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fb19a8a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6020
Phase 2.4 Global Placement Core | Checksum: 111a864f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6020
Phase 2 Global Placement | Checksum: 111a864f2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1609b362d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166ba5fb7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6019

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 187ab997d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6019

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1368c9fb5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6019

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a3fb8f71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6018

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c108426

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6018

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1df319c6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6018
Phase 3 Detail Placement | Checksum: 1df319c6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1573 ; free virtual = 6018

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f821406d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.785 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 238eaaf05

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 238eaaf05

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f821406d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.785. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e355d90f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
Phase 4.1 Post Commit Optimization | Checksum: 1e355d90f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e355d90f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e355d90f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
Phase 4.3 Placer Reporting | Checksum: 1e355d90f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173e6a6f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
Ending Placer Task | Checksum: fc0ae55b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1572 ; free virtual = 6017
71 Infos, 100 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file rgb_led_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6014
INFO: [runtcl-4] Executing : report_utilization -file rgb_led_wrapper_utilization_placed.rpt -pb rgb_led_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rgb_led_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6014
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6015
Wrote PlaceDB: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1563 ; free virtual = 6010
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1563 ; free virtual = 6010
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1562 ; free virtual = 6010
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1562 ; free virtual = 6010
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1562 ; free virtual = 6011
Write Physdb Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1562 ; free virtual = 6011
INFO: [Common 17-1381] The checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1561 ; free virtual = 6008
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 100 Warnings, 36 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1559 ; free virtual = 6006
Wrote PlaceDB: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1544 ; free virtual = 5993
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1544 ; free virtual = 5993
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1543 ; free virtual = 5992
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1543 ; free virtual = 5992
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1541 ; free virtual = 5992
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2945.801 ; gain = 0.000 ; free physical = 1541 ; free virtual = 5992
INFO: [Common 17-1381] The checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c1615fbd ConstDB: 0 ShapeSum: 3aa9859e RouteDB: 0
Post Restoration Checksum: NetGraph: f5677e84 | NumContArr: 3601ad08 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b0bb20c6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3023.020 ; gain = 73.656 ; free physical = 1472 ; free virtual = 5917

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b0bb20c6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3023.020 ; gain = 73.656 ; free physical = 1472 ; free virtual = 5917

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b0bb20c6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3023.020 ; gain = 73.656 ; free physical = 1472 ; free virtual = 5917
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c6ade10d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3052.035 ; gain = 102.672 ; free physical = 1441 ; free virtual = 5887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.960  | TNS=0.000  | WHS=-0.185 | THS=-24.474|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1983
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1983
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2653f340d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1435 ; free virtual = 5881

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2653f340d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1435 ; free virtual = 5881

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 15c6e5268

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880
Phase 3 Initial Routing | Checksum: 15c6e5268

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.732  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1eaa7cb1f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.732  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26f597a00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880
Phase 4 Rip-up And Reroute | Checksum: 26f597a00

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e3272473

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e3272473

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e3272473

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5879
Phase 5 Delay and Skew Optimization | Checksum: 1e3272473

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e5c2f58d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.746  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26ef88e9f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880
Phase 6 Post Hold Fix | Checksum: 26ef88e9f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.319457 %
  Global Horizontal Routing Utilization  = 0.451657 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26ef88e9f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1434 ; free virtual = 5880

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26ef88e9f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1433 ; free virtual = 5879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28eccb6e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1433 ; free virtual = 5879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.746  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28eccb6e1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1433 ; free virtual = 5879
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 206742f3b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1432 ; free virtual = 5878
Ending Routing Task | Checksum: 206742f3b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3058.316 ; gain = 108.953 ; free physical = 1432 ; free virtual = 5878

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 100 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3058.316 ; gain = 112.516 ; free physical = 1432 ; free virtual = 5878
INFO: [runtcl-4] Executing : report_drc -file rgb_led_wrapper_drc_routed.rpt -pb rgb_led_wrapper_drc_routed.pb -rpx rgb_led_wrapper_drc_routed.rpx
Command: report_drc -file rgb_led_wrapper_drc_routed.rpt -pb rgb_led_wrapper_drc_routed.pb -rpx rgb_led_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rgb_led_wrapper_methodology_drc_routed.rpt -pb rgb_led_wrapper_methodology_drc_routed.pb -rpx rgb_led_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rgb_led_wrapper_methodology_drc_routed.rpt -pb rgb_led_wrapper_methodology_drc_routed.pb -rpx rgb_led_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file rgb_led_wrapper_power_routed.rpt -pb rgb_led_wrapper_power_summary_routed.pb -rpx rgb_led_wrapper_power_routed.rpx
Command: report_power -file rgb_led_wrapper_power_routed.rpt -pb rgb_led_wrapper_power_summary_routed.pb -rpx rgb_led_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 100 Warnings, 36 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file rgb_led_wrapper_route_status.rpt -pb rgb_led_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file rgb_led_wrapper_timing_summary_routed.rpt -pb rgb_led_wrapper_timing_summary_routed.pb -rpx rgb_led_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rgb_led_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rgb_led_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rgb_led_wrapper_bus_skew_routed.rpt -pb rgb_led_wrapper_bus_skew_routed.pb -rpx rgb_led_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1394 ; free virtual = 5843
Wrote PlaceDB: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5844
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5844
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1391 ; free virtual = 5843
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1391 ; free virtual = 5844
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1390 ; free virtual = 5843
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3155.266 ; gain = 0.000 ; free physical = 1390 ; free virtual = 5844
INFO: [Common 17-1381] The checkpoint '/home/raul/Desktop/Master/Anul1/Sem1/SDTR/Stopwatch_FreeRTOS_PynqZ2/work/Counter/Vivado/rgb_led_platform/rgb_led_platform.runs/impl_1/rgb_led_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force rgb_led_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rgb_led_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3395.051 ; gain = 239.785 ; free physical = 1211 ; free virtual = 5665
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 22:32:27 2024...
