
*** Running vivado
    with args -log lenet_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lenet_bd_wrapper.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Sep  2 23:48:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lenet_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 534.438 ; gain = 210.531
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/lenet_p/lenet_p'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top lenet_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 936.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.385710 which will be rounded to 0.386 to ensure it is an integer multiple of 1 picosecond [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc:21]
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_1/lenet_bd_processing_system7_0_1.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/lenet_bd_rst_ps7_0_77M_0_board.xdc] for cell 'lenet_bd_i/rst_ps7_0_77M/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/lenet_bd_rst_ps7_0_77M_0_board.xdc] for cell 'lenet_bd_i/rst_ps7_0_77M/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/PYNQ-Z1_C.xdc]
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0/lenet_bd_axi_ic_ctrl_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0/lenet_bd_axi_ic_ctrl_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0/lenet_bd_axi_ic_ctrl_imp_m01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_ctrl/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s00_regslice_0/lenet_bd_axi_ic_data_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s00_regslice_0/lenet_bd_axi_ic_data_imp_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_us_0/lenet_bd_axi_ic_data_imp_auto_us_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_us_0/lenet_bd_axi_ic_data_imp_auto_us_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s01_regslice_0/lenet_bd_axi_ic_data_imp_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_s01_regslice_0/lenet_bd_axi_ic_data_imp_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_us_1/lenet_bd_axi_ic_data_imp_auto_us_1_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_auto_us_1/lenet_bd_axi_ic_data_imp_auto_us_1_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/lenet_bd_axi_ic_data_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_ic_data_imp_m00_regslice_0/lenet_bd_axi_ic_data_imp_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1733.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 545 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 512 instances

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1733.113 ; gain = 1108.504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.113 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 124b4ec06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.113 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 124b4ec06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2139.422 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 124b4ec06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2139.422 ; gain = 0.000
Phase 1 Initialization | Checksum: 124b4ec06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2139.422 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 124b4ec06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.422 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 124b4ec06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.422 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 124b4ec06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.422 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14de06ac5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.422 ; gain = 0.000
Retarget | Checksum: 14de06ac5
INFO: [Opt 31-389] Phase Retarget created 57 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Retarget, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1521f5393

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2139.422 ; gain = 0.000
Constant propagation | Checksum: 1521f5393
INFO: [Opt 31-389] Phase Constant propagation created 184 cells and removed 695 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2139.422 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2139.422 ; gain = 0.000
Phase 5 Sweep | Checksum: 10c82381c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2139.422 ; gain = 0.000
Sweep | Checksum: 10c82381c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Sweep, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 10c82381c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2139.422 ; gain = 0.000
BUFG optimization | Checksum: 10c82381c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10c82381c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2139.422 ; gain = 0.000
Shift Register Optimization | Checksum: 10c82381c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10c82381c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2139.422 ; gain = 0.000
Post Processing Netlist | Checksum: 10c82381c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1934cb94f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.422 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2139.422 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1934cb94f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.422 ; gain = 0.000
Phase 9 Finalization | Checksum: 1934cb94f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.422 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              57  |              99  |                                             36  |
|  Constant propagation         |             184  |             695  |                                             36  |
|  Sweep                        |               0  |              32  |                                            128  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             44  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1934cb94f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2139.422 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: a977409e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2422.484 ; gain = 0.000
Ending Power Optimization Task | Checksum: a977409e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2422.484 ; gain = 283.062

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e25f768e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.484 ; gain = 0.000
Ending Final Cleanup Task | Checksum: e25f768e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2422.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2422.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: e25f768e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2422.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2422.484 ; gain = 689.371
INFO: [Vivado 12-24828] Executing command : report_drc -file lenet_bd_wrapper_drc_opted.rpt -pb lenet_bd_wrapper_drc_opted.pb -rpx lenet_bd_wrapper_drc_opted.rpx
Command: report_drc -file lenet_bd_wrapper_drc_opted.rpt -pb lenet_bd_wrapper_drc_opted.pb -rpx lenet_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2422.484 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.484 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2422.484 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2422.484 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2422.484 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 2422.484 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.417 . Memory (MB): peak = 2422.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.484 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2422.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92579e3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2422.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2422.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2d69a4dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1509faf31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1509faf31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.086 ; gain = 48.602
Phase 1 Placer Initialization | Checksum: 1509faf31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10c8ad235

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c3ac7258

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c3ac7258

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 14c24b491

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 117f83068

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 895 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 356 nets or LUTs. Breaked 0 LUT, combined 356 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2471.086 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            356  |                   356  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            356  |                   356  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: fe83ff29

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2471.086 ; gain = 48.602
Phase 2.5 Global Place Phase2 | Checksum: 1af7346ad

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 2471.086 ; gain = 48.602
Phase 2 Global Placement | Checksum: 1af7346ad

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: efba8b11

Time (s): cpu = 00:01:57 ; elapsed = 00:01:19 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14470505c

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9913883f

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12116ca7f

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e9880538

Time (s): cpu = 00:02:30 ; elapsed = 00:01:47 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d0394afc

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16532a842

Time (s): cpu = 00:02:34 ; elapsed = 00:01:51 . Memory (MB): peak = 2471.086 ; gain = 48.602
Phase 3 Detail Placement | Checksum: 16532a842

Time (s): cpu = 00:02:35 ; elapsed = 00:01:51 . Memory (MB): peak = 2471.086 ; gain = 48.602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b3a0c35b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.420 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 139eff936

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2500.676 ; gain = 0.000
INFO: [Place 46-33] Processed net lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 141143158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.793 ; gain = 1.117
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b3a0c35b

Time (s): cpu = 00:02:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2501.793 ; gain = 79.309

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.984. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 156e5d58d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2501.793 ; gain = 79.309

Time (s): cpu = 00:03:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2501.793 ; gain = 79.309
Phase 4.1 Post Commit Optimization | Checksum: 156e5d58d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2501.793 ; gain = 79.309

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156e5d58d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2501.793 ; gain = 79.309

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 156e5d58d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:10 . Memory (MB): peak = 2501.793 ; gain = 79.309
Phase 4.3 Placer Reporting | Checksum: 156e5d58d

Time (s): cpu = 00:03:06 ; elapsed = 00:02:10 . Memory (MB): peak = 2501.793 ; gain = 79.309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2501.793 ; gain = 0.000

Time (s): cpu = 00:03:06 ; elapsed = 00:02:10 . Memory (MB): peak = 2501.793 ; gain = 79.309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c4205834

Time (s): cpu = 00:03:06 ; elapsed = 00:02:11 . Memory (MB): peak = 2501.793 ; gain = 79.309
Ending Placer Task | Checksum: 117c59b6e

Time (s): cpu = 00:03:07 ; elapsed = 00:02:11 . Memory (MB): peak = 2501.793 ; gain = 79.309
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:13 ; elapsed = 00:02:14 . Memory (MB): peak = 2501.793 ; gain = 79.309
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file lenet_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2501.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lenet_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2501.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lenet_bd_wrapper_utilization_placed.rpt -pb lenet_bd_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.443 . Memory (MB): peak = 2506.270 ; gain = 4.477
Wrote PlaceDB: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.598 ; gain = 5.805
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.598 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2507.598 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2507.598 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2507.598 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.598 ; gain = 5.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.598 ; gain = 5.805
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.598 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.984 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2507.598 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2532.672 ; gain = 20.141
Wrote PlaceDB: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2534.875 ; gain = 22.344
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.875 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2534.875 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2534.875 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2534.875 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2534.875 ; gain = 22.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2534.875 ; gain = 27.277
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6d3def42 ConstDB: 0 ShapeSum: 948e393c RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: aa094fe6 | NumContArr: e4cda6c6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 31428ebe6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2629.473 ; gain = 94.598

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 31428ebe6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2629.473 ; gain = 94.598

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31428ebe6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2629.473 ; gain = 94.598
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19a3ec3a8

Time (s): cpu = 00:01:34 ; elapsed = 00:01:03 . Memory (MB): peak = 2725.742 ; gain = 190.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.128  | TNS=0.000  | WHS=-0.202 | THS=-214.550|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 21e068741

Time (s): cpu = 00:01:45 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.273 ; gain = 326.398

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35639
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35639
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f3551bba

Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2861.273 ; gain = 326.398

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f3551bba

Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2861.273 ; gain = 326.398

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 30290a9b2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:57 . Memory (MB): peak = 3113.461 ; gain = 578.586
Phase 4 Initial Routing | Checksum: 30290a9b2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:57 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 46980
 Number of Nodes with overlaps = 5264
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-0.214 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ec67302b

Time (s): cpu = 00:08:28 ; elapsed = 00:06:46 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1886
 Number of Nodes with overlaps = 836
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.309  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23b121d14

Time (s): cpu = 00:10:57 ; elapsed = 00:08:35 . Memory (MB): peak = 3113.461 ; gain = 578.586
Phase 5 Rip-up And Reroute | Checksum: 23b121d14

Time (s): cpu = 00:10:57 ; elapsed = 00:08:35 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23b121d14

Time (s): cpu = 00:10:58 ; elapsed = 00:08:35 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23b121d14

Time (s): cpu = 00:10:58 ; elapsed = 00:08:35 . Memory (MB): peak = 3113.461 ; gain = 578.586
Phase 6 Delay and Skew Optimization | Checksum: 23b121d14

Time (s): cpu = 00:10:58 ; elapsed = 00:08:35 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.322  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a0b28bde

Time (s): cpu = 00:11:15 ; elapsed = 00:08:44 . Memory (MB): peak = 3113.461 ; gain = 578.586
Phase 7 Post Hold Fix | Checksum: 2a0b28bde

Time (s): cpu = 00:11:15 ; elapsed = 00:08:44 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.3748 %
  Global Horizontal Routing Utilization  = 22.0071 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a0b28bde

Time (s): cpu = 00:11:16 ; elapsed = 00:08:44 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a0b28bde

Time (s): cpu = 00:11:16 ; elapsed = 00:08:45 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 265e5f468

Time (s): cpu = 00:11:23 ; elapsed = 00:08:50 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 265e5f468

Time (s): cpu = 00:11:24 ; elapsed = 00:08:50 . Memory (MB): peak = 3113.461 ; gain = 578.586

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.322  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 265e5f468

Time (s): cpu = 00:11:24 ; elapsed = 00:08:50 . Memory (MB): peak = 3113.461 ; gain = 578.586
Total Elapsed time in route_design: 530.427 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e500ff6b

Time (s): cpu = 00:11:24 ; elapsed = 00:08:51 . Memory (MB): peak = 3113.461 ; gain = 578.586
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e500ff6b

Time (s): cpu = 00:11:26 ; elapsed = 00:08:51 . Memory (MB): peak = 3113.461 ; gain = 578.586

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:26 ; elapsed = 00:08:52 . Memory (MB): peak = 3113.461 ; gain = 578.586
INFO: [Vivado 12-24828] Executing command : report_drc -file lenet_bd_wrapper_drc_routed.rpt -pb lenet_bd_wrapper_drc_routed.pb -rpx lenet_bd_wrapper_drc_routed.rpx
Command: report_drc -file lenet_bd_wrapper_drc_routed.rpt -pb lenet_bd_wrapper_drc_routed.pb -rpx lenet_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3113.461 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file lenet_bd_wrapper_methodology_drc_routed.rpt -pb lenet_bd_wrapper_methodology_drc_routed.pb -rpx lenet_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lenet_bd_wrapper_methodology_drc_routed.rpt -pb lenet_bd_wrapper_methodology_drc_routed.pb -rpx lenet_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3113.461 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lenet_bd_wrapper_timing_summary_routed.rpt -pb lenet_bd_wrapper_timing_summary_routed.pb -rpx lenet_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lenet_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lenet_bd_wrapper_route_status.rpt -pb lenet_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file lenet_bd_wrapper_power_routed.rpt -pb lenet_bd_wrapper_power_summary_routed.pb -rpx lenet_bd_wrapper_power_routed.rpx
Command: report_power -file lenet_bd_wrapper_power_routed.rpt -pb lenet_bd_wrapper_power_summary_routed.pb -rpx lenet_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3113.461 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lenet_bd_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lenet_bd_wrapper_bus_skew_routed.rpt -pb lenet_bd_wrapper_bus_skew_routed.pb -rpx lenet_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 3113.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.400 . Memory (MB): peak = 3113.461 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3113.461 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.461 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.763 . Memory (MB): peak = 3113.461 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 3113.461 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3113.461 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3113.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3113.461 ; gain = 0.000
Command: write_bitstream -force lenet_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lenet_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3538.324 ; gain = 424.863
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 00:03:20 2025...
