
<RENDERBATCH>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\proc_sys_reset_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_intc.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_intc.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_intc.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_ilmb.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_ilmb.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_ilmb.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_i_bram_ctrl.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_i_bram_ctrl.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_i_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_dlmb.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_dlmb.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_dlmb.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_d_bram_ctrl.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_d_bram_ctrl.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_d_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_bram_block.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0_bram_block.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0_bram_block.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\microblaze_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\microblaze_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\debug_module.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\debug_module.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\debug_module.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\clock_generator_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\clock_generator_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\clock_generator_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi_timer_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi_timer_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\axi_timer_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi4lite_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi4lite_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\axi4lite_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi4_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\axi4_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\axi4_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\USB_Uart.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\USB_Uart.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\USB_Uart.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\MCB3_LPDDR.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\MCB3_LPDDR.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\MCB3_LPDDR.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\LEDs_4Bits.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\LEDs_4Bits.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\LEDs_4Bits.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\Ethernet_MAC.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\Ethernet_MAC.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\Ethernet_MAC.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\DIP_Switches_4Bits.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\DIP_Switches_4Bits.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\DIP_Switches_4Bits.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\mimtlu_0.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\mimtlu_0.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\mimtlu_0.svg"/>

  <RENDERIMG RASNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\system_blkd.jpg" SVGNAME="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\SDK\SDK_Export\hw\imgs\system_blkd.svg" TMPSVGFN="F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\__xps\.dswkshop\system_blkd.svg"/>

</RENDERBATCH>