$date
  Thu Mar 07 15:11:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fulladder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_in $end
$var reg 1 $ s $end
$var reg 1 % c_out $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c_in $end
$var reg 1 ) s $end
$var reg 1 * c_out $end
$var reg 1 + e1 $end
$var reg 1 , e2 $end
$var reg 1 - e3 $end
$scope module hf1 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 s $end
$var reg 1 1 c $end
$upscope $end
$scope module hf2 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 s $end
$var reg 1 5 c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#25000000
1!
1$
1&
1)
1+
1.
10
12
14
#50000000
1"
0$
1%
1'
0)
1*
0+
1,
1/
00
11
02
04
#100000000
1#
1$
1(
1)
13
14
