#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a78fbfd2b10 .scope module, "tb_reg_file" "tb_reg_file" 2 3;
 .timescale -9 -12;
P_0x5a78fbfb8f50 .param/l "ADDR_WIDTH" 1 2 6, +C4<00000000000000000000000000000101>;
P_0x5a78fbfb8f90 .param/l "DATA_WIDTH" 1 2 7, +C4<00000000000000000000000000100000>;
v0x5a78fbfebee0_0 .var "clk", 0 0;
v0x5a78fbfebfa0_0 .var "rd_addr1", 4 0;
v0x5a78fbfec070_0 .var "rd_addr2", 4 0;
v0x5a78fbfec170_0 .net "rd_data1", 31 0, v0x5a78fbfbc2c0_0;  1 drivers
v0x5a78fbfec240_0 .net "rd_data2", 31 0, v0x5a78fbfeb890_0;  1 drivers
v0x5a78fbfec2e0_0 .var "rst_n", 0 0;
v0x5a78fbfec3b0_0 .var "wr_addr", 4 0;
v0x5a78fbfec480_0 .var "wr_data", 31 0;
v0x5a78fbfec550_0 .var "wr_en", 0 0;
S_0x5a78fbf940f0 .scope module, "uut" "reg_file" 2 24, 3 1 0, S_0x5a78fbfd2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 32 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "wr_data";
    .port_info 8 /INPUT 1 "wr_en";
P_0x5a78fbfb8fe0 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000000101>;
P_0x5a78fbfb9020 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
v0x5a78fbfbba50_0 .net "clk", 0 0, v0x5a78fbfebee0_0;  1 drivers
v0x5a78fbfbbaf0_0 .net "rd_addr1", 4 0, v0x5a78fbfebfa0_0;  1 drivers
v0x5a78fbfbc220_0 .net "rd_addr2", 4 0, v0x5a78fbfec070_0;  1 drivers
v0x5a78fbfbc2c0_0 .var "rd_data1", 31 0;
v0x5a78fbfeb890_0 .var "rd_data2", 31 0;
v0x5a78fbfeb9c0 .array "registers", 0 31, 31 0;
v0x5a78fbfeba80_0 .net "rst_n", 0 0, v0x5a78fbfec2e0_0;  1 drivers
v0x5a78fbfebb40_0 .net "wr_addr", 4 0, v0x5a78fbfec3b0_0;  1 drivers
v0x5a78fbfebc20_0 .net "wr_data", 31 0, v0x5a78fbfec480_0;  1 drivers
v0x5a78fbfebd00_0 .net "wr_en", 0 0, v0x5a78fbfec550_0;  1 drivers
E_0x5a78fbfcec70/0 .event negedge, v0x5a78fbfeba80_0;
E_0x5a78fbfcec70/1 .event posedge, v0x5a78fbfbba50_0;
E_0x5a78fbfcec70 .event/or E_0x5a78fbfcec70/0, E_0x5a78fbfcec70/1;
    .scope S_0x5a78fbf940f0;
T_0 ;
    %wait E_0x5a78fbfcec70;
    %load/vec4 v0x5a78fbfeba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a78fbfbc2c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a78fbfbbaf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a78fbfeb9c0, 4;
    %assign/vec4 v0x5a78fbfbc2c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a78fbf940f0;
T_1 ;
    %wait E_0x5a78fbfcec70;
    %load/vec4 v0x5a78fbfeba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a78fbfeb890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a78fbfbc220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a78fbfeb9c0, 4;
    %assign/vec4 v0x5a78fbfeb890_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a78fbf940f0;
T_2 ;
    %wait E_0x5a78fbfcec70;
    %load/vec4 v0x5a78fbfeba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a78fbfebd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5a78fbfebc20_0;
    %load/vec4 v0x5a78fbfebb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a78fbfeb9c0, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a78fbfd2b10;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5a78fbfebee0_0;
    %inv;
    %store/vec4 v0x5a78fbfebee0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a78fbfd2b10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a78fbfebee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a78fbfec2e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a78fbfebfa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a78fbfec070_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a78fbfec3b0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5a78fbfec480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a78fbfec550_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a78fbfec2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a78fbfec550_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a78fbfec550_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a78fbfebfa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a78fbfec070_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "rd_data1 = %h", v0x5a78fbfec170_0 {0 0 0};
    %vpi_call 2 62 "$display", "rd_data2 = %h", v0x5a78fbfec240_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a78fbfec3b0_0, 0, 5;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0x5a78fbfec480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a78fbfec550_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a78fbfec550_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a78fbfebfa0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "rd_data1 = %h", v0x5a78fbfec170_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_testbench.v";
    "reg_file.v";
