Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 15:08:09 2019
| Host         : DESKTOP-1TO822B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                  230        0.025        0.000                      0                  230        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.977        0.000                      0                  142        0.222        0.000                      0                  142        3.000        0.000                       0                    83  
  clk_out1_clk_wiz_0        0.227        0.000                      0                   88        0.025        0.000                      0                   88        4.130        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 vc1/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.304ns (25.881%)  route 3.734ns (74.119%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.552     5.073    vc1/CLK_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  vc1/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  vc1/count2_reg[6]/Q
                         net (fo=9, routed)           0.765     6.294    vc1/count2_reg[6]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.150     6.444 r  vc1/sclk_i_22/O
                         net (fo=1, routed)           0.816     7.260    vc1/sclk_i_22_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.326     7.586 r  vc1/sclk_i_16/O
                         net (fo=1, routed)           0.689     8.275    vc1/sclk_i_16_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.399 r  vc1/sclk_i_8/O
                         net (fo=1, routed)           0.670     9.069    vc1/sclk_i_8_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.193 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.794     9.987    vc1/sclk_i_4_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.111 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.111    vc1/sclk_i_1_n_0
    SLICE_X50Y67         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.434    14.775    vc1/CLK_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y67         FDRE (Setup_fdre_C_D)        0.077    15.089    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.467ns (35.417%)  route 2.675ns (64.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.800     9.234    vi/max_value[11]_i_1_n_0
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.467ns (35.417%)  route 2.675ns (64.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.800     9.234    vi/max_value[11]_i_1_n_0
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.467ns (35.417%)  route 2.675ns (64.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.800     9.234    vi/max_value[11]_i_1_n_0
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[8]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.467ns (35.417%)  route 2.675ns (64.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.800     9.234    vi/max_value[11]_i_1_n_0
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  vi/max_value_reg[9]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y48         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.467ns (35.490%)  route 2.667ns (64.510%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.791     9.226    vi/max_value[11]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.276    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.511    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.467ns (35.490%)  route 2.667ns (64.510%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.791     9.226    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[5]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.467ns (35.490%)  route 2.667ns (64.510%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.791     9.226    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.467ns (36.642%)  route 2.537ns (63.358%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.662     9.096    vi/max_value[11]_i_1_n_0
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[3]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 vi/max_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.467ns (36.642%)  route 2.537ns (63.358%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[6]/Q
                         net (fo=13, routed)          1.041     6.589    vi/max_value[6]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  vi/max_value1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.713    vi/max_value1_carry_i_5_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.114    vi/max_value1_carry_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.834     8.105    vi/max_value1
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.434 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.662     9.096    vi/max_value[11]_i_1_n_0
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[4]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.706%)  route 0.119ns (36.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  my_20khz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  my_20khz/counter_reg[10]/Q
                         net (fo=3, routed)           0.119     1.729    my_20khz/counter[10]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  my_20khz/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.774    my_20khz/clk_20k_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  my_20khz/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  my_20khz/clk_20k_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.552    my_20khz/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[11]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[8]_i_1_n_4
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[15]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[12]_i_1_n_4
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  vi/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[7]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[4]_i_1_n_4
    SLICE_X37Y34         FDRE                                         r  vi/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.953    vi/CLK_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  vi/counter_reg[7]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.443    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vi/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.692    vi/counter_reg_n_0_[19]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  vi/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    vi/counter_reg[16]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.955    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[19]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    vi/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.561     1.444    vi/CLK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vi/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.693    vi/counter_reg_n_0_[23]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vi/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    vi/counter_reg[20]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.830     1.957    vi/CLK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    vi/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.441    vi/CLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  vi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vi/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    vi/counter_reg_n_0_[3]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  vi/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    vi/counter_reg[0]_i_1_n_4
    SLICE_X37Y33         FDRE                                         r  vi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.825     1.952    vi/CLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  vi/counter_reg[3]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    vi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.688    vi/counter_reg_n_0_[12]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  vi/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[12]_i_1_n_7
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.688    vi/counter_reg_n_0_[8]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  vi/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[8]_i_1_n_7
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  vi/counter_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.560     1.443    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vi/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.689    vi/counter_reg_n_0_[16]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  vi/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    vi/counter_reg[16]_i_1_n_7
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.828     1.955    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[16]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    vi/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y64     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y64     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y64     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y65     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y65     vc1/count2_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y65     vc1/count2_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y65     vc1/count2_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y66     vc1/count2_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     vi/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y39     vi/ssd/highfreq_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y39     vi/ssd/highfreq_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y40     vi/ssd/highfreq_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y40     vi/ssd/highfreq_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y40     vi/ssd/highfreq_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y40     vi/ssd/highfreq_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y41     vi/ssd/highfreq_reg[16]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y64     vc1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y64     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y64     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.261ns (25.565%)  route 6.583ns (74.434%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.657    13.931    nolabel_line80/VGA_RED0[3]
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.075    14.158    nolabel_line80/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.261ns (25.562%)  route 6.584ns (74.438%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.658    13.933    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.066    14.167    nolabel_line80/VGA_RED_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 2.261ns (25.579%)  route 6.578ns (74.421%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.652    13.927    nolabel_line80/VGA_RED0[3]
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.069    14.164    nolabel_line80/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.261ns (25.562%)  route 6.584ns (74.438%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.658    13.933    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.054    14.179    nolabel_line80/VGA_RED_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.261ns (25.721%)  route 6.530ns (74.279%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.603    13.878    nolabel_line80/VGA_RED0[3]
    SLICE_X39Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.103    14.130    nolabel_line80/VGA_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 2.261ns (25.713%)  route 6.532ns (74.286%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.606    13.880    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.069    14.164    nolabel_line80/VGA_RED_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 2.261ns (25.713%)  route 6.532ns (74.286%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.606    13.880    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_8/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.057    14.176    nolabel_line80/VGA_RED_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 2.261ns (25.974%)  route 6.444ns (74.026%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.414    13.290    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.124    13.414 r  nolabel_line80/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.378    13.792    nolabel_line80/VGA_GREEN0[3]
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X36Y44         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.081    14.152    nolabel_line80/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.261ns (26.279%)  route 6.343ns (73.721%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.416    13.691    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.089    14.144    nolabel_line80/VGA_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.261ns (26.279%)  route 6.343ns (73.721%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.566     5.087    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y44         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=102, routed)         1.411     6.954    dw/Sample_Memory_reg_64_127_0_2/ADDRB0
    SLICE_X42Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.078 f  dw/Sample_Memory_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           1.172     8.250    dw/Sample_Memory_reg_64_127_0_2_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.374 f  dw/VGA_Red_waveform0_carry_i_63/O
                         net (fo=1, routed)           0.000     8.374    dw/VGA_Red_waveform0_carry_i_63_n_0
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     8.612 f  dw/VGA_Red_waveform0_carry_i_32/O
                         net (fo=1, routed)           0.428     9.041    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.298     9.339 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_12/O
                         net (fo=4, routed)           1.163    10.502    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.626 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19/O
                         net (fo=3, routed)           0.585    11.211    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_19_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.335 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.287    11.622    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.746    dw/S[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.147 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.605    12.752    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.876 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.275    13.151    nolabel_line80/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.124    13.275 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.416    13.691    nolabel_line80/VGA_RED0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.445    14.046    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.077    14.156    nolabel_line80/VGA_RED_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.355%)  route 0.217ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y46         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line80/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.217     1.804    nolabel_line80/h_sync_reg
    SLICE_X35Y44         FDRE                                         r  nolabel_line80/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/CLK_VGA
    SLICE_X35Y44         FDRE                                         r  nolabel_line80/VGA_HS_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.070     1.779    nolabel_line80/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.551%)  route 0.234ns (62.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X36Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.234     1.821    nolabel_line80/v_sync_reg
    SLICE_X32Y40         FDRE                                         r  nolabel_line80/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/CLK_VGA
    SLICE_X32Y40         FDRE                                         r  nolabel_line80/VGA_VS_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.070     1.779    nolabel_line80/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.014%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=9, routed)           0.193     1.780    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  nolabel_line80/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.000     1.825    nolabel_line80/VGA_GREEN0[3]
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.832     1.959    nolabel_line80/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y40         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=7, routed)           0.132     1.719    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.827    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X39Y40         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y40         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.133     1.719    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=7, routed)           0.130     1.716    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y42         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.612%)  route 0.142ns (36.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=7, routed)           0.142     1.729    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[7]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=10, routed)          0.145     1.732    nolabel_line80/VGA_CONTROL/VGA_HORZ_COORD__0[11]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.802%)  route 0.152ns (37.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=7, routed)           0.152     1.738    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X39Y41         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.978%)  route 0.168ns (40.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.563     1.446    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=19, routed)          0.168     1.755    nolabel_line80/VGA_CONTROL/VGA_HORZ_COORD[10]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X41Y43         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    nolabel_line80/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y41     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y42     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y40     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    nolabel_line80/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



