###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:36:27 2023
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.917
= Slack Time                    5.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.549 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.424 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.384 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.139 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.689 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   3.917 |    9.466 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.549 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.547 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -5.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.917
= Slack Time                    5.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.549 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.424 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.384 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.140 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.689 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   3.917 |    9.466 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.549 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.547 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -5.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.552 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.427 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.387 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.142 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.692 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.552 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.919
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.919 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.550 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.550 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.919
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.066 | 0.076 |   3.919 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.550 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.550 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.389 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.554 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.555 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.555 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                        -0.002
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.805
- Arrival Time                  3.920
= Slack Time                    5.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    5.885 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.212 | 0.875 |   0.875 |    6.760 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.273 | 0.960 |   1.835 |    7.720 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 1.041 | 0.755 |   2.590 |    8.475 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M  | 0.582 | 0.550 |   3.140 |    9.025 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M  | 1.019 | 0.702 |   3.843 |    9.727 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 1.066 | 0.077 |   3.920 |    9.805 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.275 |       |   0.000 |   -5.885 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -5.881 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.275 | 0.003 |   0.003 |   -5.881 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.605
= Slack Time                    6.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.867 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    7.742 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    8.702 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    9.457 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 1.041 | 0.014 |   2.605 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -6.867 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.866 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.275 | 0.001 |   0.001 |   -6.866 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.281
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.155
- Arrival Time                  2.269
= Slack Time                    7.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.886 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.327 | 0.956 |   0.956 |    8.842 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.306 | 0.996 |   1.952 |    9.837 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.281 | 0.316 |   2.267 |   10.153 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.281 | 0.001 |   2.269 |   10.155 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.886 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -7.846 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -7.814 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -7.556 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -7.298 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.287 | 0.047 |   0.635 |   -7.251 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.276
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.160
- Arrival Time                  2.269
= Slack Time                    7.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.891 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.327 | 0.956 |   0.956 |    8.847 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.306 | 0.996 |   1.952 |    9.842 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.281 | 0.316 |   2.267 |   10.158 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.281 | 0.001 |   2.269 |   10.160 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.891 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -7.851 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -7.819 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -7.561 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -7.302 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.287 | 0.047 |   0.635 |   -7.256 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.003
- Setup                         0.346
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.458
- Arrival Time                  0.302
= Slack Time                    9.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.156 | 
     | U0_ALU/FE_PHC17_SI_3_  | A v -> Y v | DLY1X1M    | 0.076 | 0.301 |   0.302 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.076 | 0.000 |   0.302 |    9.458 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.275 |       |   0.000 |   -9.156 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -9.153 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.275 | 0.003 |   0.003 |   -9.153 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.544
- Setup                         0.334
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.010
- Arrival Time                  4.666
= Slack Time                   96.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.343 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.218 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.179 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.934 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.484 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.186 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  100.994 | 
     | U0_RegFile/\RdData_reg[2]   | RN ^       | SDFFRQX2M | 1.037 | 0.015 |   4.666 |  101.010 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.343 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.308 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.267 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.168 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.062 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.954 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.849 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.743 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.638 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.521 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.467 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.361 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.322 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.061 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.800 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.249 | 0.000 |   1.544 |  -94.799 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.553
- Setup                         0.334
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.019
- Arrival Time                  4.666
= Slack Time                   96.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.353 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.228 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.188 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.943 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.493 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.196 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.004 | 
     | U0_RegFile/\regArr_reg[3][1] | RN ^       | SDFFRQX2M | 1.037 | 0.015 |   4.666 |  101.019 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.353 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.317 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.276 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.177 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.071 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.964 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.858 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.752 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.647 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.530 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.476 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.371 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.331 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.071 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.809 | 
     | U0_RegFile/\regArr_reg[3][1] | CK ^       | SDFFRQX2M  | 0.252 | 0.009 |   1.553 |  -94.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.560
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.027
- Arrival Time                  4.661
= Slack Time                   96.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.366 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.241 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.201 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.957 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.507 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.209 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.017 | 
     | U0_RegFile/\RdData_reg[4]   | RN ^       | SDFFRQX2M | 1.037 | 0.010 |   4.661 |  101.027 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.366 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.330 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.289 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.190 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.084 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.977 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.871 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.765 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.661 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.543 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.490 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.384 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.344 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.084 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -94.826 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.260 | 0.019 |   1.560 |  -94.807 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.037
- Arrival Time                  4.668
= Slack Time                   96.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.368 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.243 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.204 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.959 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.509 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.211 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.019 | 
     | U0_RegFile/\regArr_reg[8][0] | RN ^       | SDFFRQX2M | 1.037 | 0.017 |   4.668 |  101.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.368 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.333 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.292 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.193 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.086 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.979 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.873 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.768 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.663 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.546 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.492 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.386 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.347 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.086 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.825 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.271 | 0.023 |   1.567 |  -94.802 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.031
- Arrival Time                  4.662
= Slack Time                   96.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.369 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.244 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.205 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.960 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.510 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.212 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.021 | 
     | U0_RegFile/\RdData_reg[0]   | RN ^       | SDFFRQX2M | 1.037 | 0.011 |   4.662 |  101.031 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.369 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.334 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.293 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.194 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.088 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.980 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.875 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.769 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.664 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.547 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.493 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.387 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.348 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.087 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -94.829 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.265 | 0.022 |   1.562 |  -94.807 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.029
- Arrival Time                  4.657
= Slack Time                   96.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.372 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.247 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.207 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.962 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.512 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.214 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.023 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | RN ^       | SDFFRQX2M | 1.037 | 0.006 |   4.657 |  101.029 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.372 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.336 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.295 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.196 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.090 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.983 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.877 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.771 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.666 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.549 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.495 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.389 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.350 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.090 | 
     | REF_SCAN_CLK__L1_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -94.831 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | CK ^       | SDFFRQX2M  | 0.261 | 0.020 |   1.561 |  -94.811 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.041
- Arrival Time                  4.669
= Slack Time                   96.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.373 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.248 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.208 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.963 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.513 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.215 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.024 | 
     | U0_RegFile/\regArr_reg[8][1] | RN ^       | SDFFRQX2M | 1.037 | 0.018 |   4.669 |  101.041 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.373 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.337 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.296 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.197 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.091 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.984 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.878 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.772 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.667 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.550 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.496 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.391 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.351 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.091 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.829 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.027 |   1.571 |  -94.802 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  4.669
= Slack Time                   96.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.374 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.249 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.209 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.964 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.514 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.216 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.025 | 
     | U0_RegFile/\regArr_reg[9][1] | RN ^       | SDFFRQX2M | 1.037 | 0.018 |   4.669 |  101.042 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.338 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.297 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.198 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.092 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -95.985 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.879 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.773 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.668 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.551 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.497 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.391 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.352 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.091 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.830 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M  | 0.277 | 0.027 |   1.571 |  -94.802 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  4.668
= Slack Time                   96.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.389 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.264 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.224 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.979 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.529 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.232 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.040 | 
     | U0_RegFile/\regArr_reg[10][1] | RN ^       | SDFFRQX2M | 1.037 | 0.017 |   4.668 |  101.057 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.389 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.353 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.312 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.213 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.107 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.000 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.894 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.788 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.683 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.566 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.512 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.407 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.367 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.107 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.845 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   1.585 |  -94.805 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  4.668
= Slack Time                   96.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.395 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.270 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.230 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.985 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.535 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.046 | 
     | U0_RegFile/\regArr_reg[11][0] | RN ^       | SDFFRQX2M | 1.037 | 0.017 |   4.668 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.395 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.359 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.318 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.219 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.113 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.006 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.900 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.794 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.689 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.572 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.518 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.412 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.373 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.113 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.851 | 
     | U0_RegFile/\regArr_reg[11][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -94.805 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  4.668
= Slack Time                   96.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.395 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.270 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.230 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.985 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.535 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.046 | 
     | U0_RegFile/\regArr_reg[9][0] | RN ^       | SDFFRQX2M | 1.037 | 0.017 |   4.668 |  101.063 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.395 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.359 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.318 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.219 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.113 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.006 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.900 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.794 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.689 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.572 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.518 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.412 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.373 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.113 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.851 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -94.805 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  4.668
= Slack Time                   96.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.395 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.270 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.230 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.536 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.046 | 
     | U0_RegFile/\regArr_reg[11][7] | RN ^       | SDFFRQX2M | 1.037 | 0.017 |   4.668 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.395 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.359 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.319 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.219 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.113 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.006 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.900 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.794 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.690 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.573 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.519 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.413 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.373 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.113 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.851 | 
     | U0_RegFile/\regArr_reg[11][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -94.805 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  4.667
= Slack Time                   96.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.395 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.270 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.231 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.536 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.046 | 
     | U0_RegFile/\regArr_reg[10][0] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.395 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.360 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.319 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.220 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.114 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.006 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.901 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.795 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.690 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.573 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.519 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.413 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.374 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.113 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.852 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -94.806 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  4.667
= Slack Time                   96.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.396 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.271 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.231 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.536 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.047 | 
     | U0_RegFile/\regArr_reg[3][2] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.063 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.396 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.360 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.319 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.220 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.114 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.007 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.901 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.795 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.690 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.573 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.519 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.413 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.374 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.113 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.852 | 
     | U0_RegFile/\regArr_reg[3][2] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -94.806 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.593
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.066
- Arrival Time                  4.667
= Slack Time                   96.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.399 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.274 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.234 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.990 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.540 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.242 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.050 | 
     | U0_RegFile/\regArr_reg[9][7] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.066 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.399 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.363 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.323 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.223 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.117 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.010 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.904 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.798 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.694 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.576 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.523 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.417 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.377 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.117 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.855 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.049 |   1.593 |  -94.806 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.594
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.067
- Arrival Time                  4.667
= Slack Time                   96.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.400 | 
     | U5_mux2X1/FE_PHC13_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.275 | 
     | U5_mux2X1/FE_PHC16_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.235 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.990 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.540 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.243 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.051 | 
     | U0_RegFile/\regArr_reg[10][7] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.400 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.364 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.323 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.224 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.118 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.011 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.905 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.799 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.694 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.577 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.523 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.418 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.378 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.118 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.856 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.050 |   1.594 |  -94.806 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.594
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.068
- Arrival Time                  4.667
= Slack Time                   96.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.401 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.276 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.236 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.991 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.541 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.243 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.052 | 
     | U0_RegFile/\regArr_reg[3][4] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.068 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.401 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.365 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.324 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.225 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.119 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.012 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.906 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.800 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.695 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.578 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.524 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.418 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.379 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.118 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.857 | 
     | U0_RegFile/\regArr_reg[3][4] | CK ^       | SDFFRQX2M  | 0.289 | 0.051 |   1.594 |  -94.806 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.595
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.068
- Arrival Time                  4.667
= Slack Time                   96.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.402 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.277 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.237 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.992 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.542 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.244 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.053 | 
     | U0_RegFile/\regArr_reg[3][3] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.068 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.402 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.366 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.325 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.226 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.120 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.013 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.907 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.801 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.696 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.579 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.525 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.420 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.380 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.120 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.858 | 
     | U0_RegFile/\regArr_reg[3][3] | CK ^       | SDFFRQX2M  | 0.289 | 0.051 |   1.595 |  -94.807 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.071
- Arrival Time                  4.667
= Slack Time                   96.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.404 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.279 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.239 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.994 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.544 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.246 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.055 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 1.037 | 0.016 |   4.667 |  101.071 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.404 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.368 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.327 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.228 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.122 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.015 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.909 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.803 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.698 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.581 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.527 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.421 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.382 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.121 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.860 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   1.597 |  -94.806 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  4.665
= Slack Time                   96.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.406 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.281 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.241 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.996 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.546 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.248 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.057 | 
     | U0_RegFile/\RdData_reg[7]   | RN ^       | SDFFRQX2M | 1.037 | 0.014 |   4.665 |  101.070 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.406 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.370 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.329 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.230 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.124 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.017 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.911 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.805 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.700 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.583 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.529 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.423 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.384 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.123 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.862 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -94.808 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.072
- Arrival Time                  4.663
= Slack Time                   96.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.408 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.283 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.243 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.059 | 
     | U0_RegFile/\RdData_reg[5]   | RN ^       | SDFFRQX2M | 1.037 | 0.012 |   4.663 |  101.072 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.408 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.372 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.332 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.232 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.126 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.019 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.913 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.808 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.703 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.586 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.532 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.426 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.386 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.126 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.864 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   1.598 |  -94.810 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  4.662
= Slack Time                   96.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.408 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.283 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.244 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.059 | 
     | U0_RegFile/\RdData_reg[3]   | RN ^       | SDFFRQX2M | 1.037 | 0.011 |   4.662 |  101.070 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.408 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.373 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.332 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.233 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.127 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.019 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.914 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.808 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.703 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.586 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.532 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.426 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.387 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.126 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.865 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -94.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  4.662
= Slack Time                   96.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.409 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.283 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.244 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   98.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.060 | 
     | U0_RegFile/\RdData_reg[6]   | RN ^       | SDFFRQX2M | 1.037 | 0.011 |   4.662 |  101.070 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.409 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.373 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.332 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.233 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.127 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.019 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.914 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.808 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.703 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.586 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.532 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.426 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.387 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.126 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.865 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -94.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  4.660
= Slack Time                   96.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.413 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.288 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.248 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.003 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.553 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.256 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.064 | 
     | U0_RegFile/\regArr_reg[2][5] | RN ^       | SDFFRQX2M | 1.037 | 0.009 |   4.660 |  101.073 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.413 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.377 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.336 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.237 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.131 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.024 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.918 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.812 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.707 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.590 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.536 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.431 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.391 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.131 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.869 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.599 |  -94.814 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  4.660
= Slack Time                   96.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.414 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.289 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.249 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.004 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.554 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.256 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.065 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | RN ^       | SDFFRQX2M | 1.037 | 0.009 |   4.660 |  101.073 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.414 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.378 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.337 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.238 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.132 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.025 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.919 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.813 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.708 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.591 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.537 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.431 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.392 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.131 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.870 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.600 |  -94.814 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  4.660
= Slack Time                   96.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.414 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.289 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.249 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.004 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.554 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.257 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.065 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | RN ^       | SDFFRQX2M | 1.037 | 0.009 |   4.660 |  101.073 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.414 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.378 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.337 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.238 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.132 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.025 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.919 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.813 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.708 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.591 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.537 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.432 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.392 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.132 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.870 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.600 |  -94.814 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  4.659
= Slack Time                   96.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.416 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.291 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.251 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.006 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.556 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.258 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.067 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | RN ^       | SDFFRQX2M | 1.037 | 0.008 |   4.659 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.416 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.380 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.339 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.240 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.134 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.027 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.921 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.815 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.710 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.593 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.539 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.433 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.394 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.133 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.872 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -94.815 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  4.657
= Slack Time                   96.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.418 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.292 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.253 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.008 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.558 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.069 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | RN ^       | SDFFRQX2M | 1.037 | 0.006 |   4.657 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.418 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.382 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.341 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.242 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.136 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.028 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.923 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.817 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.712 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.595 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.541 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.435 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.396 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.135 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.874 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -94.817 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  4.656
= Slack Time                   96.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.418 | 
     | U5_mux2X1/FE_PHC13_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.293 | 
     | U5_mux2X1/FE_PHC16_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.253 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.008 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.558 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.261 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.069 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | RN ^       | SDFFRQX2M | 1.037 | 0.005 |   4.656 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.418 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.382 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.341 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.242 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.136 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.029 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.923 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.817 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.712 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.595 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.541 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.436 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.396 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.136 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.874 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -94.817 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.075
- Arrival Time                  4.652
= Slack Time                   96.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.422 | 
     | U5_mux2X1/FE_PHC13_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |   97.297 | 
     | U5_mux2X1/FE_PHC16_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |   98.257 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |   99.013 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |   99.563 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |  100.265 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.037 | 0.808 |   4.651 |  101.073 | 
     | U0_RegFile/\regArr_reg[2][6] | RN ^       | SDFFRQX2M | 1.037 | 0.001 |   4.652 |  101.075 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.422 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -96.386 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -96.345 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -96.246 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -96.140 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -96.033 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -95.927 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -95.821 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -95.717 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -95.600 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -95.546 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -95.440 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -95.400 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -95.140 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -94.878 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -94.821 | 
     +---------------------------------------------------------------------------------------------+ 

