{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700653031060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700653031063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 20:37:10 2023 " "Processing started: Wed Nov 22 20:37:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700653031063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653031063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653031063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700653031360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700653031360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 11 11 " "Found 11 design units, including 11 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(54) " "Verilog HDL warning at multiplier.v(54): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(90) " "Verilog HDL warning at multiplier.v(90): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cal_radix4.v(22) " "Verilog HDL warning at cal_radix4.v(22): extended using \"x\" or \"z\"" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_radix4.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_radix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_radix4 " "Found entity 1: cal_radix4" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla128.v 1 1 " "Found 1 design units, including 1 entities, in source file cla128.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla128 " "Found entity 1: cla128" {  } { { "cla128.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cal_radix4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cal_radix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cal_radix4 " "Found entity 1: tb_cal_radix4" {  } { { "tb_cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cal_radix4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla128.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla128 " "Found entity 1: tb_cla128" {  } { { "tb_cla128.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cla128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier " "Found entity 1: tb_multiplier" {  } { { "tb_multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_multiplier.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653045246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653045246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla128 " "Elaborating entity \"cla128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700653045330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 cla32:U0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"cla32:U0_cla32\"" {  } { { "cla128.v" "U0_cla32" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla32:U0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\"" {  } { { "cla32.v" "U0_cla4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa " "Elaborating entity \"fa_v2\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\"" {  } { { "cla4.v" "U0_fa" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3\"" {  } { { "clb4.v" "U0_and3" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3\"" {  } { { "clb4.v" "U0_or3" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4\"" {  } { { "clb4.v" "U0_and4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4\"" {  } { { "clb4.v" "U0_or4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5\"" {  } { { "clb4.v" "U0_and5" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5 " "Elaborating entity \"_or5\" for hierarchy \"cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5\"" {  } { { "clb4.v" "U0_or5" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653045497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700653046989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653047272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700653047586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653047586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "743 " "Implemented 743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "257 " "Implemented 257 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700653047775 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700653047775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700653047775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700653047775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700653047791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 20:37:27 2023 " "Processing ended: Wed Nov 22 20:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700653047791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700653047791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700653047791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653047791 ""}
