# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui . 
# Start time: 15:40:47 on May 07,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 15:40:47 on May 07,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui work.tb_memoire_data
# vsim -gui work.tb_memoire_data 
# Start time: 15:41:18 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# Break key hit
quit -sim
# End time: 15:42:18 on May 07,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:32 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 15:42:32 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:32 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 15:42:32 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 15:42:32 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
quit -sim
# End time: 15:45:13 on May 07,2024, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
quit -sim
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 15:45:18 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 15:45:18 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 15:45:18 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
quit -sim
# End time: 15:46:03 on May 07,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:07 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 15:46:07 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:07 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 15:46:07 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 15:46:07 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
quit -sim
# End time: 15:47:15 on May 07,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
quit -sim
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:20 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 15:47:20 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:21 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 15:47:21 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 15:47:21 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
quit -sim
# End time: 16:12:25 on May 07,2024, Elapsed time: 0:25:04
# Errors: 0, Warnings: 0
quit -sim
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:29 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 16:12:29 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:29 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 16:12:29 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 16:12:29 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
do simumemory.do
# Simulation script for ModelSim 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:36 on May 07,2024
# vcom -reportprogress 300 -93 ../src/Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memoire_Data
# -- Compiling architecture RTL of Memoire_Data
# End time: 16:20:36 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:36 on May 07,2024
# vcom -reportprogress 300 -93 tb_Memoire_Data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Memoire_Data
# -- Compiling architecture TEST of tb_Memoire_Data
# -- Loading entity Memoire_Data
# End time: 16:20:36 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:37 on May 07,2024, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
# vsim -novopt tb_Memoire_Data 
# Start time: 16:20:38 on May 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_memoire_data(test)
# Loading work.memoire_data(rtl)
# ** Note: End of test. Verify that no error was reported.
#    Time: 30 us  Iteration: 0  Instance: /tb_memoire_data
# 0 ps
# 36750 ns
