#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Feb 23 16:20:18 2022
# Process ID: 12976
# Current directory: D:/intelight/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14916 D:\intelight\intelight\intelight.xpr
# Log file: D:/intelight/intelight/vivado.log
# Journal file: D:/intelight/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight/intelight.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo/intelight_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1300.133 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelight/intelight/intelight.srcs/sources_1/bd/bram/bram.bd}
Reading block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/bram/bram.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Successfully read diagram <bram> from block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/bram/bram.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.133 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intelight_ip:1.0 intelight_ip_0
endgroup
delete_bd_objs [get_bd_cells intelight_ip_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/intelight/ip_repo/intelight_ip_1.0/component.xml. It will be created.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intelight_ip:1.0 intelight_ip_0
endgroup
set_property location {2.5 772 214} [get_bd_cells intelight_ip_0]
delete_bd_objs [get_bd_cells intelight_ip_0]
open_bd_design {D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <system> from block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 17:00:25 2022...
