m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadd
!s110 1729638504
!i10b 1
!s100 [J<3MM=hE0SOd0[IQVmBg3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
Idc3^;a2alicSkWLoZXzh=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog
w1729612444
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/add.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/add.v
!i122 0
L0 1 13
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1729638504.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/add.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/add.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
valu
!s110 1729638894
!i10b 1
!s100 FGK_[:kY0Nb5GXg_]dKN;0
R0
Imdc@4gZz3<_Qbl1;o2YE92
R1
R2
w1729638872
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/alu.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/alu.v
Z7 Fopcodes.v
!i122 22
L0 12 61
R3
r1
!s85 0
31
!s108 1729638894.000000
!s107 opcodes.v|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/alu.v|
!i113 1
R5
R6
vbranchCondition
!s110 1729638959
!i10b 1
!s100 :cf;:1B;:SzXgM`>[8d7O0
R0
IaC]n7I@]:Y_G;X3g9I1hD0
R1
R2
w1729638957
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/branchCondition.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/branchCondition.v
R7
!i122 23
L0 1 44
R3
r1
!s85 0
31
!s108 1729638959.000000
!s107 opcodes.v|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/branchCondition.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/branchCondition.v|
!i113 1
R5
R6
nbranch@condition
vcla_16b
Z8 !s110 1729638505
!i10b 1
!s100 eld15nPOH2E0I4`ncfZ@X2
R0
I[[W:k;D2[Q7g4M532KCTO1
R1
R2
Z9 w1729373945
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v
!i122 2
Z10 L0 7 23
R3
r1
!s85 0
31
Z11 !s108 1729638505.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_16b.v|
!i113 1
R5
R6
vcla_4b
R8
!i10b 1
!s100 P^9>HL3Zo9ohC8e]_WlaG2
R0
I@D3J_6mAX9iZX`Y:Hh]3[0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v
!i122 1
R10
R3
r1
!s85 0
31
R4
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/cla_4b.v|
!i113 1
R5
R6
vclkrst
R8
!i10b 1
!s100 n<^Sli3KfR2AchzN>G6`d0
R0
IVRGI=n_hJ3KoS;bHh;6zz3
R1
R2
Z12 w1729373638
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v
!i122 3
L0 13 40
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/clkrst.v|
!i113 1
R5
R6
vdecode
!s110 1729639499
!i10b 1
!s100 NWhg_Ma>mV20B>DIOnL`R0
R0
I:O6o7_mU1aoNOKECdY:z>0
R1
R2
w1729639495
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v
!i122 24
L0 8 62
R3
r1
!s85 0
31
!s108 1729639499.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v|
!i113 1
R5
R6
vdff
R8
!i10b 1
!s100 S<:n4`M@e1zhQ5eOOIafP0
R0
INVDlWhE><B7I[VMg:afbZ0
R1
R2
R12
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v
!i122 4
L0 6 15
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/dff.v|
!i113 1
R5
R6
vexecute
!s110 1729639540
!i10b 1
!s100 F]0ANnYC@0z2Q;=?<i2I30
R0
I26]DRo`5NJPBWYoAOcZH`3
R1
R2
w1729639536
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/execute.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/execute.v
!i122 25
L0 8 59
R3
r1
!s85 0
31
!s108 1729639540.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/execute.v|
!i113 1
R5
R6
vfetch
!s110 1729641275
!i10b 1
!s100 ZP40>N:JP8RmEKUNRm7@X1
R0
IThd<g`79:jz71Xnm]aJX13
R1
R2
w1729641160
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fetch.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fetch.v
!i122 36
Z13 L0 8 13
R3
r1
!s85 0
31
!s108 1729641275.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fetch.v|
!i113 1
R5
R6
vfullAdder_1b
R8
!i10b 1
!s100 6:0obJohg_5^n[GLJmf;Y1
R0
I0=CYcZ_im0=QeFWSE=[<_0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
!i122 5
L0 7 18
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/fullAdder_1b.v|
!i113 1
R5
R6
nfull@adder_1b
vinstruction_decoder
!s110 1729640037
!i10b 1
!s100 CD1NS:n>f[@MckeGf7Ki>0
R0
I0iIb]<>YRH6jPQUGl>FT73
R1
R2
w1729640029
8C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\instruction_decoder.v
FC:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\instruction_decoder.v
R7
!i122 27
L0 2 272
R3
r1
!s85 0
31
!s108 1729640037.000000
!s107 opcodes.v|C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\instruction_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\instruction_decoder.v|
!i113 1
R5
R6
vleft
R8
!i10b 1
!s100 jh@N3m`PD]OWcjK1?Okc31
R0
Iza@YgVU^?Ph5Y0Bj8;:?n1
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v
!i122 6
L0 1 17
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/left.v|
!i113 1
R5
R6
vmemory
!s110 1729640921
!i10b 1
!s100 `M=2<d63U9C;eHQ<odY?`0
R0
II=XWHZ26ig;AZ<@5mDgg>0
R1
R2
w1729640917
8C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\memory.v
FC:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\memory.v
!i122 32
L0 9 48
R3
r1
!s85 0
31
!s108 1729640921.000000
!s107 C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\tyler_hyposvu\UW\ece552\ece552_project\demo1\verilog\memory.v|
!i113 1
R5
R6
vmemory2c
R8
!i10b 1
!s100 PelNY3`KSc3HL`Z[iMj4[3
R0
IPQW1;UWFokI@BkP6NY3TR3
R1
R2
R12
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v
!i122 8
L0 35 57
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory2c.v|
!i113 1
R5
R6
vmux2_1
Z14 !s110 1729638506
!i10b 1
!s100 cFH0XY<NfO<6PNdMN0Dg10
R0
I0>kn>Y@i5CF0PQGDTXYcW2
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v
!i122 9
L0 1 10
R3
r1
!s85 0
31
R11
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux2_1.v|
!i113 1
R5
R6
vmux4_1
R14
!i10b 1
!s100 nDI6dnYXM:?5UFPl]Z8lE0
R0
IiK1SQe4HWDhzb0BPVg6:g2
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v
!i122 10
L0 1 14
R3
r1
!s85 0
31
Z15 !s108 1729638506.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v|
!i113 1
R5
R6
vmux8_1
R14
!i10b 1
!s100 zZi1M^E`iD^]YDA4XjIHK2
R0
I6V5?jchV7eH_0:l3DJMTo1
R1
R2
R9
Z16 8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux8_1.v
Z17 FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux8_1.v
!i122 11
L0 1 25
R3
r1
!s85 0
31
R15
Z18 !s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux8_1.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux8_1.v|
!i113 1
R5
R6
Xmux8_1_v_unit
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R14
VJWdgJDDBJCV:ZQSedV`3Z3
r1
!s85 0
!i10b 1
!s100 RW2T9UbifB``hLbBLHQ0Q3
IJWdgJDDBJCV:ZQSedV`3Z3
!i103 1
S1
R2
R9
R16
R17
!i122 11
L0 25 0
R3
31
R15
R18
R19
!i113 1
R5
R6
vnand2
R14
!i10b 1
!s100 PQLU1b2dKFzAXIo;U:CT50
R0
I5eCeh5gc5diHfW@>DBzMJ0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v
!i122 12
Z20 L0 7 5
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/nand2.v|
!i113 1
R5
R6
vpc
R14
!i10b 1
!s100 cT5geWnGOP6I>70PkV@9c2
R0
I70cZ^MBdV`Pl8g86Qi=[X1
R1
R2
w1729628978
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/pc.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/pc.v
!i122 13
L0 1 8
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/pc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/pc.v|
!i113 1
R5
R6
vproc
!s110 1729641482
!i10b 1
!s100 NeZ=X8@`WJWk]SU10Mkm:3
R0
IdPdUQbdig:;>HYbcL9Dcf3
R1
R2
w1729641477
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v
!i122 38
L0 5 51
R3
r1
!s85 0
31
!s108 1729641482.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v|
!i113 1
R5
R6
vproc_hier
R14
!i10b 1
!s100 :2:adJ99Ykdh5OUKlOh=O1
R0
Im;=^9:l?m^@jM>NFU_ZWF0
R1
R2
R12
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v
!i122 14
L0 6 24
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier.v|
!i113 1
R5
R6
vproc_hier_bench
!s110 1729641037
!i10b 1
!s100 6Y7PRze:ldcI_zzH`8iR[1
R0
I16CVEYzLhhfbF1YVhf>5o0
R1
R2
w1729641033
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v
!i122 34
L0 5 154
R3
r1
!s85 0
31
!s108 1729641036.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v|
!i113 1
R5
R6
vregFile
R14
!i10b 1
!s100 kel:><5Y:e^;GlTzI@ei50
R0
IC<6m2F>9M2=f;GniVz;>`3
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile.v
!i122 16
L0 10 43
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile.v|
!i113 1
R5
R6
nreg@file
vregFile_bypass
R14
!i10b 1
!s100 YCS15VZfPli;h<efgFkQD2
R0
IFKVZbUk<cl5g1Cn?j<56H0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v
!i122 17
L0 8 28
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile_bypass.v|
!i113 1
R5
R6
nreg@file_bypass
vregister
R14
!i10b 1
!s100 f0`QVR9:1jm:@ZZ`dEC5i3
R0
IdZ0PJzKn4F:QHlPPE3J<b2
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v
!i122 18
L0 1 18
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/register.v|
!i113 1
R5
R6
vright
R14
!i10b 1
!s100 @:>IG@6VTBlYfNECB>geX1
R0
ImHHDV84`N=?:AE]LBGnVG3
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v
!i122 19
L0 1 24
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/right.v|
!i113 1
R5
R6
vshifter
Z21 !s110 1729638507
!i10b 1
!s100 c=8a[ek_g]anKmkme>;782
R0
IK2IUQzo>K1m<X3NQQmhZa0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v
!i122 20
L0 10 21
R3
r1
!s85 0
31
R15
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/shifter.v|
!i113 1
R5
R6
vwb
!s110 1729640218
!i10b 1
!s100 lAhRAWZNIc`CUP1l`76jX0
R0
I^AGChn^L9oiSDf]QZ@jU:3
R1
R2
w1729640215
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v
!i122 30
R13
R3
r1
!s85 0
31
!s108 1729640218.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v|
!i113 1
R5
R6
vxor2
R21
!i10b 1
!s100 0DonST9cQgZDA3mMR]8Un2
R0
INS>^O[^d8@P>R3]n<Fz<G0
R1
R2
R9
8C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v
FC:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v
!i122 21
R20
R3
r1
!s85 0
31
!s108 1729638507.000000
!s107 C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/xor2.v|
!i113 1
R5
R6
