/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x10e8)
#define image_0_ghost_reporting_1st_wakeup_request        (0x10e8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x904)
#define image_0_budget_allocator_1st_wakeup_request        (0x904)
#define image_0_start_task_debug_routine        (0x94)
#define image_0_debug_routine        (0x94)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x5c0)
#define image_0_ds_tx_task_wakeup_request        (0x5c0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xc18)
#define image_0_flush_task_1st_wakeup_request        (0xc18)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x14d0)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x14d0)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x1560)
#define image_0_service_queues_tx_task_wakeup_request        (0x1560)
#define image_0_start_task_budget_allocator_sq_1st_wakeup_request        (0x17b8)
#define image_0_budget_allocator_sq_1st_wakeup_request        (0x17b8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x178)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x178)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x7f8)
#define image_0_ds_tx_scheduling_action_not_valid        (0x8c0)
#define image_0_basic_scheduler_update_dwrr        (0xdbc)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0xecc)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0xedc)
#define image_0_complex_scheduler_update_dwrr_queues        (0xeec)
#define image_0_basic_rate_limiter_complex_scheduler        (0xefc)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0xf34)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0xf68)
#define image_0_basic_rate_limiter_queue_with_bs        (0xfbc)
#define image_0_complex_rate_limiter_queue_sir        (0xff8)
#define image_0_complex_rate_limiter_queue_pir        (0x1034)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x1070)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x10ac)
#define image_0_scheduling_service_queues_update_status        (0x168c)
#define image_0_scheduling_service_queues_action_not_valid        (0x1780)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0x54)
#define image_1_processing_wakeup_request        (0x54)
#define image_1_start_task_debug_routine        (0x2a0c)
#define image_1_debug_routine        (0x2a0c)
#define image_1_start_task_cpu_rx_wakeup_request        (0x392c)
#define image_1_cpu_rx_wakeup_request        (0x392c)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x4030)
#define image_1_cpu_recycle_wakeup_request        (0x4030)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x4184)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x4184)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3c78)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x3c78)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x2af0)
#define image_1_cpu_rx_copy_wakeup_request        (0x2af0)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x5180)
#define image_1_spdsvc_gen_wakeup_request        (0x5180)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x5410)
#define image_1_common_reprocessing_wakeup_request        (0x5410)
#define image_1_debug_routine_handler        (0xc)
#define image_1_processing_check_wlan_llcsnap        (0x850)
#define image_1_processing_done        (0xab0)
#define image_1_action_gpe        (0x1be0)
#define image_1_action_exception        (0x1bf4)
#define image_1_gpe_sop_push_replace_ddr_sram_32        (0x1c34)
#define image_1_gpe_sop_push_replace_sram_32_64        (0x1c78)
#define image_1_gpe_sop_push_replace_sram_64        (0x1c8c)
#define image_1_gpe_sop_push_replace_sram_64_32        (0x1ca0)
#define image_1_gpe_sop_pull_replace_ddr_sram_32        (0x1cb4)
#define image_1_gpe_sop_pull_replace_sram_32_64        (0x1cf8)
#define image_1_gpe_sop_pull_replace_sram_64        (0x1d48)
#define image_1_gpe_sop_pull_replace_sram_64_32        (0x1d84)
#define image_1_gpe_replace_pointer_32_sram        (0x1dd4)
#define image_1_gpe_replace_pointer_64_sram        (0x1df8)
#define image_1_gpe_replace_16        (0x1e1c)
#define image_1_gpe_replace_32        (0x1e50)
#define image_1_gpe_replace_bits_16        (0x1e74)
#define image_1_gpe_copy_add_16_cl        (0x1ea0)
#define image_1_gpe_copy_add_16_sram        (0x1eac)
#define image_1_gpe_copy_bits_16_cl        (0x1ef4)
#define image_1_gpe_copy_bits_16_sram        (0x1f00)
#define image_1_gpe_insert_16        (0x1f48)
#define image_1_gpe_delete_16        (0x1fb0)
#define image_1_gpe_decrement_8        (0x1ff0)
#define image_1_gpe_apply_icsum_16        (0x2014)
#define image_1_gpe_apply_icsum_nz_16        (0x2038)
#define image_1_gpe_compute_csum_16_cl        (0x2074)
#define image_1_gpe_compute_csum_16_sram        (0x2080)
#define image_1_gpe_buffer_copy_16_sram        (0x20c0)
#define image_1_gpe_buffer_copy_16_ddr        (0x20ec)
#define image_1_tcam_cmd_ic_submit        (0x214c)
#define image_1_tcam_cmd_outer_tpid        (0x2190)
#define image_1_tcam_cmd_inner_tpid        (0x21a8)
#define image_1_tcam_cmd_ethertype        (0x21c0)
#define image_1_tcam_cmd_outer_vid        (0x21d8)
#define image_1_tcam_cmd_inner_vid        (0x21f0)
#define image_1_tcam_cmd_outer_pbit        (0x2208)
#define image_1_tcam_cmd_inner_pbit        (0x2220)
#define image_1_tcam_cmd_vlan_num        (0x2238)
#define image_1_tcam_cmd_ip_protocol        (0x2250)
#define image_1_tcam_cmd_l3_protocol        (0x2268)
#define image_1_tcam_cmd_tos        (0x2280)
#define image_1_tcam_cmd_network_layer        (0x2298)
#define image_1_tcam_cmd_ingress_port        (0x22b8)
#define image_1_tcam_cmd_gem_flow        (0x22d0)
#define image_1_tcam_cmd_ipv6_label        (0x22e8)
#define image_1_tcam_cmd_src_ip        (0x2314)
#define image_1_tcam_cmd_src_ipv6_masked        (0x2368)
#define image_1_tcam_cmd_dst_ip        (0x239c)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x23f0)
#define image_1_tcam_cmd_src_port        (0x2424)
#define image_1_tcam_cmd_dst_port        (0x243c)
#define image_1_tcam_cmd_src_mac        (0x2454)
#define image_1_tcam_cmd_dst_mac        (0x2480)
#define image_1_tcam_cmd_generic_l2        (0x24ac)
#define image_1_tcam_cmd_generic_l3        (0x24e0)
#define image_1_tcam_cmd_generic_l4        (0x2514)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0x178)
#define image_2_processing_wakeup_request        (0x178)
#define image_2_start_task_cpu_tx_wakeup_request        (0x2b30)
#define image_2_cpu_tx_wakeup_request        (0x2b30)
#define image_2_cpu_tx_read_ring_indices        (0x2b30)
#define image_2_start_task_debug_routine        (0x54)
#define image_2_debug_routine        (0x54)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x31b4)
#define image_2_cpu_recycle_wakeup_request        (0x31b4)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x3600)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x3600)
#define image_2_debug_routine_handler        (0xc)
#define image_2_processing_check_wlan_llcsnap        (0x974)
#define image_2_processing_done        (0xbd4)
#define image_2_action_gpe        (0x1d04)
#define image_2_action_exception        (0x1d18)
#define image_2_gpe_sop_push_replace_ddr_sram_32        (0x1d58)
#define image_2_gpe_sop_push_replace_sram_32_64        (0x1d9c)
#define image_2_gpe_sop_push_replace_sram_64        (0x1db0)
#define image_2_gpe_sop_push_replace_sram_64_32        (0x1dc4)
#define image_2_gpe_sop_pull_replace_ddr_sram_32        (0x1dd8)
#define image_2_gpe_sop_pull_replace_sram_32_64        (0x1e1c)
#define image_2_gpe_sop_pull_replace_sram_64        (0x1e6c)
#define image_2_gpe_sop_pull_replace_sram_64_32        (0x1ea8)
#define image_2_gpe_replace_pointer_32_sram        (0x1ef8)
#define image_2_gpe_replace_pointer_64_sram        (0x1f1c)
#define image_2_gpe_replace_16        (0x1f40)
#define image_2_gpe_replace_32        (0x1f74)
#define image_2_gpe_replace_bits_16        (0x1f98)
#define image_2_gpe_copy_add_16_cl        (0x1fc4)
#define image_2_gpe_copy_add_16_sram        (0x1fd0)
#define image_2_gpe_copy_bits_16_cl        (0x2018)
#define image_2_gpe_copy_bits_16_sram        (0x2024)
#define image_2_gpe_insert_16        (0x206c)
#define image_2_gpe_delete_16        (0x20d4)
#define image_2_gpe_decrement_8        (0x2114)
#define image_2_gpe_apply_icsum_16        (0x2138)
#define image_2_gpe_apply_icsum_nz_16        (0x215c)
#define image_2_gpe_compute_csum_16_cl        (0x2198)
#define image_2_gpe_compute_csum_16_sram        (0x21a4)
#define image_2_gpe_buffer_copy_16_sram        (0x21e4)
#define image_2_gpe_buffer_copy_16_ddr        (0x2210)
#define image_2_tcam_cmd_ic_submit        (0x2270)
#define image_2_tcam_cmd_outer_tpid        (0x22b4)
#define image_2_tcam_cmd_inner_tpid        (0x22cc)
#define image_2_tcam_cmd_ethertype        (0x22e4)
#define image_2_tcam_cmd_outer_vid        (0x22fc)
#define image_2_tcam_cmd_inner_vid        (0x2314)
#define image_2_tcam_cmd_outer_pbit        (0x232c)
#define image_2_tcam_cmd_inner_pbit        (0x2344)
#define image_2_tcam_cmd_vlan_num        (0x235c)
#define image_2_tcam_cmd_ip_protocol        (0x2374)
#define image_2_tcam_cmd_l3_protocol        (0x238c)
#define image_2_tcam_cmd_tos        (0x23a4)
#define image_2_tcam_cmd_network_layer        (0x23bc)
#define image_2_tcam_cmd_ingress_port        (0x23dc)
#define image_2_tcam_cmd_gem_flow        (0x23f4)
#define image_2_tcam_cmd_ipv6_label        (0x240c)
#define image_2_tcam_cmd_src_ip        (0x2438)
#define image_2_tcam_cmd_src_ipv6_masked        (0x248c)
#define image_2_tcam_cmd_dst_ip        (0x24c0)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x2514)
#define image_2_tcam_cmd_src_port        (0x2548)
#define image_2_tcam_cmd_dst_port        (0x2560)
#define image_2_tcam_cmd_src_mac        (0x2578)
#define image_2_tcam_cmd_dst_mac        (0x25a4)
#define image_2_tcam_cmd_generic_l2        (0x25d0)
#define image_2_tcam_cmd_generic_l3        (0x2604)
#define image_2_tcam_cmd_generic_l4        (0x2638)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x17ec)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x17ec)
#define image_3_start_task_tx_task_1st_wakeup_request        (0x2c0)
#define image_3_tx_task_1st_wakeup_request        (0x2c0)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1a7c)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1a7c)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x89c)
#define image_3_epon_tx_task_wakeup_request        (0x89c)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xbb8)
#define image_3_budget_allocator_1st_wakeup_request        (0xbb8)
#define image_3_start_task_debug_routine        (0xdc)
#define image_3_debug_routine        (0xdc)
#define image_3_start_task_gpon_control_wakeup_request        (0x1c0)
#define image_3_gpon_control_wakeup_request        (0x1c0)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0xf1c)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0xf1c)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1540)
#define image_3_flush_task_1st_wakeup_request        (0x1540)
#define image_3_start_task_wan_tx_ddr_read_1st_wakeup_request        (0x11d8)
#define image_3_wan_tx_ddr_read_1st_wakeup_request        (0x11d8)
#define image_3_start_task_wan_tx_psram_write_1st_wakeup_request        (0x13d4)
#define image_3_wan_tx_psram_write_1st_wakeup_request        (0x13d4)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0x618)
#define image_3_scheduling_action_not_valid        (0x7e0)
#define image_3_basic_scheduler_update_dwrr        (0xa14)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0xb74)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0xb84)
#define image_3_complex_scheduler_update_dwrr_queues        (0xb94)
#define image_3_basic_rate_limiter_complex_scheduler        (0xfd8)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1010)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x1044)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1098)
#define image_3_ovl_rate_limiter        (0x10d4)
#define image_3_complex_rate_limiter_queue_sir        (0x10e8)
#define image_3_complex_rate_limiter_queue_pir        (0x1124)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x1160)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x119c)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x54)
#define image_4_processing_wakeup_request        (0x54)
#define image_4_start_task_debug_routine        (0x2a0c)
#define image_4_debug_routine        (0x2a0c)
#define image_4_start_task_dhd_tx_post_wakeup_request        (0x393c)
#define image_4_dhd_tx_post_wakeup_request        (0x393c)
#define image_4_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x38e4)
#define image_4_dhd_tx_post_update_fifo_wakeup_request        (0x38e4)
#define image_4_start_task_dhd_timer_1st_wakeup_request        (0x3754)
#define image_4_dhd_timer_1st_wakeup_request        (0x3754)
#define image_4_start_task_dhd_mcast_wakeup_request        (0x3160)
#define image_4_dhd_mcast_wakeup_request        (0x3160)
#define image_4_debug_routine_handler        (0xc)
#define image_4_processing_check_wlan_llcsnap        (0x850)
#define image_4_processing_done        (0xab0)
#define image_4_action_gpe        (0x1be0)
#define image_4_action_exception        (0x1bf4)
#define image_4_gpe_sop_push_replace_ddr_sram_32        (0x1c34)
#define image_4_gpe_sop_push_replace_sram_32_64        (0x1c78)
#define image_4_gpe_sop_push_replace_sram_64        (0x1c8c)
#define image_4_gpe_sop_push_replace_sram_64_32        (0x1ca0)
#define image_4_gpe_sop_pull_replace_ddr_sram_32        (0x1cb4)
#define image_4_gpe_sop_pull_replace_sram_32_64        (0x1cf8)
#define image_4_gpe_sop_pull_replace_sram_64        (0x1d48)
#define image_4_gpe_sop_pull_replace_sram_64_32        (0x1d84)
#define image_4_gpe_replace_pointer_32_sram        (0x1dd4)
#define image_4_gpe_replace_pointer_64_sram        (0x1df8)
#define image_4_gpe_replace_16        (0x1e1c)
#define image_4_gpe_replace_32        (0x1e50)
#define image_4_gpe_replace_bits_16        (0x1e74)
#define image_4_gpe_copy_add_16_cl        (0x1ea0)
#define image_4_gpe_copy_add_16_sram        (0x1eac)
#define image_4_gpe_copy_bits_16_cl        (0x1ef4)
#define image_4_gpe_copy_bits_16_sram        (0x1f00)
#define image_4_gpe_insert_16        (0x1f48)
#define image_4_gpe_delete_16        (0x1fb0)
#define image_4_gpe_decrement_8        (0x1ff0)
#define image_4_gpe_apply_icsum_16        (0x2014)
#define image_4_gpe_apply_icsum_nz_16        (0x2038)
#define image_4_gpe_compute_csum_16_cl        (0x2074)
#define image_4_gpe_compute_csum_16_sram        (0x2080)
#define image_4_gpe_buffer_copy_16_sram        (0x20c0)
#define image_4_gpe_buffer_copy_16_ddr        (0x20ec)
#define image_4_tcam_cmd_ic_submit        (0x214c)
#define image_4_tcam_cmd_outer_tpid        (0x2190)
#define image_4_tcam_cmd_inner_tpid        (0x21a8)
#define image_4_tcam_cmd_ethertype        (0x21c0)
#define image_4_tcam_cmd_outer_vid        (0x21d8)
#define image_4_tcam_cmd_inner_vid        (0x21f0)
#define image_4_tcam_cmd_outer_pbit        (0x2208)
#define image_4_tcam_cmd_inner_pbit        (0x2220)
#define image_4_tcam_cmd_vlan_num        (0x2238)
#define image_4_tcam_cmd_ip_protocol        (0x2250)
#define image_4_tcam_cmd_l3_protocol        (0x2268)
#define image_4_tcam_cmd_tos        (0x2280)
#define image_4_tcam_cmd_network_layer        (0x2298)
#define image_4_tcam_cmd_ingress_port        (0x22b8)
#define image_4_tcam_cmd_gem_flow        (0x22d0)
#define image_4_tcam_cmd_ipv6_label        (0x22e8)
#define image_4_tcam_cmd_src_ip        (0x2314)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2368)
#define image_4_tcam_cmd_dst_ip        (0x239c)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x23f0)
#define image_4_tcam_cmd_src_port        (0x2424)
#define image_4_tcam_cmd_dst_port        (0x243c)
#define image_4_tcam_cmd_src_mac        (0x2454)
#define image_4_tcam_cmd_dst_mac        (0x2480)
#define image_4_tcam_cmd_generic_l2        (0x24ac)
#define image_4_tcam_cmd_generic_l3        (0x24e0)
#define image_4_tcam_cmd_generic_l4        (0x2514)

#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#define image_5_start_task_initialization_task        (0x18)
#define image_5_initialization_task        (0x18)
#define image_5_start_task_processing_wakeup_request        (0x54)
#define image_5_processing_wakeup_request        (0x54)
#define image_5_start_task_debug_routine        (0x2a0c)
#define image_5_debug_routine        (0x2a0c)
#define image_5_start_task_dhd_tx_complete_wakeup_request        (0x2ebc)
#define image_5_dhd_tx_complete_wakeup_request        (0x2ebc)
#define image_5_start_task_dhd_rx_complete_wakeup_request        (0x31fc)
#define image_5_dhd_rx_complete_wakeup_request        (0x31fc)
#define image_5_debug_routine_handler        (0xc)
#define image_5_processing_check_wlan_llcsnap        (0x850)
#define image_5_processing_done        (0xab0)
#define image_5_action_gpe        (0x1be0)
#define image_5_action_exception        (0x1bf4)
#define image_5_gpe_sop_push_replace_ddr_sram_32        (0x1c34)
#define image_5_gpe_sop_push_replace_sram_32_64        (0x1c78)
#define image_5_gpe_sop_push_replace_sram_64        (0x1c8c)
#define image_5_gpe_sop_push_replace_sram_64_32        (0x1ca0)
#define image_5_gpe_sop_pull_replace_ddr_sram_32        (0x1cb4)
#define image_5_gpe_sop_pull_replace_sram_32_64        (0x1cf8)
#define image_5_gpe_sop_pull_replace_sram_64        (0x1d48)
#define image_5_gpe_sop_pull_replace_sram_64_32        (0x1d84)
#define image_5_gpe_replace_pointer_32_sram        (0x1dd4)
#define image_5_gpe_replace_pointer_64_sram        (0x1df8)
#define image_5_gpe_replace_16        (0x1e1c)
#define image_5_gpe_replace_32        (0x1e50)
#define image_5_gpe_replace_bits_16        (0x1e74)
#define image_5_gpe_copy_add_16_cl        (0x1ea0)
#define image_5_gpe_copy_add_16_sram        (0x1eac)
#define image_5_gpe_copy_bits_16_cl        (0x1ef4)
#define image_5_gpe_copy_bits_16_sram        (0x1f00)
#define image_5_gpe_insert_16        (0x1f48)
#define image_5_gpe_delete_16        (0x1fb0)
#define image_5_gpe_decrement_8        (0x1ff0)
#define image_5_gpe_apply_icsum_16        (0x2014)
#define image_5_gpe_apply_icsum_nz_16        (0x2038)
#define image_5_gpe_compute_csum_16_cl        (0x2074)
#define image_5_gpe_compute_csum_16_sram        (0x2080)
#define image_5_gpe_buffer_copy_16_sram        (0x20c0)
#define image_5_gpe_buffer_copy_16_ddr        (0x20ec)
#define image_5_tcam_cmd_ic_submit        (0x214c)
#define image_5_tcam_cmd_outer_tpid        (0x2190)
#define image_5_tcam_cmd_inner_tpid        (0x21a8)
#define image_5_tcam_cmd_ethertype        (0x21c0)
#define image_5_tcam_cmd_outer_vid        (0x21d8)
#define image_5_tcam_cmd_inner_vid        (0x21f0)
#define image_5_tcam_cmd_outer_pbit        (0x2208)
#define image_5_tcam_cmd_inner_pbit        (0x2220)
#define image_5_tcam_cmd_vlan_num        (0x2238)
#define image_5_tcam_cmd_ip_protocol        (0x2250)
#define image_5_tcam_cmd_l3_protocol        (0x2268)
#define image_5_tcam_cmd_tos        (0x2280)
#define image_5_tcam_cmd_network_layer        (0x2298)
#define image_5_tcam_cmd_ingress_port        (0x22b8)
#define image_5_tcam_cmd_gem_flow        (0x22d0)
#define image_5_tcam_cmd_ipv6_label        (0x22e8)
#define image_5_tcam_cmd_src_ip        (0x2314)
#define image_5_tcam_cmd_src_ipv6_masked        (0x2368)
#define image_5_tcam_cmd_dst_ip        (0x239c)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x23f0)
#define image_5_tcam_cmd_src_port        (0x2424)
#define image_5_tcam_cmd_dst_port        (0x243c)
#define image_5_tcam_cmd_src_mac        (0x2454)
#define image_5_tcam_cmd_dst_mac        (0x2480)
#define image_5_tcam_cmd_generic_l2        (0x24ac)
#define image_5_tcam_cmd_generic_l3        (0x24e0)
#define image_5_tcam_cmd_generic_l4        (0x2514)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x239c, 0x24c0, INVALID_LABEL_ADDRESS, 0x239c, 0x239c}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x23f0, 0x2514, INVALID_LABEL_ADDRESS, 0x23f0, 0x23f0}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2480, 0x25a4, INVALID_LABEL_ADDRESS, 0x2480, 0x2480}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x243c, 0x2560, INVALID_LABEL_ADDRESS, 0x243c, 0x243c}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21c0, 0x22e4, INVALID_LABEL_ADDRESS, 0x21c0, 0x21c0}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22d0, 0x23f4, INVALID_LABEL_ADDRESS, 0x22d0, 0x22d0}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x24ac, 0x25d0, INVALID_LABEL_ADDRESS, 0x24ac, 0x24ac}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x24e0, 0x2604, INVALID_LABEL_ADDRESS, 0x24e0, 0x24e0}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2514, 0x2638, INVALID_LABEL_ADDRESS, 0x2514, 0x2514}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x214c, 0x2270, INVALID_LABEL_ADDRESS, 0x214c, 0x214c}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22b8, 0x23dc, INVALID_LABEL_ADDRESS, 0x22b8, 0x22b8}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2220, 0x2344, INVALID_LABEL_ADDRESS, 0x2220, 0x2220}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21a8, 0x22cc, INVALID_LABEL_ADDRESS, 0x21a8, 0x21a8}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21f0, 0x2314, INVALID_LABEL_ADDRESS, 0x21f0, 0x21f0}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2250, 0x2374, INVALID_LABEL_ADDRESS, 0x2250, 0x2250}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22e8, 0x240c, INVALID_LABEL_ADDRESS, 0x22e8, 0x22e8}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2268, 0x238c, INVALID_LABEL_ADDRESS, 0x2268, 0x2268}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2298, 0x23bc, INVALID_LABEL_ADDRESS, 0x2298, 0x2298}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2208, 0x232c, INVALID_LABEL_ADDRESS, 0x2208, 0x2208}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2190, 0x22b4, INVALID_LABEL_ADDRESS, 0x2190, 0x2190}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21d8, 0x22fc, INVALID_LABEL_ADDRESS, 0x21d8, 0x21d8}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2314, 0x2438, INVALID_LABEL_ADDRESS, 0x2314, 0x2314}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2368, 0x248c, INVALID_LABEL_ADDRESS, 0x2368, 0x2368}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2454, 0x2578, INVALID_LABEL_ADDRESS, 0x2454, 0x2454}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2424, 0x2548, INVALID_LABEL_ADDRESS, 0x2424, 0x2424}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2280, 0x23a4, INVALID_LABEL_ADDRESS, 0x2280, 0x2280}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2238, 0x235c, INVALID_LABEL_ADDRESS, 0x2238, 0x2238}

#endif

