$date
	Thu May  8 21:10:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cmd_handler $end
$var wire 1 ! tx_send $end
$var wire 8 " tx_data [7:0] $end
$var wire 1 # cmd_ready $end
$var wire 16 $ cmd [15:0] $end
$var reg 1 % clk $end
$var reg 8 & rx_data [7:0] $end
$var reg 1 ' rx_data_ready $end
$var reg 1 ( tx_active $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 8 ) rx_data [7:0] $end
$var wire 1 ' rx_data_ready $end
$var wire 1 ( tx_active $end
$var parameter 8 * FREQUENCY_1 $end
$var parameter 8 + FREQUENCY_2 $end
$var parameter 8 , WAVE_A $end
$var parameter 8 - WAVE_B $end
$var parameter 8 . WAVE_C $end
$var reg 16 / cmd [15:0] $end
$var reg 1 # cmd_ready $end
$var reg 8 0 tx_data [7:0] $end
$var reg 1 ! tx_send $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000011 .
b1000010 -
b1000001 ,
b10 +
b1 *
$end
#0
$dumpvars
bx 0
bx /
b0 )
0(
0'
b0 &
0%
bx $
x#
bx "
x!
$end
#5000
b0 "
b0 0
0!
1%
#10000
0%
1(
1'
b1000001 &
b1000001 )
#15000
1#
b1 $
b1 /
1%
#20000
0%
0(
0'
#25000
b1 "
b1 0
1!
1%
#30000
0%
#35000
b0 "
b0 0
1%
#40000
0%
1(
1'
b1000010 &
b1000010 )
#45000
b10 $
b10 /
b1 "
b1 0
1%
#50000
0%
0(
0'
#55000
b0 "
b0 0
1%
#60000
0%
#65000
b10 "
b10 0
1%
#70000
0%
1(
1'
b1000011 &
b1000011 )
#75000
b0 "
b0 0
b100 $
b100 /
1%
#80000
0%
0(
0'
#85000
b100 "
b100 0
1%
#90000
0%
#95000
b0 "
b0 0
1%
#100000
0%
1(
1'
b11111111 &
b11111111 )
#105000
0#
b0 $
b0 /
b100 "
b100 0
1%
#110000
0%
0(
0'
#115000
b0 "
b0 0
0!
1%
#120000
0%
#125000
1%
#130000
0%
1(
1'
b1 &
b1 )
#135000
1#
b1000 $
b1000 /
1%
#140000
0%
0(
0'
#145000
b1000 "
b1000 0
1!
1%
#150000
0%
#155000
b0 "
b0 0
1%
#160000
0%
1(
1'
b10 &
b10 )
#165000
b10000 $
b10000 /
b1000 "
b1000 0
1%
#170000
0%
0(
0'
#175000
b0 "
b0 0
1%
#180000
0%
#185000
b10000 "
b10000 0
1%
#190000
0%
