# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TestBench_time_synth.v" \
"../../../../../LAB4Save9.srcs/sim_1/new/TestBench.v" \

# Do not sort compile order
nosort
