==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.887 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.887 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 107.391 ; gain = 51.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 113.133 ; gain = 57.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 137.664 ; gain = 81.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 137.664 ; gain = 81.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.574 seconds; current allocated memory: 88.880 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 89.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 91.184 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 154.191 ; gain = 98.414
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 34.243 seconds; peak allocated memory: 91.184 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.617 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.617 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 107.078 ; gain = 51.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 113.336 ; gain = 57.891
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 138.234 ; gain = 82.789
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 138.234 ; gain = 82.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.701 seconds; current allocated memory: 88.984 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 89.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 91.399 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 154.801 ; gain = 99.355
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.636 seconds; peak allocated memory: 91.399 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.906 ; gain = 46.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.906 ; gain = 46.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.602 ; gain = 52.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 113.379 ; gain = 57.805
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.594 ; gain = 82.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.594 ; gain = 82.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.824 seconds; current allocated memory: 88.984 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 89.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 91.399 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 156.109 ; gain = 100.535
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 30.062 seconds; peak allocated memory: 91.399 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.863 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.863 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.898 ; gain = 52.188
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYN 201-106] Invalid resource directive (svm.cpp:12:1) in function 'svm': Cannot find core 'RAM_2P_URAM'.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.699 ; gain = 45.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.699 ; gain = 45.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 108.027 ; gain = 52.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 114.301 ; gain = 58.434
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.000 ; gain = 82.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.000 ; gain = 82.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.168 seconds; current allocated memory: 89.100 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 89.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 91.506 MB.
WARNING: [RTMG 210-274] Memory 'svm_SupVec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 155.980 ; gain = 100.113
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.982 seconds; peak allocated memory: 91.506 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24390:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=RAM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from svm.cpp:1:
In file included from svm.cpp:2:
In file included from ./svm.h:4:
./supportvectors.h:4:8: error: unknown type name 'vector_t'
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from svm.cpp:1:
In file included from svm.cpp:2:
In file included from ./svm.h:4:
./supportvectors.h:4:8: error: unknown type name 'vector_t'
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from svm.cpp:1:
In file included from svm.cpp:3:
./supportvectors.h:4:17: error: redefinition of 'SupVec'
static vector_t SupVec[1222][18] = {0.452850,0.487946,0.492073,0.631207,0.395360,0.588323,0.573465,0.443829,0.422434,0.506414,0.476933,0.476176,0.461296,0.437082,0.433737,0.466892,0.446525,0.519262,0.444988,0.451570,0.475561,0.480033,0.771133,0.482265,0.583350,0.435514,0.480441,0.472192,0.473229,0.421233,0.481198,0.477826,0.331387,0.524343,0.465033,0.545622,0.454004,0.445572,0.422711,0.447300,0.445382,0.410372,0.530995,0.540034,0.375275,0.524109,0.427222,0.443096,0.477453,0.452952,0.464640,0.451317,0.453627,0.442647,0.450407,0.500515,0.489821,0.462476,0.431305,0.459849,0.515168,0.432933,0.421433,0.437717,0.515290,0.494094,0.503236,0.450683,0.554461,0.445590,0.451888,0.393503,0.448474,0.464104,0.486084,0.439474,0.415343,0.488554,0.504032,0.449992,0.499396,0.438459,0.404907,0.474709,0.606205,0.452185,0.421052,0.319470,0.479508,0.516323,0.532369,0.366939,0.436003,0.462926,0.416571,0.457300,0.351674,0.422535,0.492674,0.462464,0.495140,0.696467,0.440494,0.456096,0.421096,0.502944,0.462046,0.457182,0.449407,0.349226,0.418856,0.383132,0.470378,0.500527,0.417789,0.524030,0.421896,0.468255,0.591965,0.446550,0.432929,0.400963,0.438255,0.449598,0.400722,0.352649,0.493193,0.499721,0.433155,0.346674,0.449097,0.472454,0.457335,0.293184,0.546209,0.453888,0.566842,0.453238,0.452670,0.503478,0.468055,0.418973,0.393344,0.494981,0.454129,0.540595,0.367476,0.444941,0.483286,0.354152,0.461832,0.387967,0.467422,0.482984,0.474405,0.381132,0.472467,0.403240,0.508180,0.470803,0.506585,0.468367,0.510150,0.513336,0.454338,0.437615,0.438009,0.493089,0.427416,0.498115,0.484342,0.555922,0.404948,0.461579,0.412239,0.413161,0.451675,0.498441,0.462884,0.379440,0.471075,0.406278,0.475156,0.492170,0.498160,0.407923,0.469220,0.735920,0.448797,0.447576,0.475026,0.447516,0.461182,0.503710,0.411708,0.404939,0.448478,0.375246,0.269356,0.444059,0.400146,0.404775,0.474596,0.498092,0.404900,0.259018,0.451527,0.483672,0.510611,0.470782,0.459557,0.438913,0.449328,0.599019,0.468439,0.453802,0.437654,0.698685,0.462913,0.554501,0.457374,0.478828,0.486094,0.527047,0.610014,0.429886,0.431734,0.444855,0.475447,0.443685,0.449027,0.445386,0.463187,0.416030,0.464488,0.442640,0.442214,0.440329,0.480631,0.518292,0.451977,0.530211,0.601622,0.463509,0.428107,0.423815,0.467087,0.523608,0.445030,0.523042,0.467788,0.120570,0.452611,0.404972,0.653491,0.346928,0.459853,0.460352,0.484326,0.442284,0.301261,0.516010,0.425103,0.531534,0.456510,0.466835,0.475217,0.490009,0.491519,0.441989,0.446093,0.513143,0.499055,0.454649,0.443937,0.402232,0.437656,0.448512,0.481456,0.508193,0.387824,0.515254,0.526037,0.462064,0.454862,0.449631,0.556616,0.460792,0.409354,0.537228,0.318625,0.450997,0.453669,0.454711,0.485436,0.455880,0.485566,0.461645,0.522690,0.449746,0.404711,0.442021,0.647419,0.458486,0.393382,0.421154,0.368733,0.478394,0.400523,0.494138,0.618398,0.455146,0.418545,0.452790,0.470344,0.435165,0.462358,0.420327,0.457188,0.463594,0.476556,0.348010,0.328555,0.421272,0.480419,0.526206,0.471840,0.464772,0.376966,0.398459,0.449897,0.420385,0.467519,0.501226,0.440666,0.512494,0.502010,0.456518,0.290883,0.458492,0.456661,0.528628,0.557954,0.430498,0.531921,0.450649,0.461035,0.417485,0.272801,0.513570,0.483152,0.404178,0.391230,0.378535,0.438859,0.434511,0.305759,0.422006,0.459113,0.460878,0.505122,0.109721,0.187979,0.520356,0.456769,0.442298,0.421889,0.437122,0.411897,0.232878,0.454311,0.457732,0.434537,0.460472,0.454651,0.440445,0.448135,0.473009,0.456041,0.404573,0.461641,0.458718,0.506403,0.444233,0.450206,0.497120,0.507342,0.506939,0.448269,0.463519,0.441861,0.663562,0.432108,0.663080,0.454505,0.503585,0.432170,0.405678,0.450024,0.626341,0.452153,0.459519,0.497582,0.472636,0.441161,0.482827,0.424455,0.454292,0.459671,0.424795,0.464640,0.348966,0.619800,0.479559,0.460529,0.499531,0.455830,0.440491,0.421009,0.466902,0.446961,0.466162,0.438112,0.584220,0.490939,0.452644,0.455313,0.432118,0.611978,0.440523,0.447114,0.443955,0.354920,0.440026,0.483043,0.480981,0.463369,0.432747,0.149978,0.457447,0.501184,0.442131,0.457728,0.451912,0.452269,0.437619,0.358724,0.460321,0.481701,0.461046,0.461403,0.427070,0.503152,0.737427,0.384874,0.462605,0.436551,0.440449,0.483022,0.525967,0.441093,0.460622,0.461094,0.482609,0.533242,0.424284,0.542991,0.470689,0.419965,0.494107,0.525146,0.503125,0.476834,0.392292,0.442373,0.566637,0.430535,0.429623,0.560664,0.483930,0.492711,0.453026,0.456030,0.574462,0.418610,0.453523,0.459700,0.405885,0.343356,0.483957,0.388827,0.536801,0.481215,0.565816,0.451078,0.469007,0.419852,0.360020,0.474065,0.492957,0.462688,0.598247,0.439913,0.461330,0.369270,0.455877,0.421665,0.488251,0.411561,0.469286,0.514739,0.481209,0.518433,0.432647,0.444596,0.432271,0.620579,0.483463,0.369888,0.408708,0.527253,0.349439,0.464668,0.417591,0.465775,0.557859,0.416262,0.494090,0.454392,0.439269,0.456785,0.455227,0.476184,0.481292,0.431983,0.444399,0.455398,0.485588,0.490425,0.449155,0.425956,0.540621,0.615790,0.486293,0.449953,0.556700,0.436737,0.470585,0.753783,0.469969,0.469961,0.738102,0.460596,0.451509,0.521205,0.416808,0.449239,0.446630,0.569790,0.529038,0.453084,0.444549,0.429673,0.415271,0.433121,0.470016,0.433973,0.445897,0.496168,0.420442,0.379013,0.472571,0.477615,0.458310,0.464020,0.534473,0.478164,0.431238,0.599965,0.390698,0.548121,0.359585,0.454250,0.363346,0.459987,0.486122,0.366841,0.446877,0.571023,0.513939,0.509082,0.603492,0.459090,0.453383,0.431500,0.447456,0.413250,0.443228,0.488435,0.450889,0.406698,0.499426,0.457678,0.510937,0.438137,0.513018,0.502269,0.460551,0.474819,0.540347,0.719254,0.499577,0.478517,0.437731,0.430223,0.458036,0.444965,0.447025,0.478768,0.305081,0.384617,0.553579,0.598440,0.411961,0.406087,0.468409,0.493462,0.459038,0.474087,0.439707,0.460408,0.490862,0.460362,0.641654,0.459417,0.508805,0.498254,0.508585,0.437706,0.439641,0.553876,0.493306,0.446884,0.402977,0.475027,0.416864,0.426669,0.469402,0.477590,0.490648,0.318657,0.530768,0.369253,0.456760,0.687315,0.479061,0.413398,0.449226,0.456161,0.481498,0.686466,0.426687,0.438033,0.445188,0.439313,0.642399,0.468494,0.428497,0.477276,0.448416,0.477964,0.466124,0.454807,0.479445,0.503375,0.382973,0.473714,0.473063,0.439665,0.410189,0.420042,0.553444,0.699962,0.456516,0.440285,0.475092,0.476525,0.424406,0.430164,0.502056,0.491583,0.349779,0.516177,0.498196,0.496270,0.488419,0.487515,0.450994,0.442043,0.450328,0.469532,0.476441,0.398839,0.520269,0.321834,0.459406,0.421832,0.440195,0.438266,0.504252,0.563769,0.446263,0.413791,0.424378,0.430071,0.476101,0.448545,0.512704,0.467926,0.457968,0.454122,0.387647,0.492389,0.440077,0.427541,0.466530,0.452786,0.458985,0.465817,0.402337,0.449303,0.475334,0.412429,0.469602,0.504875,0.472551,0.450525,0.479797,0.406118,0.497082,0.628300,0.619485,0.473525,0.463213,0.442043,0.389499,0.436357,0.360575,0.489722,0.424475,0.557628,0.410957,0.461182,0.439500,0.443122,0.366245,0.427842,0.451390,0.418472,0.471844,0.461953,0.453597,0.495352,0.475044,0.460926,0.435103,0.453734,0.450781,0.456700,0.445510,0.474071,0.318168,0.474234,0.427475,0.442300,0.519031,0.438234,0.542947,0.598417,0.441127,0.478682,0.520414,0.467054,0.433008,0.487899,0.456186,0.472814,0.554913,0.431852,0.434335,0.485753,0.498447,0.483022,0.414988,0.503165,0.447914,0.476080,0.465024,0.638704,0.358566,0.554358,0.484043,0.457506,0.416566,0.698478,0.388227,0.512597,0.461084,0.568983,0.427527,0.470022,0.462358,0.473089,0.143142,0.520474,0.461065,0.535567,0.526763,0.486457,0.450191,0.474970,0.468394,0.465242,0.515831,0.418604,0.456133,0.499025,0.461287,0.426136,0.407807,0.451045,0.443003,0.491035,0.468204,0.459090,0.457610,0.429494,0.534613,0.479230,0.466443,0.400275,0.411450,0.492474,0.542098,0.504320,0.457386,0.497375,0.406453,0.450810,0.477548,0.443079,0.486431,0.462963,0.469745,0.492857,0.463243,0.438149,0.492981,0.417140,0.523705,0.512448,0.417063,0.452596,0.454276,0.450354,0.412695,0.486658,0.424564,0.447937,0.444538,0.532973,0.465233,0.388128,0.511860,0.496473,0.446930,0.428815,0.431953,0.441202,0.717046,0.569766,0.443978,0.490026,0.469366,0.592995,0.574443,0.471801,0.268526,0.491198,0.420596,0.394767,0.409067,0.584991,0.526534,0.456987,0.499393,0.404180,0.470589,0.483956,0.559812,0.457159,0.437590,0.434446,0.415516,0.497084,0.462113,0.436980,0.476680,0.403608,0.489973,0.445241,0.420723,0.505358,0.441342,0.520142,0.465621,0.453203,0.463061,0.360020,0.475941,0.406183,0.410120,0.369686,0.408291,0.429384,0.426353,0.466970,0.453665,0.227982,0.393427,0.445282,0.484281,0.760733,0.446842,0.436481,0.390028,0.413786,0.426663,0.458404,0.448942,0.457551,0.491319,0.457468,0.464360,0.565816,0.468941,0.418667,0.457307,0.397221,0.454987,0.498924,0.416779,0.500515,0.496350,0.408165,0.488396,0.474689,0.469481,0.452210,0.536463,0.538312,0.424234,0.427205,0.463718,0.427813,0.525152,0.459688,0.455208,0.412431,0.466535,0.420825,0.480096,0.493690,0.404826,0.529636,0.424497,0.409325,0.309932,0.485694,0.461141,0.414076,0.513747,0.443353,0.538103,0.467271,0.492454,0.590288,0.494774,0.465664,0.480099,0.454205,0.464311,0.456013,0.293184,0.470227,0.444790,0.361136,0.389671,0.486213,0.467464,0.336129,0.403956,0.419388,0.316273,0.417591,0.478192,0.455465,0.697926,0.422959,0.665830,0.500482,0.495803,0.396840,0.482880,0.444952,0.479135,0.481700,0.493098,0.439860,0.426701,0.472167,0.367056,0.485752,0.455812,0.451362,0.497126,0.423187,0.451500,0.643389,0.480051,0.463248,0.479142,0.497833,0.450292,0.446349,0.505391,0.538629,0.531037,0.458601,0.492922,0.451762,0.460110,0.400038,0.423040,0.459062,0.468931,0.453661,0.442278,0.458314,0.496032,0.468926,0.446310,0.424006,0.928750,0.508103,0.333746,0.487881,0.476078,0.411037,0.509052,0.406233,0.455649,0.446096,0.470160,0.607520,0.435430,0.453866,0.472651,0.504875,0.468340,0.441278,0.464430,0.452169,0.494146,0.456576,0.481611,0.373134,0.511173,0.107774,0.562921,0.562099,0.332618,0.503334,0.432820,0.404481,0.432543,0.481225,0.409988,0.437201,0.478848,0.436200,0.346735,0.440262,0.462743,0.444552,0.458316,0.549056,0.498666,0.616424,0.460467,0.467570,0.463790,0.436768,0.438344,0.430440,0.520480,0.422341,0.451495,0.517359,0.588737,0.418581,0.370769,0.431250,0.431557,0.431188,0.463901,0.480109,0.456246,0.465817,0.452244,0.534484,0.673951,0.397832,0.416086,0.444941,0.539928,0.478524,0.370593,0.443087,0.408585,0.402683,0.527906,0.591244,0.702228,0.486979,0.411324,0.437470,0.468573,0.466380,0.443373,0.283655,0.432604,0.506280,0.509712,0.507347,0.448191,0.440953,0.502750,0.484814,0.393564,0.457429,0.475031,0.463309,0.466091,0.378566,0.436840,0.372261,0.478552,0.563733,0.480417,0.492981,0.409572,0.481445,0.482638,0.434838,0.486604,0.376557,0.517603,0.360928,0.443612,0.488524,0.398887,0.458342,0.484762,0.476901,0.420292,0.393385,0.433151,0.490756,0.436616,0.465154,0.566063,0.523366,0.437926,0.485133,0.463237,0.551226,0.488166,0.556616,0.482955,0.448649,0.450595,0.472806,0.463353,0.487526,0.469429,0.407782,0.523301,0.412367,0.454698,0.458153,0.417237,0.443553,0.457828,0.476033,0.451621,0.466542,0.420927,0.456815,0.442577,0.509961,0.425493,0.454106,0.424562,0.458232,0.453330,0.413494,0.465904,0.449033,0.470125,0.467085,0.431097,
                ^
./supportvectors.h:4:17: note: previous definition is here
static vector_t SupVec[1222][18] = {0.452850,0.487946,0.492073,0.631207,0.395360,0.588323,0.573465,0.443829,0.422434,0.506414,0.476933,0.476176,0.461296,0.437082,0.433737,0.466892,0.446525,0.519262,0.444988,0.451570,0.475561,0.480033,0.771133,0.482265,0.583350,0.435514,0.480441,0.472192,0.473229,0.421233,0.481198,0.477826,0.331387,0.524343,0.465033,0.545622,0.454004,0.445572,0.422711,0.447300,0.445382,0.410372,0.530995,0.540034,0.375275,0.524109,0.427222,0.443096,0.477453,0.452952,0.464640,0.451317,0.453627,0.442647,0.450407,0.500515,0.489821,0.462476,0.431305,0.459849,0.515168,0.432933,0.421433,0.437717,0.515290,0.494094,0.503236,0.450683,0.554461,0.445590,0.451888,0.393503,0.448474,0.464104,0.486084,0.439474,0.415343,0.488554,0.504032,0.449992,0.499396,0.438459,0.404907,0.474709,0.606205,0.452185,0.421052,0.319470,0.479508,0.516323,0.532369,0.366939,0.436003,0.462926,0.416571,0.457300,0.351674,0.422535,0.492674,0.462464,0.495140,0.696467,0.440494,0.456096,0.421096,0.502944,0.462046,0.457182,0.449407,0.349226,0.418856,0.383132,0.470378,0.500527,0.417789,0.524030,0.421896,0.468255,0.591965,0.446550,0.432929,0.400963,0.438255,0.449598,0.400722,0.352649,0.493193,0.499721,0.433155,0.346674,0.449097,0.472454,0.457335,0.293184,0.546209,0.453888,0.566842,0.453238,0.452670,0.503478,0.468055,0.418973,0.393344,0.494981,0.454129,0.540595,0.367476,0.444941,0.483286,0.354152,0.461832,0.387967,0.467422,0.482984,0.474405,0.381132,0.472467,0.403240,0.508180,0.470803,0.506585,0.468367,0.510150,0.513336,0.454338,0.437615,0.438009,0.493089,0.427416,0.498115,0.484342,0.555922,0.404948,0.461579,0.412239,0.413161,0.451675,0.498441,0.462884,0.379440,0.471075,0.406278,0.475156,0.492170,0.498160,0.407923,0.469220,0.735920,0.448797,0.447576,0.475026,0.447516,0.461182,0.503710,0.411708,0.404939,0.448478,0.375246,0.269356,0.444059,0.400146,0.404775,0.474596,0.498092,0.404900,0.259018,0.451527,0.483672,0.510611,0.470782,0.459557,0.438913,0.449328,0.599019,0.468439,0.453802,0.437654,0.698685,0.462913,0.554501,0.457374,0.478828,0.486094,0.527047,0.610014,0.429886,0.431734,0.444855,0.475447,0.443685,0.449027,0.445386,0.463187,0.416030,0.464488,0.442640,0.442214,0.440329,0.480631,0.518292,0.451977,0.530211,0.601622,0.463509,0.428107,0.423815,0.467087,0.523608,0.445030,0.523042,0.467788,0.120570,0.452611,0.404972,0.653491,0.346928,0.459853,0.460352,0.484326,0.442284,0.301261,0.516010,0.425103,0.531534,0.456510,0.466835,0.475217,0.490009,0.491519,0.441989,0.446093,0.513143,0.499055,0.454649,0.443937,0.402232,0.437656,0.448512,0.481456,0.508193,0.387824,0.515254,0.526037,0.462064,0.454862,0.449631,0.556616,0.460792,0.409354,0.537228,0.318625,0.450997,0.453669,0.454711,0.485436,0.455880,0.485566,0.461645,0.522690,0.449746,0.404711,0.442021,0.647419,0.458486,0.393382,0.421154,0.368733,0.478394,0.400523,0.494138,0.618398,0.455146,0.418545,0.452790,0.470344,0.435165,0.462358,0.420327,0.457188,0.463594,0.476556,0.348010,0.328555,0.421272,0.480419,0.526206,0.471840,0.464772,0.376966,0.398459,0.449897,0.420385,0.467519,0.501226,0.440666,0.512494,0.502010,0.456518,0.290883,0.458492,0.456661,0.528628,0.557954,0.430498,0.531921,0.450649,0.461035,0.417485,0.272801,0.513570,0.483152,0.404178,0.391230,0.378535,0.438859,0.434511,0.305759,0.422006,0.459113,0.460878,0.505122,0.109721,0.187979,0.520356,0.456769,0.442298,0.421889,0.437122,0.411897,0.232878,0.454311,0.457732,0.434537,0.460472,0.454651,0.440445,0.448135,0.473009,0.456041,0.404573,0.461641,0.458718,0.506403,0.444233,0.450206,0.497120,0.507342,0.506939,0.448269,0.463519,0.441861,0.663562,0.432108,0.663080,0.454505,0.503585,0.432170,0.405678,0.450024,0.626341,0.452153,0.459519,0.497582,0.472636,0.441161,0.482827,0.424455,0.454292,0.459671,0.424795,0.464640,0.348966,0.619800,0.479559,0.460529,0.499531,0.455830,0.440491,0.421009,0.466902,0.446961,0.466162,0.438112,0.584220,0.490939,0.452644,0.455313,0.432118,0.611978,0.440523,0.447114,0.443955,0.354920,0.440026,0.483043,0.480981,0.463369,0.432747,0.149978,0.457447,0.501184,0.442131,0.457728,0.451912,0.452269,0.437619,0.358724,0.460321,0.481701,0.461046,0.461403,0.427070,0.503152,0.737427,0.384874,0.462605,0.436551,0.440449,0.483022,0.525967,0.441093,0.460622,0.461094,0.482609,0.533242,0.424284,0.542991,0.470689,0.419965,0.494107,0.525146,0.503125,0.476834,0.392292,0.442373,0.566637,0.430535,0.429623,0.560664,0.483930,0.492711,0.453026,0.456030,0.574462,0.418610,0.453523,0.459700,0.405885,0.343356,0.483957,0.388827,0.536801,0.481215,0.565816,0.451078,0.469007,0.419852,0.360020,0.474065,0.492957,0.462688,0.598247,0.439913,0.461330,0.369270,0.455877,0.421665,0.488251,0.411561,0.469286,0.514739,0.481209,0.518433,0.432647,0.444596,0.432271,0.620579,0.483463,0.369888,0.408708,0.527253,0.349439,0.464668,0.417591,0.465775,0.557859,0.416262,0.494090,0.454392,0.439269,0.456785,0.455227,0.476184,0.481292,0.431983,0.444399,0.455398,0.485588,0.490425,0.449155,0.425956,0.540621,0.615790,0.486293,0.449953,0.556700,0.436737,0.470585,0.753783,0.469969,0.469961,0.738102,0.460596,0.451509,0.521205,0.416808,0.449239,0.446630,0.569790,0.529038,0.453084,0.444549,0.429673,0.415271,0.433121,0.470016,0.433973,0.445897,0.496168,0.420442,0.379013,0.472571,0.477615,0.458310,0.464020,0.534473,0.478164,0.431238,0.599965,0.390698,0.548121,0.359585,0.454250,0.363346,0.459987,0.486122,0.366841,0.446877,0.571023,0.513939,0.509082,0.603492,0.459090,0.453383,0.431500,0.447456,0.413250,0.443228,0.488435,0.450889,0.406698,0.499426,0.457678,0.510937,0.438137,0.513018,0.502269,0.460551,0.474819,0.540347,0.719254,0.499577,0.478517,0.437731,0.430223,0.458036,0.444965,0.447025,0.478768,0.305081,0.384617,0.553579,0.598440,0.411961,0.406087,0.468409,0.493462,0.459038,0.474087,0.439707,0.460408,0.490862,0.460362,0.641654,0.459417,0.508805,0.498254,0.508585,0.437706,0.439641,0.553876,0.493306,0.446884,0.402977,0.475027,0.416864,0.426669,0.469402,0.477590,0.490648,0.318657,0.530768,0.369253,0.456760,0.687315,0.479061,0.413398,0.449226,0.456161,0.481498,0.686466,0.426687,0.438033,0.445188,0.439313,0.642399,0.468494,0.428497,0.477276,0.448416,0.477964,0.466124,0.454807,0.479445,0.503375,0.382973,0.473714,0.473063,0.439665,0.410189,0.420042,0.553444,0.699962,0.456516,0.440285,0.475092,0.476525,0.424406,0.430164,0.502056,0.491583,0.349779,0.516177,0.498196,0.496270,0.488419,0.487515,0.450994,0.442043,0.450328,0.469532,0.476441,0.398839,0.520269,0.321834,0.459406,0.421832,0.440195,0.438266,0.504252,0.563769,0.446263,0.413791,0.424378,0.430071,0.476101,0.448545,0.512704,0.467926,0.457968,0.454122,0.387647,0.492389,0.440077,0.427541,0.466530,0.452786,0.458985,0.465817,0.402337,0.449303,0.475334,0.412429,0.469602,0.504875,0.472551,0.450525,0.479797,0.406118,0.497082,0.628300,0.619485,0.473525,0.463213,0.442043,0.389499,0.436357,0.360575,0.489722,0.424475,0.557628,0.410957,0.461182,0.439500,0.443122,0.366245,0.427842,0.451390,0.418472,0.471844,0.461953,0.453597,0.495352,0.475044,0.460926,0.435103,0.453734,0.450781,0.456700,0.445510,0.474071,0.318168,0.474234,0.427475,0.442300,0.519031,0.438234,0.542947,0.598417,0.441127,0.478682,0.520414,0.467054,0.433008,0.487899,0.456186,0.472814,0.554913,0.431852,0.434335,0.485753,0.498447,0.483022,0.414988,0.503165,0.447914,0.476080,0.465024,0.638704,0.358566,0.554358,0.484043,0.457506,0.416566,0.698478,0.388227,0.512597,0.461084,0.568983,0.427527,0.470022,0.462358,0.473089,0.143142,0.520474,0.461065,0.535567,0.526763,0.486457,0.450191,0.474970,0.468394,0.465242,0.515831,0.418604,0.456133,0.499025,0.461287,0.426136,0.407807,0.451045,0.443003,0.491035,0.468204,0.459090,0.457610,0.429494,0.534613,0.479230,0.466443,0.400275,0.411450,0.492474,0.542098,0.504320,0.457386,0.497375,0.406453,0.450810,0.477548,0.443079,0.486431,0.462963,0.469745,0.492857,0.463243,0.438149,0.492981,0.417140,0.523705,0.512448,0.417063,0.452596,0.454276,0.450354,0.412695,0.486658,0.424564,0.447937,0.444538,0.532973,0.465233,0.388128,0.511860,0.496473,0.446930,0.428815,0.431953,0.441202,0.717046,0.569766,0.443978,0.490026,0.469366,0.592995,0.574443,0.471801,0.268526,0.491198,0.420596,0.394767,0.409067,0.584991,0.526534,0.456987,0.499393,0.404180,0.470589,0.483956,0.559812,0.457159,0.437590,0.434446,0.415516,0.497084,0.462113,0.436980,0.476680,0.403608,0.489973,0.445241,0.420723,0.505358,0.441342,0.520142,0.465621,0.453203,0.463061,0.360020,0.475941,0.406183,0.410120,0.369686,0.408291,0.429384,0.426353,0.466970,0.453665,0.227982,0.393427,0.445282,0.484281,0.760733,0.446842,0.436481,0.390028,0.413786,0.426663,0.458404,0.448942,0.457551,0.491319,0.457468,0.464360,0.565816,0.468941,0.418667,0.457307,0.397221,0.454987,0.498924,0.416779,0.500515,0.496350,0.408165,0.488396,0.474689,0.469481,0.452210,0.536463,0.538312,0.424234,0.427205,0.463718,0.427813,0.525152,0.459688,0.455208,0.412431,0.466535,0.420825,0.480096,0.493690,0.404826,0.529636,0.424497,0.409325,0.309932,0.485694,0.461141,0.414076,0.513747,0.443353,0.538103,0.467271,0.492454,0.590288,0.494774,0.465664,0.480099,0.454205,0.464311,0.456013,0.293184,0.470227,0.444790,0.361136,0.389671,0.486213,0.467464,0.336129,0.403956,0.419388,0.316273,0.417591,0.478192,0.455465,0.697926,0.422959,0.665830,0.500482,0.495803,0.396840,0.482880,0.444952,0.479135,0.481700,0.493098,0.439860,0.426701,0.472167,0.367056,0.485752,0.455812,0.451362,0.497126,0.423187,0.451500,0.643389,0.480051,0.463248,0.479142,0.497833,0.450292,0.446349,0.505391,0.538629,0.531037,0.458601,0.492922,0.451762,0.460110,0.400038,0.423040,0.459062,0.468931,0.453661,0.442278,0.458314,0.496032,0.468926,0.446310,0.424006,0.928750,0.508103,0.333746,0.487881,0.476078,0.411037,0.509052,0.406233,0.455649,0.446096,0.470160,0.607520,0.435430,0.453866,0.472651,0.504875,0.468340,0.441278,0.464430,0.452169,0.494146,0.456576,0.481611,0.373134,0.511173,0.107774,0.562921,0.562099,0.332618,0.503334,0.432820,0.404481,0.432543,0.481225,0.409988,0.437201,0.478848,0.436200,0.346735,0.440262,0.462743,0.444552,0.458316,0.549056,0.498666,0.616424,0.460467,0.467570,0.463790,0.436768,0.438344,0.430440,0.520480,0.422341,0.451495,0.517359,0.588737,0.418581,0.370769,0.431250,0.431557,0.431188,0.463901,0.480109,0.456246,0.465817,0.452244,0.534484,0.673951,0.397832,0.416086,0.444941,0.539928,0.478524,0.370593,0.443087,0.408585,0.402683,0.527906,0.591244,0.702228,0.486979,0.411324,0.437470,0.468573,0.466380,0.443373,0.283655,0.432604,0.506280,0.509712,0.507347,0.448191,0.440953,0.502750,0.484814,0.393564,0.457429,0.475031,0.463309,0.466091,0.378566,0.436840,0.372261,0.478552,0.563733,0.480417,0.492981,0.409572,0.481445,0.482638,0.434838,0.486604,0.376557,0.517603,0.360928,0.443612,0.488524,0.398887,0.458342,0.484762,0.476901,0.420292,0.393385,0.433151,0.490756,0.436616,0.465154,0.566063,0.523366,0.437926,0.485133,0.463237,0.551226,0.488166,0.556616,0.482955,0.448649,0.450595,0.472806,0.463353,0.487526,0.469429,0.407782,0.523301,0.412367,0.454698,0.458153,0.417237,0.443553,0.457828,0.476033,0.451621,0.466542,0.420927,0.456815,0.442577,0.509961,0.425493,0.454106,0.424562,0.458232,0.453330,0.413494,0.465904,0.449033,0.470125,0.467085,0.431097,
                ^
In file included from svm.cpp:1:
In file included from svm.cpp:4:
./coef.h:3:16: error: redefinition of 'Co'
static coeff_t Co[1222] = {256.000000,256.000000,256.000000,0.377838,37.602711,3.981679,9.790625,256.000000,6.323599,143.001968,84.514107,30.896193,129.020493,6.459861,8.149495,256.000000,256.000000,256.000000,256.000000,42.939339,85.354729,256.000000,5.511238,256.000000,49.910217,77.610931,58.191307,31.715855,256.000000,154.992844,256.000000,41.504036,40.482929,25.511175,97.957176,256.000000,256.000000,3.106152,147.448822,256.000000,20.571304,20.594175,97.980598,29.161674,256.000000,28.371107,69.569237,256.000000,256.000000,256.000000,221.621445,256.000000,256.000000,7.286118,256.000000,256.000000,79.950882,256.000000,9.748680,218.093262,233.773270,19.245794,245.892624,20.977154,151.658997,43.558773,83.557373,256.000000,30.361534,256.000000,69.848518,256.000000,256.000000,22.685482,180.932770,256.000000,256.000000,256.000000,175.780472,256.000000,256.000000,83.398918,256.000000,193.200607,33.200405,256.000000,256.000000,56.017059,256.000000,33.699215,256.000000,90.146294,67.703819,126.287537,6.293340,138.538544,37.799156,51.413437,40.539246,1.970935,123.203011,0.120195,251.998688,256.000000,64.980316,256.000000,256.000000,46.873863,256.000000,16.078697,27.015860,7.731324,256.000000,256.000000,53.845215,0.430881,155.127777,256.000000,0.756773,256.000000,134.378967,256.000000,173.702728,13.157926,83.936493,14.515040,28.171759,76.566437,77.873688,0.727600,72.392250,256.000000,256.000000,256.000000,38.287205,256.000000,106.976959,18.869501,17.152201,2.139803,158.842453,94.776314,11.825386,41.481991,256.000000,111.226624,43.187813,157.304474,256.000000,3.420499,256.000000,256.000000,256.000000,256.000000,256.000000,9.108314,96.625061,101.105850,172.804794,69.834358,131.197174,116.941124,65.509415,256.000000,190.287155,256.000000,162.597275,206.941193,32.548077,35.062141,13.098492,71.558502,256.000000,77.049904,55.991570,12.038315,161.332153,115.660873,256.000000,16.948818,75.917671,256.000000,256.000000,78.537697,67.352989,256.000000,4.202294,3.816604,39.824875,59.649147,256.000000,256.000000,256.000000,22.422009,235.398438,73.942017,0.852340,5.426599,77.461403,3.893183,111.299408,256.000000,119.685135,256.000000,163.886841,1.318343,256.000000,248.538437,25.758383,256.000000,256.000000,6.981712,171.817810,15.338750,88.783844,238.295898,195.917755,5.242184,221.748413,34.870300,256.000000,256.000000,136.788071,58.949173,11.291489,74.284676,256.000000,239.496048,256.000000,3.408316,256.000000,204.835342,89.020790,16.206909,8.006501,256.000000,158.913605,256.000000,256.000000,67.215088,6.542893,74.531784,85.980217,189.031235,69.627998,15.828563,256.000000,256.000000,256.000000,189.887985,4.329193,0.396540,256.000000,151.280304,2.438487,64.836945,256.000000,106.522354,256.000000,256.000000,10.341138,85.615730,7.546156,68.882973,256.000000,136.523895,256.000000,52.238457,24.103226,27.656605,100.515549,90.817276,256.000000,54.334454,66.955803,58.984547,256.000000,196.591324,256.000000,133.769760,245.183701,43.094776,85.037041,256.000000,256.000000,15.053802,256.000000,56.058830,103.876724,170.991898,1.739854,208.878571,256.000000,95.100372,61.168484,234.024094,256.000000,132.185608,41.874481,20.895947,39.697018,207.194382,4.858116,13.165968,1.870093,256.000000,14.711633,256.000000,82.134842,8.965570,44.038624,256.000000,256.000000,256.000000,256.000000,90.062790,207.152817,73.851524,104.749947,68.375000,256.000000,36.472965,9.800015,256.000000,5.115048,88.021667,256.000000,256.000000,160.289200,136.382538,38.248680,256.000000,256.000000,125.631798,127.992004,256.000000,47.714981,256.000000,14.275994,256.000000,256.000000,256.000000,256.000000,24.323603,9.562403,256.000000,70.565231,5.677845,0.300455,13.505046,55.782383,11.741334,76.750900,99.657440,244.766983,73.215607,45.656094,256.000000,256.000000,256.000000,27.019733,2.311106,3.306921,182.139404,43.771156,116.840340,256.000000,256.000000,23.438526,3.538220,16.583696,256.000000,154.459259,3.810347,103.199738,159.960754,9.772880,7.585590,256.000000,16.111156,256.000000,215.579544,256.000000,256.000000,69.775314,78.527748,163.053528,166.938080,193.030518,256.000000,31.222799,32.986565,256.000000,21.191664,256.000000,256.000000,69.479897,256.000000,256.000000,3.767157,22.366007,154.143097,109.128288,8.348893,256.000000,214.236389,6.487822,256.000000,26.607384,256.000000,256.000000,45.794884,1.125327,110.415192,256.000000,256.000000,256.000000,256.000000,256.000000,7.072868,256.000000,106.223763,256.000000,20.488556,46.391750,256.000000,137.099716,130.806549,8.334361,43.434414,39.026585,256.000000,19.066351,183.589752,4.278144,146.990662,256.000000,256.000000,4.399008,100.579842,91.145332,0.758596,118.988907,7.203997,12.107448,238.270355,5.513325,5.233268,111.627586,1.931935,172.338272,7.744387,164.642670,20.630833,64.625786,2.255671,232.327774,130.689880,0.206084,36.110455,7.960837,256.000000,161.218643,23.051373,75.593636,59.388798,256.000000,256.000000,119.295998,256.000000,1.663769,256.000000,124.152527,93.235428,51.859158,11.040219,256.000000,256.000000,55.204582,20.032331,26.395702,118.594368,256.000000,35.106544,127.128593,37.624146,17.027836,37.687309,105.622887,37.370514,199.997559,67.652115,256.000000,215.862518,229.138824,256.000000,54.739857,256.000000,3.125135,58.658863,256.000000,34.637020,108.967484,256.000000,222.685883,49.824284,256.000000,256.000000,52.384460,5.702593,1.077722,54.894985,6.320492,27.685068,256.000000,0.834624,3.577484,99.984283,7.011896,108.445114,43.422825,161.537491,256.000000,256.000000,74.534248,11.115843,3.763793,256.000000,105.704742,182.662781,151.473907,134.576324,77.625832,34.599487,93.797768,3.444353,256.000000,10.802832,236.014465,53.183308,256.000000,20.229073,8.685500,29.099512,107.049477,256.000000,63.487907,256.000000,0.951145,256.000000,12.991178,4.111417,67.879532,256.000000,16.329903,90.899467,256.000000,256.000000,72.995895,179.665100,256.000000,8.309706,256.000000,256.000000,119.946594,256.000000,256.000000,28.486300,193.571838,5.494396,42.827423,256.000000,68.493271,234.299072,24.469368,61.739441,204.822647,1.524210,62.299759,256.000000,2.148471,36.436157,126.912704,96.181770,40.653130,256.000000,163.278915,136.075302,0.834381,123.508224,12.374328,3.559822,6.623189,234.973618,256.000000,256.000000,100.192848,82.421532,14.025699,183.112946,0.604039,83.436653,256.000000,10.849167,256.000000,197.254242,177.040146,25.651873,256.000000,31.082792,6.004776,21.809772,35.591747,256.000000,256.000000,256.000000,256.000000,3.418987,233.715485,8.516836,85.918114,12.124868,5.115730,84.237282,103.741180,148.799484,256.000000,256.000000,52.811905,173.261551,179.135956,40.568577,256.000000,10.675563,8.068893,256.000000,256.000000,101.188805,256.000000,256.000000,27.596491,256.000000,48.623207,16.442047,7.221565,242.609207,228.744980,147.892563,115.004601,127.227509,173.397903,81.009216,30.962217,188.924011,1.594950,125.048119,256.000000,14.884198,21.904202,70.434105,40.895130,11.520079,61.381645,4.127358,256.000000,1.477319,215.059799,108.104309,256.000000,256.000000,256.000000,176.350677,256.000000,105.742950,256.000000,47.498295,42.350727,-256.000000,-17.843529,-256.000000,-118.561905,-0.900315,-49.427326,-256.000000,-8.426908,-256.000000,-256.000000,-116.017639,-256.000000,-86.145828,-256.000000,-54.769875,-256.000000,-256.000000,-10.181157,-256.000000,-256.000000,-256.000000,-68.168495,-256.000000,-256.000000,-256.000000,-1.816648,-256.000000,-67.873894,-256.000000,-256.000000,-256.000000,-74.391159,-256.000000,-256.000000,-256.000000,-105.551079,-256.000000,-256.000000,-103.902740,-213.194519,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-9.573307,-256.000000,-1.530713,-256.000000,-256.000000,-53.358479,-256.000000,-256.000000,-256.000000,-256.000000,-167.445877,-256.000000,-49.906231,-168.933365,-256.000000,-2.544054,-256.000000,-157.821106,-22.091463,-13.044273,-256.000000,-256.000000,-96.333900,-256.000000,-256.000000,-122.295776,-256.000000,-256.000000,-4.181292,-21.755030,-6.665123,-6.012242,-217.281113,-13.304906,-256.000000,-256.000000,-256.000000,-256.000000,-111.904945,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-43.348972,-8.841123,-256.000000,-256.000000,-1.844458,-16.323900,-9.306588,-7.900302,-88.530029,-9.880508,-256.000000,-139.727219,-112.117889,-244.202011,-256.000000,-256.000000,-256.000000,-108.009789,-256.000000,-256.000000,-15.111933,-256.000000,-49.066250,-256.000000,-256.000000,-256.000000,-256.000000,-161.493927,-256.000000,-256.000000,-256.000000,-3.078381,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-3.512558,-256.000000,-256.000000,-253.210602,-0.156252,-66.566078,-256.000000,-256.000000,-116.003517,-2.664066,-0.621146,-256.000000,-4.175947,-189.429779,-90.234695,-256.000000,-256.000000,-256.000000,-210.670303,-256.000000,-228.706390,-256.000000,-256.000000,-256.000000,-7.885718,-40.331474,-256.000000,-256.000000,-63.968369,-27.304436,-250.095673,-256.000000,-52.763817,-5.376092,-256.000000,-256.000000,-131.904800,-256.000000,-256.000000,-256.000000,-241.363373,-256.000000,-0.001234,-42.430080,-184.674835,-256.000000,-256.000000,-111.838806,-256.000000,-3.889288,-86.545731,-256.000000,-256.000000,-2.408864,-256.000000,-20.207777,-256.000000,-256.000000,-36.360039,-256.000000,-175.132660,-118.947334,-32.239712,-256.000000,-128.595596,-256.000000,-94.872124,-50.544212,-0.879965,-256.000000,-256.000000,-4.105247,-132.974625,-223.699173,-56.377029,-26.105927,-18.914125,-75.371132,-17.885948,-256.000000,-20.259706,-85.022484,-256.000000,-1.363831,-256.000000,-256.000000,-2.727881,-195.289673,-0.798018,-236.143707,-256.000000,-172.798660,-150.654984,-54.142082,-256.000000,-256.000000,-256.000000,-167.466949,-214.622055,-256.000000,-256.000000,-256.000000,-256.000000,-36.351162,-38.485111,-256.000000,-15.272907,-38.753895,-165.977371,-256.000000,-3.325738,-256.000000,-256.000000,-241.149582,-255.931534,-256.000000,-85.194214,-256.000000,-17.197260,-67.472443,-256.000000,-103.784355,-256.000000,-256.000000,-0.818312,-15.612702,-201.861847,-3.809661,-0.335948,-104.456169,-11.760599,-26.026913,-171.225403,-256.000000,-256.000000,-255.024612,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-1.037318,-256.000000,-248.623016,-183.073990,-20.573690,-39.606834,-256.000000,-160.051682,-256.000000,-22.142809,-104.185799,-25.152058,-149.732346,-0.145817,-9.116907,-256.000000,-256.000000,-256.000000,-256.000000,-10.205378,-256.000000,-256.000000,-59.351711,-20.196621,-256.000000,-33.324333,-213.137161,-256.000000,-31.929674,-256.000000,-256.000000,-5.090537,-6.560724,-81.245621,-156.709229,-256.000000,-256.000000,-121.736580,-27.034815,-256.000000,-6.026342,-12.923452,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-247.234695,-256.000000,-256.000000,-157.507584,-2.007016,-256.000000,-256.000000,-99.468063,-49.476688,-11.522698,-1.034085,-134.070221,-256.000000,-9.396217,-14.752956,-256.000000,-9.100965,-256.000000,-131.294449,-11.982084,-139.622635,-2.106203,-137.649551,-256.000000,-147.172455,-7.072444,-33.623226,-256.000000,-164.048981,-1.458130,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-11.847391,-125.122688,-136.201126,-256.000000,-27.783068,-256.000000,-90.022148,-85.731560,-256.000000,-256.000000,-256.000000,-159.474594,-58.853752,-129.247726,-119.120392,-61.304306,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-15.337561,-87.317825,-3.013679,-40.804905,-26.131580,-11.761307,-256.000000,-41.765682,-0.747833,-256.000000,-256.000000,-256.000000,-256.000000,-31.597832,-256.000000,-7.613805,-256.000000,-121.996864,-52.862988,-256.000000,-256.000000,-256.000000,-11.558264,-256.000000,-256.000000,-256.000000,-52.752945,-1.341946,-1.899512,-8.377485,-126.563843,-256.000000,-256.000000,-163.345123,-89.409554,-256.000000,-22.830221,-1.994243,-256.000000,-9.626154,-19.209908,-256.000000,-111.102844,-256.000000,-256.000000,-0.446186,-256.000000,-34.619537,-12.760421,-256.000000,-256.000000,-6.455916,-28.668245,-201.979462,-183.701859,-2.304885,-256.000000,-73.749504,-55.883755,-13.995918,-5.670978,-256.000000,-169.835159,-239.679443,-256.000000,-181.066452,-3.051180,-100.829964,-256.000000,-5.251395,-5.701899,-106.260246,-256.000000,-256.000000,-52.326290,-256.000000,-9.395118,-256.000000,-256.000000,-256.000000,-52.918671,-28.793499,-2.438405,-19.020601,-256.000000,-75.717522,-256.000000,-256.000000,-27.534323,-153.702423,-256.000000,-256.000000,-124.234016,-256.000000,-62.852139,-147.429001,-113.018593,-58.329403,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-5.941471,-256.000000,-27.252138,-66.343895,-2.777405,-256.000000,-256.000000,-256.000000,-88.755508,-126.404816,-9.666991,-256.000000,-55.137455,-256.000000,-255.796707,-147.732574,-37.180119,-20.549978,-256.000000,-22.641054,-35.434879,-256.000000,-256.000000,-256.000000,-91.790222,-42.194019,-3.260047,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-249.203964,-47.994205,-256.000000,-76.910194,-33.106411,-98.390289,-256.000000,-256.000000,-137.906052,-27.119961,-256.000000,-256.000000,-15.569659,-11.716291,-79.297691,-81.685211,-198.427963,-11.921264,-256.000000,-256.000000,-256.000000,-256.000000,-23.303205,-225.499771,-256.000000,-55.367420,-143.147552,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-133.239441,-234.311661};
               ^
./coef.h:3:16: note: previous definition is here
static coeff_t Co[1222] = {256.000000,256.000000,256.000000,0.377838,37.602711,3.981679,9.790625,256.000000,6.323599,143.001968,84.514107,30.896193,129.020493,6.459861,8.149495,256.000000,256.000000,256.000000,256.000000,42.939339,85.354729,256.000000,5.511238,256.000000,49.910217,77.610931,58.191307,31.715855,256.000000,154.992844,256.000000,41.504036,40.482929,25.511175,97.957176,256.000000,256.000000,3.106152,147.448822,256.000000,20.571304,20.594175,97.980598,29.161674,256.000000,28.371107,69.569237,256.000000,256.000000,256.000000,221.621445,256.000000,256.000000,7.286118,256.000000,256.000000,79.950882,256.000000,9.748680,218.093262,233.773270,19.245794,245.892624,20.977154,151.658997,43.558773,83.557373,256.000000,30.361534,256.000000,69.848518,256.000000,256.000000,22.685482,180.932770,256.000000,256.000000,256.000000,175.780472,256.000000,256.000000,83.398918,256.000000,193.200607,33.200405,256.000000,256.000000,56.017059,256.000000,33.699215,256.000000,90.146294,67.703819,126.287537,6.293340,138.538544,37.799156,51.413437,40.539246,1.970935,123.203011,0.120195,251.998688,256.000000,64.980316,256.000000,256.000000,46.873863,256.000000,16.078697,27.015860,7.731324,256.000000,256.000000,53.845215,0.430881,155.127777,256.000000,0.756773,256.000000,134.378967,256.000000,173.702728,13.157926,83.936493,14.515040,28.171759,76.566437,77.873688,0.727600,72.392250,256.000000,256.000000,256.000000,38.287205,256.000000,106.976959,18.869501,17.152201,2.139803,158.842453,94.776314,11.825386,41.481991,256.000000,111.226624,43.187813,157.304474,256.000000,3.420499,256.000000,256.000000,256.000000,256.000000,256.000000,9.108314,96.625061,101.105850,172.804794,69.834358,131.197174,116.941124,65.509415,256.000000,190.287155,256.000000,162.597275,206.941193,32.548077,35.062141,13.098492,71.558502,256.000000,77.049904,55.991570,12.038315,161.332153,115.660873,256.000000,16.948818,75.917671,256.000000,256.000000,78.537697,67.352989,256.000000,4.202294,3.816604,39.824875,59.649147,256.000000,256.000000,256.000000,22.422009,235.398438,73.942017,0.852340,5.426599,77.461403,3.893183,111.299408,256.000000,119.685135,256.000000,163.886841,1.318343,256.000000,248.538437,25.758383,256.000000,256.000000,6.981712,171.817810,15.338750,88.783844,238.295898,195.917755,5.242184,221.748413,34.870300,256.000000,256.000000,136.788071,58.949173,11.291489,74.284676,256.000000,239.496048,256.000000,3.408316,256.000000,204.835342,89.020790,16.206909,8.006501,256.000000,158.913605,256.000000,256.000000,67.215088,6.542893,74.531784,85.980217,189.031235,69.627998,15.828563,256.000000,256.000000,256.000000,189.887985,4.329193,0.396540,256.000000,151.280304,2.438487,64.836945,256.000000,106.522354,256.000000,256.000000,10.341138,85.615730,7.546156,68.882973,256.000000,136.523895,256.000000,52.238457,24.103226,27.656605,100.515549,90.817276,256.000000,54.334454,66.955803,58.984547,256.000000,196.591324,256.000000,133.769760,245.183701,43.094776,85.037041,256.000000,256.000000,15.053802,256.000000,56.058830,103.876724,170.991898,1.739854,208.878571,256.000000,95.100372,61.168484,234.024094,256.000000,132.185608,41.874481,20.895947,39.697018,207.194382,4.858116,13.165968,1.870093,256.000000,14.711633,256.000000,82.134842,8.965570,44.038624,256.000000,256.000000,256.000000,256.000000,90.062790,207.152817,73.851524,104.749947,68.375000,256.000000,36.472965,9.800015,256.000000,5.115048,88.021667,256.000000,256.000000,160.289200,136.382538,38.248680,256.000000,256.000000,125.631798,127.992004,256.000000,47.714981,256.000000,14.275994,256.000000,256.000000,256.000000,256.000000,24.323603,9.562403,256.000000,70.565231,5.677845,0.300455,13.505046,55.782383,11.741334,76.750900,99.657440,244.766983,73.215607,45.656094,256.000000,256.000000,256.000000,27.019733,2.311106,3.306921,182.139404,43.771156,116.840340,256.000000,256.000000,23.438526,3.538220,16.583696,256.000000,154.459259,3.810347,103.199738,159.960754,9.772880,7.585590,256.000000,16.111156,256.000000,215.579544,256.000000,256.000000,69.775314,78.527748,163.053528,166.938080,193.030518,256.000000,31.222799,32.986565,256.000000,21.191664,256.000000,256.000000,69.479897,256.000000,256.000000,3.767157,22.366007,154.143097,109.128288,8.348893,256.000000,214.236389,6.487822,256.000000,26.607384,256.000000,256.000000,45.794884,1.125327,110.415192,256.000000,256.000000,256.000000,256.000000,256.000000,7.072868,256.000000,106.223763,256.000000,20.488556,46.391750,256.000000,137.099716,130.806549,8.334361,43.434414,39.026585,256.000000,19.066351,183.589752,4.278144,146.990662,256.000000,256.000000,4.399008,100.579842,91.145332,0.758596,118.988907,7.203997,12.107448,238.270355,5.513325,5.233268,111.627586,1.931935,172.338272,7.744387,164.642670,20.630833,64.625786,2.255671,232.327774,130.689880,0.206084,36.110455,7.960837,256.000000,161.218643,23.051373,75.593636,59.388798,256.000000,256.000000,119.295998,256.000000,1.663769,256.000000,124.152527,93.235428,51.859158,11.040219,256.000000,256.000000,55.204582,20.032331,26.395702,118.594368,256.000000,35.106544,127.128593,37.624146,17.027836,37.687309,105.622887,37.370514,199.997559,67.652115,256.000000,215.862518,229.138824,256.000000,54.739857,256.000000,3.125135,58.658863,256.000000,34.637020,108.967484,256.000000,222.685883,49.824284,256.000000,256.000000,52.384460,5.702593,1.077722,54.894985,6.320492,27.685068,256.000000,0.834624,3.577484,99.984283,7.011896,108.445114,43.422825,161.537491,256.000000,256.000000,74.534248,11.115843,3.763793,256.000000,105.704742,182.662781,151.473907,134.576324,77.625832,34.599487,93.797768,3.444353,256.000000,10.802832,236.014465,53.183308,256.000000,20.229073,8.685500,29.099512,107.049477,256.000000,63.487907,256.000000,0.951145,256.000000,12.991178,4.111417,67.879532,256.000000,16.329903,90.899467,256.000000,256.000000,72.995895,179.665100,256.000000,8.309706,256.000000,256.000000,119.946594,256.000000,256.000000,28.486300,193.571838,5.494396,42.827423,256.000000,68.493271,234.299072,24.469368,61.739441,204.822647,1.524210,62.299759,256.000000,2.148471,36.436157,126.912704,96.181770,40.653130,256.000000,163.278915,136.075302,0.834381,123.508224,12.374328,3.559822,6.623189,234.973618,256.000000,256.000000,100.192848,82.421532,14.025699,183.112946,0.604039,83.436653,256.000000,10.849167,256.000000,197.254242,177.040146,25.651873,256.000000,31.082792,6.004776,21.809772,35.591747,256.000000,256.000000,256.000000,256.000000,3.418987,233.715485,8.516836,85.918114,12.124868,5.115730,84.237282,103.741180,148.799484,256.000000,256.000000,52.811905,173.261551,179.135956,40.568577,256.000000,10.675563,8.068893,256.000000,256.000000,101.188805,256.000000,256.000000,27.596491,256.000000,48.623207,16.442047,7.221565,242.609207,228.744980,147.892563,115.004601,127.227509,173.397903,81.009216,30.962217,188.924011,1.594950,125.048119,256.000000,14.884198,21.904202,70.434105,40.895130,11.520079,61.381645,4.127358,256.000000,1.477319,215.059799,108.104309,256.000000,256.000000,256.000000,176.350677,256.000000,105.742950,256.000000,47.498295,42.350727,-256.000000,-17.843529,-256.000000,-118.561905,-0.900315,-49.427326,-256.000000,-8.426908,-256.000000,-256.000000,-116.017639,-256.000000,-86.145828,-256.000000,-54.769875,-256.000000,-256.000000,-10.181157,-256.000000,-256.000000,-256.000000,-68.168495,-256.000000,-256.000000,-256.000000,-1.816648,-256.000000,-67.873894,-256.000000,-256.000000,-256.000000,-74.391159,-256.000000,-256.000000,-256.000000,-105.551079,-256.000000,-256.000000,-103.902740,-213.194519,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-9.573307,-256.000000,-1.530713,-256.000000,-256.000000,-53.358479,-256.000000,-256.000000,-256.000000,-256.000000,-167.445877,-256.000000,-49.906231,-168.933365,-256.000000,-2.544054,-256.000000,-157.821106,-22.091463,-13.044273,-256.000000,-256.000000,-96.333900,-256.000000,-256.000000,-122.295776,-256.000000,-256.000000,-4.181292,-21.755030,-6.665123,-6.012242,-217.281113,-13.304906,-256.000000,-256.000000,-256.000000,-256.000000,-111.904945,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-43.348972,-8.841123,-256.000000,-256.000000,-1.844458,-16.323900,-9.306588,-7.900302,-88.530029,-9.880508,-256.000000,-139.727219,-112.117889,-244.202011,-256.000000,-256.000000,-256.000000,-108.009789,-256.000000,-256.000000,-15.111933,-256.000000,-49.066250,-256.000000,-256.000000,-256.000000,-256.000000,-161.493927,-256.000000,-256.000000,-256.000000,-3.078381,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-3.512558,-256.000000,-256.000000,-253.210602,-0.156252,-66.566078,-256.000000,-256.000000,-116.003517,-2.664066,-0.621146,-256.000000,-4.175947,-189.429779,-90.234695,-256.000000,-256.000000,-256.000000,-210.670303,-256.000000,-228.706390,-256.000000,-256.000000,-256.000000,-7.885718,-40.331474,-256.000000,-256.000000,-63.968369,-27.304436,-250.095673,-256.000000,-52.763817,-5.376092,-256.000000,-256.000000,-131.904800,-256.000000,-256.000000,-256.000000,-241.363373,-256.000000,-0.001234,-42.430080,-184.674835,-256.000000,-256.000000,-111.838806,-256.000000,-3.889288,-86.545731,-256.000000,-256.000000,-2.408864,-256.000000,-20.207777,-256.000000,-256.000000,-36.360039,-256.000000,-175.132660,-118.947334,-32.239712,-256.000000,-128.595596,-256.000000,-94.872124,-50.544212,-0.879965,-256.000000,-256.000000,-4.105247,-132.974625,-223.699173,-56.377029,-26.105927,-18.914125,-75.371132,-17.885948,-256.000000,-20.259706,-85.022484,-256.000000,-1.363831,-256.000000,-256.000000,-2.727881,-195.289673,-0.798018,-236.143707,-256.000000,-172.798660,-150.654984,-54.142082,-256.000000,-256.000000,-256.000000,-167.466949,-214.622055,-256.000000,-256.000000,-256.000000,-256.000000,-36.351162,-38.485111,-256.000000,-15.272907,-38.753895,-165.977371,-256.000000,-3.325738,-256.000000,-256.000000,-241.149582,-255.931534,-256.000000,-85.194214,-256.000000,-17.197260,-67.472443,-256.000000,-103.784355,-256.000000,-256.000000,-0.818312,-15.612702,-201.861847,-3.809661,-0.335948,-104.456169,-11.760599,-26.026913,-171.225403,-256.000000,-256.000000,-255.024612,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-1.037318,-256.000000,-248.623016,-183.073990,-20.573690,-39.606834,-256.000000,-160.051682,-256.000000,-22.142809,-104.185799,-25.152058,-149.732346,-0.145817,-9.116907,-256.000000,-256.000000,-256.000000,-256.000000,-10.205378,-256.000000,-256.000000,-59.351711,-20.196621,-256.000000,-33.324333,-213.137161,-256.000000,-31.929674,-256.000000,-256.000000,-5.090537,-6.560724,-81.245621,-156.709229,-256.000000,-256.000000,-121.736580,-27.034815,-256.000000,-6.026342,-12.923452,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-247.234695,-256.000000,-256.000000,-157.507584,-2.007016,-256.000000,-256.000000,-99.468063,-49.476688,-11.522698,-1.034085,-134.070221,-256.000000,-9.396217,-14.752956,-256.000000,-9.100965,-256.000000,-131.294449,-11.982084,-139.622635,-2.106203,-137.649551,-256.000000,-147.172455,-7.072444,-33.623226,-256.000000,-164.048981,-1.458130,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-11.847391,-125.122688,-136.201126,-256.000000,-27.783068,-256.000000,-90.022148,-85.731560,-256.000000,-256.000000,-256.000000,-159.474594,-58.853752,-129.247726,-119.120392,-61.304306,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-15.337561,-87.317825,-3.013679,-40.804905,-26.131580,-11.761307,-256.000000,-41.765682,-0.747833,-256.000000,-256.000000,-256.000000,-256.000000,-31.597832,-256.000000,-7.613805,-256.000000,-121.996864,-52.862988,-256.000000,-256.000000,-256.000000,-11.558264,-256.000000,-256.000000,-256.000000,-52.752945,-1.341946,-1.899512,-8.377485,-126.563843,-256.000000,-256.000000,-163.345123,-89.409554,-256.000000,-22.830221,-1.994243,-256.000000,-9.626154,-19.209908,-256.000000,-111.102844,-256.000000,-256.000000,-0.446186,-256.000000,-34.619537,-12.760421,-256.000000,-256.000000,-6.455916,-28.668245,-201.979462,-183.701859,-2.304885,-256.000000,-73.749504,-55.883755,-13.995918,-5.670978,-256.000000,-169.835159,-239.679443,-256.000000,-181.066452,-3.051180,-100.829964,-256.000000,-5.251395,-5.701899,-106.260246,-256.000000,-256.000000,-52.326290,-256.000000,-9.395118,-256.000000,-256.000000,-256.000000,-52.918671,-28.793499,-2.438405,-19.020601,-256.000000,-75.717522,-256.000000,-256.000000,-27.534323,-153.702423,-256.000000,-256.000000,-124.234016,-256.000000,-62.852139,-147.429001,-113.018593,-58.329403,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-5.941471,-256.000000,-27.252138,-66.343895,-2.777405,-256.000000,-256.000000,-256.000000,-88.755508,-126.404816,-9.666991,-256.000000,-55.137455,-256.000000,-255.796707,-147.732574,-37.180119,-20.549978,-256.000000,-22.641054,-35.434879,-256.000000,-256.000000,-256.000000,-91.790222,-42.194019,-3.260047,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-249.203964,-47.994205,-256.000000,-76.910194,-33.106411,-98.390289,-256.000000,-256.000000,-137.906052,-27.119961,-256.000000,-256.000000,-15.569659,-11.716291,-79.297691,-81.685211,-198.427963,-11.921264,-256.000000,-256.000000,-256.000000,-256.000000,-23.303205,-225.499771,-256.000000,-55.367420,-143.147552,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-133.239441,-234.311661};
               ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from svm.cpp:1:
In file included from svm.cpp:3:
./supportvectors.h:4:17: error: redefinition of 'SupVec'
static vector_t SupVec[1222][18] = {0.452850,0.487946,0.492073,0.631207,0.395360,0.588323,0.573465,0.443829,0.422434,0.506414,0.476933,0.476176,0.461296,0.437082,0.433737,0.466892,0.446525,0.519262,0.444988,0.451570,0.475561,0.480033,0.771133,0.482265,0.583350,0.435514,0.480441,0.472192,0.473229,0.421233,0.481198,0.477826,0.331387,0.524343,0.465033,0.545622,0.454004,0.445572,0.422711,0.447300,0.445382,0.410372,0.530995,0.540034,0.375275,0.524109,0.427222,0.443096,0.477453,0.452952,0.464640,0.451317,0.453627,0.442647,0.450407,0.500515,0.489821,0.462476,0.431305,0.459849,0.515168,0.432933,0.421433,0.437717,0.515290,0.494094,0.503236,0.450683,0.554461,0.445590,0.451888,0.393503,0.448474,0.464104,0.486084,0.439474,0.415343,0.488554,0.504032,0.449992,0.499396,0.438459,0.404907,0.474709,0.606205,0.452185,0.421052,0.319470,0.479508,0.516323,0.532369,0.366939,0.436003,0.462926,0.416571,0.457300,0.351674,0.422535,0.492674,0.462464,0.495140,0.696467,0.440494,0.456096,0.421096,0.502944,0.462046,0.457182,0.449407,0.349226,0.418856,0.383132,0.470378,0.500527,0.417789,0.524030,0.421896,0.468255,0.591965,0.446550,0.432929,0.400963,0.438255,0.449598,0.400722,0.352649,0.493193,0.499721,0.433155,0.346674,0.449097,0.472454,0.457335,0.293184,0.546209,0.453888,0.566842,0.453238,0.452670,0.503478,0.468055,0.418973,0.393344,0.494981,0.454129,0.540595,0.367476,0.444941,0.483286,0.354152,0.461832,0.387967,0.467422,0.482984,0.474405,0.381132,0.472467,0.403240,0.508180,0.470803,0.506585,0.468367,0.510150,0.513336,0.454338,0.437615,0.438009,0.493089,0.427416,0.498115,0.484342,0.555922,0.404948,0.461579,0.412239,0.413161,0.451675,0.498441,0.462884,0.379440,0.471075,0.406278,0.475156,0.492170,0.498160,0.407923,0.469220,0.735920,0.448797,0.447576,0.475026,0.447516,0.461182,0.503710,0.411708,0.404939,0.448478,0.375246,0.269356,0.444059,0.400146,0.404775,0.474596,0.498092,0.404900,0.259018,0.451527,0.483672,0.510611,0.470782,0.459557,0.438913,0.449328,0.599019,0.468439,0.453802,0.437654,0.698685,0.462913,0.554501,0.457374,0.478828,0.486094,0.527047,0.610014,0.429886,0.431734,0.444855,0.475447,0.443685,0.449027,0.445386,0.463187,0.416030,0.464488,0.442640,0.442214,0.440329,0.480631,0.518292,0.451977,0.530211,0.601622,0.463509,0.428107,0.423815,0.467087,0.523608,0.445030,0.523042,0.467788,0.120570,0.452611,0.404972,0.653491,0.346928,0.459853,0.460352,0.484326,0.442284,0.301261,0.516010,0.425103,0.531534,0.456510,0.466835,0.475217,0.490009,0.491519,0.441989,0.446093,0.513143,0.499055,0.454649,0.443937,0.402232,0.437656,0.448512,0.481456,0.508193,0.387824,0.515254,0.526037,0.462064,0.454862,0.449631,0.556616,0.460792,0.409354,0.537228,0.318625,0.450997,0.453669,0.454711,0.485436,0.455880,0.485566,0.461645,0.522690,0.449746,0.404711,0.442021,0.647419,0.458486,0.393382,0.421154,0.368733,0.478394,0.400523,0.494138,0.618398,0.455146,0.418545,0.452790,0.470344,0.435165,0.462358,0.420327,0.457188,0.463594,0.476556,0.348010,0.328555,0.421272,0.480419,0.526206,0.471840,0.464772,0.376966,0.398459,0.449897,0.420385,0.467519,0.501226,0.440666,0.512494,0.502010,0.456518,0.290883,0.458492,0.456661,0.528628,0.557954,0.430498,0.531921,0.450649,0.461035,0.417485,0.272801,0.513570,0.483152,0.404178,0.391230,0.378535,0.438859,0.434511,0.305759,0.422006,0.459113,0.460878,0.505122,0.109721,0.187979,0.520356,0.456769,0.442298,0.421889,0.437122,0.411897,0.232878,0.454311,0.457732,0.434537,0.460472,0.454651,0.440445,0.448135,0.473009,0.456041,0.404573,0.461641,0.458718,0.506403,0.444233,0.450206,0.497120,0.507342,0.506939,0.448269,0.463519,0.441861,0.663562,0.432108,0.663080,0.454505,0.503585,0.432170,0.405678,0.450024,0.626341,0.452153,0.459519,0.497582,0.472636,0.441161,0.482827,0.424455,0.454292,0.459671,0.424795,0.464640,0.348966,0.619800,0.479559,0.460529,0.499531,0.455830,0.440491,0.421009,0.466902,0.446961,0.466162,0.438112,0.584220,0.490939,0.452644,0.455313,0.432118,0.611978,0.440523,0.447114,0.443955,0.354920,0.440026,0.483043,0.480981,0.463369,0.432747,0.149978,0.457447,0.501184,0.442131,0.457728,0.451912,0.452269,0.437619,0.358724,0.460321,0.481701,0.461046,0.461403,0.427070,0.503152,0.737427,0.384874,0.462605,0.436551,0.440449,0.483022,0.525967,0.441093,0.460622,0.461094,0.482609,0.533242,0.424284,0.542991,0.470689,0.419965,0.494107,0.525146,0.503125,0.476834,0.392292,0.442373,0.566637,0.430535,0.429623,0.560664,0.483930,0.492711,0.453026,0.456030,0.574462,0.418610,0.453523,0.459700,0.405885,0.343356,0.483957,0.388827,0.536801,0.481215,0.565816,0.451078,0.469007,0.419852,0.360020,0.474065,0.492957,0.462688,0.598247,0.439913,0.461330,0.369270,0.455877,0.421665,0.488251,0.411561,0.469286,0.514739,0.481209,0.518433,0.432647,0.444596,0.432271,0.620579,0.483463,0.369888,0.408708,0.527253,0.349439,0.464668,0.417591,0.465775,0.557859,0.416262,0.494090,0.454392,0.439269,0.456785,0.455227,0.476184,0.481292,0.431983,0.444399,0.455398,0.485588,0.490425,0.449155,0.425956,0.540621,0.615790,0.486293,0.449953,0.556700,0.436737,0.470585,0.753783,0.469969,0.469961,0.738102,0.460596,0.451509,0.521205,0.416808,0.449239,0.446630,0.569790,0.529038,0.453084,0.444549,0.429673,0.415271,0.433121,0.470016,0.433973,0.445897,0.496168,0.420442,0.379013,0.472571,0.477615,0.458310,0.464020,0.534473,0.478164,0.431238,0.599965,0.390698,0.548121,0.359585,0.454250,0.363346,0.459987,0.486122,0.366841,0.446877,0.571023,0.513939,0.509082,0.603492,0.459090,0.453383,0.431500,0.447456,0.413250,0.443228,0.488435,0.450889,0.406698,0.499426,0.457678,0.510937,0.438137,0.513018,0.502269,0.460551,0.474819,0.540347,0.719254,0.499577,0.478517,0.437731,0.430223,0.458036,0.444965,0.447025,0.478768,0.305081,0.384617,0.553579,0.598440,0.411961,0.406087,0.468409,0.493462,0.459038,0.474087,0.439707,0.460408,0.490862,0.460362,0.641654,0.459417,0.508805,0.498254,0.508585,0.437706,0.439641,0.553876,0.493306,0.446884,0.402977,0.475027,0.416864,0.426669,0.469402,0.477590,0.490648,0.318657,0.530768,0.369253,0.456760,0.687315,0.479061,0.413398,0.449226,0.456161,0.481498,0.686466,0.426687,0.438033,0.445188,0.439313,0.642399,0.468494,0.428497,0.477276,0.448416,0.477964,0.466124,0.454807,0.479445,0.503375,0.382973,0.473714,0.473063,0.439665,0.410189,0.420042,0.553444,0.699962,0.456516,0.440285,0.475092,0.476525,0.424406,0.430164,0.502056,0.491583,0.349779,0.516177,0.498196,0.496270,0.488419,0.487515,0.450994,0.442043,0.450328,0.469532,0.476441,0.398839,0.520269,0.321834,0.459406,0.421832,0.440195,0.438266,0.504252,0.563769,0.446263,0.413791,0.424378,0.430071,0.476101,0.448545,0.512704,0.467926,0.457968,0.454122,0.387647,0.492389,0.440077,0.427541,0.466530,0.452786,0.458985,0.465817,0.402337,0.449303,0.475334,0.412429,0.469602,0.504875,0.472551,0.450525,0.479797,0.406118,0.497082,0.628300,0.619485,0.473525,0.463213,0.442043,0.389499,0.436357,0.360575,0.489722,0.424475,0.557628,0.410957,0.461182,0.439500,0.443122,0.366245,0.427842,0.451390,0.418472,0.471844,0.461953,0.453597,0.495352,0.475044,0.460926,0.435103,0.453734,0.450781,0.456700,0.445510,0.474071,0.318168,0.474234,0.427475,0.442300,0.519031,0.438234,0.542947,0.598417,0.441127,0.478682,0.520414,0.467054,0.433008,0.487899,0.456186,0.472814,0.554913,0.431852,0.434335,0.485753,0.498447,0.483022,0.414988,0.503165,0.447914,0.476080,0.465024,0.638704,0.358566,0.554358,0.484043,0.457506,0.416566,0.698478,0.388227,0.512597,0.461084,0.568983,0.427527,0.470022,0.462358,0.473089,0.143142,0.520474,0.461065,0.535567,0.526763,0.486457,0.450191,0.474970,0.468394,0.465242,0.515831,0.418604,0.456133,0.499025,0.461287,0.426136,0.407807,0.451045,0.443003,0.491035,0.468204,0.459090,0.457610,0.429494,0.534613,0.479230,0.466443,0.400275,0.411450,0.492474,0.542098,0.504320,0.457386,0.497375,0.406453,0.450810,0.477548,0.443079,0.486431,0.462963,0.469745,0.492857,0.463243,0.438149,0.492981,0.417140,0.523705,0.512448,0.417063,0.452596,0.454276,0.450354,0.412695,0.486658,0.424564,0.447937,0.444538,0.532973,0.465233,0.388128,0.511860,0.496473,0.446930,0.428815,0.431953,0.441202,0.717046,0.569766,0.443978,0.490026,0.469366,0.592995,0.574443,0.471801,0.268526,0.491198,0.420596,0.394767,0.409067,0.584991,0.526534,0.456987,0.499393,0.404180,0.470589,0.483956,0.559812,0.457159,0.437590,0.434446,0.415516,0.497084,0.462113,0.436980,0.476680,0.403608,0.489973,0.445241,0.420723,0.505358,0.441342,0.520142,0.465621,0.453203,0.463061,0.360020,0.475941,0.406183,0.410120,0.369686,0.408291,0.429384,0.426353,0.466970,0.453665,0.227982,0.393427,0.445282,0.484281,0.760733,0.446842,0.436481,0.390028,0.413786,0.426663,0.458404,0.448942,0.457551,0.491319,0.457468,0.464360,0.565816,0.468941,0.418667,0.457307,0.397221,0.454987,0.498924,0.416779,0.500515,0.496350,0.408165,0.488396,0.474689,0.469481,0.452210,0.536463,0.538312,0.424234,0.427205,0.463718,0.427813,0.525152,0.459688,0.455208,0.412431,0.466535,0.420825,0.480096,0.493690,0.404826,0.529636,0.424497,0.409325,0.309932,0.485694,0.461141,0.414076,0.513747,0.443353,0.538103,0.467271,0.492454,0.590288,0.494774,0.465664,0.480099,0.454205,0.464311,0.456013,0.293184,0.470227,0.444790,0.361136,0.389671,0.486213,0.467464,0.336129,0.403956,0.419388,0.316273,0.417591,0.478192,0.455465,0.697926,0.422959,0.665830,0.500482,0.495803,0.396840,0.482880,0.444952,0.479135,0.481700,0.493098,0.439860,0.426701,0.472167,0.367056,0.485752,0.455812,0.451362,0.497126,0.423187,0.451500,0.643389,0.480051,0.463248,0.479142,0.497833,0.450292,0.446349,0.505391,0.538629,0.531037,0.458601,0.492922,0.451762,0.460110,0.400038,0.423040,0.459062,0.468931,0.453661,0.442278,0.458314,0.496032,0.468926,0.446310,0.424006,0.928750,0.508103,0.333746,0.487881,0.476078,0.411037,0.509052,0.406233,0.455649,0.446096,0.470160,0.607520,0.435430,0.453866,0.472651,0.504875,0.468340,0.441278,0.464430,0.452169,0.494146,0.456576,0.481611,0.373134,0.511173,0.107774,0.562921,0.562099,0.332618,0.503334,0.432820,0.404481,0.432543,0.481225,0.409988,0.437201,0.478848,0.436200,0.346735,0.440262,0.462743,0.444552,0.458316,0.549056,0.498666,0.616424,0.460467,0.467570,0.463790,0.436768,0.438344,0.430440,0.520480,0.422341,0.451495,0.517359,0.588737,0.418581,0.370769,0.431250,0.431557,0.431188,0.463901,0.480109,0.456246,0.465817,0.452244,0.534484,0.673951,0.397832,0.416086,0.444941,0.539928,0.478524,0.370593,0.443087,0.408585,0.402683,0.527906,0.591244,0.702228,0.486979,0.411324,0.437470,0.468573,0.466380,0.443373,0.283655,0.432604,0.506280,0.509712,0.507347,0.448191,0.440953,0.502750,0.484814,0.393564,0.457429,0.475031,0.463309,0.466091,0.378566,0.436840,0.372261,0.478552,0.563733,0.480417,0.492981,0.409572,0.481445,0.482638,0.434838,0.486604,0.376557,0.517603,0.360928,0.443612,0.488524,0.398887,0.458342,0.484762,0.476901,0.420292,0.393385,0.433151,0.490756,0.436616,0.465154,0.566063,0.523366,0.437926,0.485133,0.463237,0.551226,0.488166,0.556616,0.482955,0.448649,0.450595,0.472806,0.463353,0.487526,0.469429,0.407782,0.523301,0.412367,0.454698,0.458153,0.417237,0.443553,0.457828,0.476033,0.451621,0.466542,0.420927,0.456815,0.442577,0.509961,0.425493,0.454106,0.424562,0.458232,0.453330,0.413494,0.465904,0.449033,0.470125,0.467085,0.431097,
                ^
./supportvectors.h:4:17: note: previous definition is here
static vector_t SupVec[1222][18] = {0.452850,0.487946,0.492073,0.631207,0.395360,0.588323,0.573465,0.443829,0.422434,0.506414,0.476933,0.476176,0.461296,0.437082,0.433737,0.466892,0.446525,0.519262,0.444988,0.451570,0.475561,0.480033,0.771133,0.482265,0.583350,0.435514,0.480441,0.472192,0.473229,0.421233,0.481198,0.477826,0.331387,0.524343,0.465033,0.545622,0.454004,0.445572,0.422711,0.447300,0.445382,0.410372,0.530995,0.540034,0.375275,0.524109,0.427222,0.443096,0.477453,0.452952,0.464640,0.451317,0.453627,0.442647,0.450407,0.500515,0.489821,0.462476,0.431305,0.459849,0.515168,0.432933,0.421433,0.437717,0.515290,0.494094,0.503236,0.450683,0.554461,0.445590,0.451888,0.393503,0.448474,0.464104,0.486084,0.439474,0.415343,0.488554,0.504032,0.449992,0.499396,0.438459,0.404907,0.474709,0.606205,0.452185,0.421052,0.319470,0.479508,0.516323,0.532369,0.366939,0.436003,0.462926,0.416571,0.457300,0.351674,0.422535,0.492674,0.462464,0.495140,0.696467,0.440494,0.456096,0.421096,0.502944,0.462046,0.457182,0.449407,0.349226,0.418856,0.383132,0.470378,0.500527,0.417789,0.524030,0.421896,0.468255,0.591965,0.446550,0.432929,0.400963,0.438255,0.449598,0.400722,0.352649,0.493193,0.499721,0.433155,0.346674,0.449097,0.472454,0.457335,0.293184,0.546209,0.453888,0.566842,0.453238,0.452670,0.503478,0.468055,0.418973,0.393344,0.494981,0.454129,0.540595,0.367476,0.444941,0.483286,0.354152,0.461832,0.387967,0.467422,0.482984,0.474405,0.381132,0.472467,0.403240,0.508180,0.470803,0.506585,0.468367,0.510150,0.513336,0.454338,0.437615,0.438009,0.493089,0.427416,0.498115,0.484342,0.555922,0.404948,0.461579,0.412239,0.413161,0.451675,0.498441,0.462884,0.379440,0.471075,0.406278,0.475156,0.492170,0.498160,0.407923,0.469220,0.735920,0.448797,0.447576,0.475026,0.447516,0.461182,0.503710,0.411708,0.404939,0.448478,0.375246,0.269356,0.444059,0.400146,0.404775,0.474596,0.498092,0.404900,0.259018,0.451527,0.483672,0.510611,0.470782,0.459557,0.438913,0.449328,0.599019,0.468439,0.453802,0.437654,0.698685,0.462913,0.554501,0.457374,0.478828,0.486094,0.527047,0.610014,0.429886,0.431734,0.444855,0.475447,0.443685,0.449027,0.445386,0.463187,0.416030,0.464488,0.442640,0.442214,0.440329,0.480631,0.518292,0.451977,0.530211,0.601622,0.463509,0.428107,0.423815,0.467087,0.523608,0.445030,0.523042,0.467788,0.120570,0.452611,0.404972,0.653491,0.346928,0.459853,0.460352,0.484326,0.442284,0.301261,0.516010,0.425103,0.531534,0.456510,0.466835,0.475217,0.490009,0.491519,0.441989,0.446093,0.513143,0.499055,0.454649,0.443937,0.402232,0.437656,0.448512,0.481456,0.508193,0.387824,0.515254,0.526037,0.462064,0.454862,0.449631,0.556616,0.460792,0.409354,0.537228,0.318625,0.450997,0.453669,0.454711,0.485436,0.455880,0.485566,0.461645,0.522690,0.449746,0.404711,0.442021,0.647419,0.458486,0.393382,0.421154,0.368733,0.478394,0.400523,0.494138,0.618398,0.455146,0.418545,0.452790,0.470344,0.435165,0.462358,0.420327,0.457188,0.463594,0.476556,0.348010,0.328555,0.421272,0.480419,0.526206,0.471840,0.464772,0.376966,0.398459,0.449897,0.420385,0.467519,0.501226,0.440666,0.512494,0.502010,0.456518,0.290883,0.458492,0.456661,0.528628,0.557954,0.430498,0.531921,0.450649,0.461035,0.417485,0.272801,0.513570,0.483152,0.404178,0.391230,0.378535,0.438859,0.434511,0.305759,0.422006,0.459113,0.460878,0.505122,0.109721,0.187979,0.520356,0.456769,0.442298,0.421889,0.437122,0.411897,0.232878,0.454311,0.457732,0.434537,0.460472,0.454651,0.440445,0.448135,0.473009,0.456041,0.404573,0.461641,0.458718,0.506403,0.444233,0.450206,0.497120,0.507342,0.506939,0.448269,0.463519,0.441861,0.663562,0.432108,0.663080,0.454505,0.503585,0.432170,0.405678,0.450024,0.626341,0.452153,0.459519,0.497582,0.472636,0.441161,0.482827,0.424455,0.454292,0.459671,0.424795,0.464640,0.348966,0.619800,0.479559,0.460529,0.499531,0.455830,0.440491,0.421009,0.466902,0.446961,0.466162,0.438112,0.584220,0.490939,0.452644,0.455313,0.432118,0.611978,0.440523,0.447114,0.443955,0.354920,0.440026,0.483043,0.480981,0.463369,0.432747,0.149978,0.457447,0.501184,0.442131,0.457728,0.451912,0.452269,0.437619,0.358724,0.460321,0.481701,0.461046,0.461403,0.427070,0.503152,0.737427,0.384874,0.462605,0.436551,0.440449,0.483022,0.525967,0.441093,0.460622,0.461094,0.482609,0.533242,0.424284,0.542991,0.470689,0.419965,0.494107,0.525146,0.503125,0.476834,0.392292,0.442373,0.566637,0.430535,0.429623,0.560664,0.483930,0.492711,0.453026,0.456030,0.574462,0.418610,0.453523,0.459700,0.405885,0.343356,0.483957,0.388827,0.536801,0.481215,0.565816,0.451078,0.469007,0.419852,0.360020,0.474065,0.492957,0.462688,0.598247,0.439913,0.461330,0.369270,0.455877,0.421665,0.488251,0.411561,0.469286,0.514739,0.481209,0.518433,0.432647,0.444596,0.432271,0.620579,0.483463,0.369888,0.408708,0.527253,0.349439,0.464668,0.417591,0.465775,0.557859,0.416262,0.494090,0.454392,0.439269,0.456785,0.455227,0.476184,0.481292,0.431983,0.444399,0.455398,0.485588,0.490425,0.449155,0.425956,0.540621,0.615790,0.486293,0.449953,0.556700,0.436737,0.470585,0.753783,0.469969,0.469961,0.738102,0.460596,0.451509,0.521205,0.416808,0.449239,0.446630,0.569790,0.529038,0.453084,0.444549,0.429673,0.415271,0.433121,0.470016,0.433973,0.445897,0.496168,0.420442,0.379013,0.472571,0.477615,0.458310,0.464020,0.534473,0.478164,0.431238,0.599965,0.390698,0.548121,0.359585,0.454250,0.363346,0.459987,0.486122,0.366841,0.446877,0.571023,0.513939,0.509082,0.603492,0.459090,0.453383,0.431500,0.447456,0.413250,0.443228,0.488435,0.450889,0.406698,0.499426,0.457678,0.510937,0.438137,0.513018,0.502269,0.460551,0.474819,0.540347,0.719254,0.499577,0.478517,0.437731,0.430223,0.458036,0.444965,0.447025,0.478768,0.305081,0.384617,0.553579,0.598440,0.411961,0.406087,0.468409,0.493462,0.459038,0.474087,0.439707,0.460408,0.490862,0.460362,0.641654,0.459417,0.508805,0.498254,0.508585,0.437706,0.439641,0.553876,0.493306,0.446884,0.402977,0.475027,0.416864,0.426669,0.469402,0.477590,0.490648,0.318657,0.530768,0.369253,0.456760,0.687315,0.479061,0.413398,0.449226,0.456161,0.481498,0.686466,0.426687,0.438033,0.445188,0.439313,0.642399,0.468494,0.428497,0.477276,0.448416,0.477964,0.466124,0.454807,0.479445,0.503375,0.382973,0.473714,0.473063,0.439665,0.410189,0.420042,0.553444,0.699962,0.456516,0.440285,0.475092,0.476525,0.424406,0.430164,0.502056,0.491583,0.349779,0.516177,0.498196,0.496270,0.488419,0.487515,0.450994,0.442043,0.450328,0.469532,0.476441,0.398839,0.520269,0.321834,0.459406,0.421832,0.440195,0.438266,0.504252,0.563769,0.446263,0.413791,0.424378,0.430071,0.476101,0.448545,0.512704,0.467926,0.457968,0.454122,0.387647,0.492389,0.440077,0.427541,0.466530,0.452786,0.458985,0.465817,0.402337,0.449303,0.475334,0.412429,0.469602,0.504875,0.472551,0.450525,0.479797,0.406118,0.497082,0.628300,0.619485,0.473525,0.463213,0.442043,0.389499,0.436357,0.360575,0.489722,0.424475,0.557628,0.410957,0.461182,0.439500,0.443122,0.366245,0.427842,0.451390,0.418472,0.471844,0.461953,0.453597,0.495352,0.475044,0.460926,0.435103,0.453734,0.450781,0.456700,0.445510,0.474071,0.318168,0.474234,0.427475,0.442300,0.519031,0.438234,0.542947,0.598417,0.441127,0.478682,0.520414,0.467054,0.433008,0.487899,0.456186,0.472814,0.554913,0.431852,0.434335,0.485753,0.498447,0.483022,0.414988,0.503165,0.447914,0.476080,0.465024,0.638704,0.358566,0.554358,0.484043,0.457506,0.416566,0.698478,0.388227,0.512597,0.461084,0.568983,0.427527,0.470022,0.462358,0.473089,0.143142,0.520474,0.461065,0.535567,0.526763,0.486457,0.450191,0.474970,0.468394,0.465242,0.515831,0.418604,0.456133,0.499025,0.461287,0.426136,0.407807,0.451045,0.443003,0.491035,0.468204,0.459090,0.457610,0.429494,0.534613,0.479230,0.466443,0.400275,0.411450,0.492474,0.542098,0.504320,0.457386,0.497375,0.406453,0.450810,0.477548,0.443079,0.486431,0.462963,0.469745,0.492857,0.463243,0.438149,0.492981,0.417140,0.523705,0.512448,0.417063,0.452596,0.454276,0.450354,0.412695,0.486658,0.424564,0.447937,0.444538,0.532973,0.465233,0.388128,0.511860,0.496473,0.446930,0.428815,0.431953,0.441202,0.717046,0.569766,0.443978,0.490026,0.469366,0.592995,0.574443,0.471801,0.268526,0.491198,0.420596,0.394767,0.409067,0.584991,0.526534,0.456987,0.499393,0.404180,0.470589,0.483956,0.559812,0.457159,0.437590,0.434446,0.415516,0.497084,0.462113,0.436980,0.476680,0.403608,0.489973,0.445241,0.420723,0.505358,0.441342,0.520142,0.465621,0.453203,0.463061,0.360020,0.475941,0.406183,0.410120,0.369686,0.408291,0.429384,0.426353,0.466970,0.453665,0.227982,0.393427,0.445282,0.484281,0.760733,0.446842,0.436481,0.390028,0.413786,0.426663,0.458404,0.448942,0.457551,0.491319,0.457468,0.464360,0.565816,0.468941,0.418667,0.457307,0.397221,0.454987,0.498924,0.416779,0.500515,0.496350,0.408165,0.488396,0.474689,0.469481,0.452210,0.536463,0.538312,0.424234,0.427205,0.463718,0.427813,0.525152,0.459688,0.455208,0.412431,0.466535,0.420825,0.480096,0.493690,0.404826,0.529636,0.424497,0.409325,0.309932,0.485694,0.461141,0.414076,0.513747,0.443353,0.538103,0.467271,0.492454,0.590288,0.494774,0.465664,0.480099,0.454205,0.464311,0.456013,0.293184,0.470227,0.444790,0.361136,0.389671,0.486213,0.467464,0.336129,0.403956,0.419388,0.316273,0.417591,0.478192,0.455465,0.697926,0.422959,0.665830,0.500482,0.495803,0.396840,0.482880,0.444952,0.479135,0.481700,0.493098,0.439860,0.426701,0.472167,0.367056,0.485752,0.455812,0.451362,0.497126,0.423187,0.451500,0.643389,0.480051,0.463248,0.479142,0.497833,0.450292,0.446349,0.505391,0.538629,0.531037,0.458601,0.492922,0.451762,0.460110,0.400038,0.423040,0.459062,0.468931,0.453661,0.442278,0.458314,0.496032,0.468926,0.446310,0.424006,0.928750,0.508103,0.333746,0.487881,0.476078,0.411037,0.509052,0.406233,0.455649,0.446096,0.470160,0.607520,0.435430,0.453866,0.472651,0.504875,0.468340,0.441278,0.464430,0.452169,0.494146,0.456576,0.481611,0.373134,0.511173,0.107774,0.562921,0.562099,0.332618,0.503334,0.432820,0.404481,0.432543,0.481225,0.409988,0.437201,0.478848,0.436200,0.346735,0.440262,0.462743,0.444552,0.458316,0.549056,0.498666,0.616424,0.460467,0.467570,0.463790,0.436768,0.438344,0.430440,0.520480,0.422341,0.451495,0.517359,0.588737,0.418581,0.370769,0.431250,0.431557,0.431188,0.463901,0.480109,0.456246,0.465817,0.452244,0.534484,0.673951,0.397832,0.416086,0.444941,0.539928,0.478524,0.370593,0.443087,0.408585,0.402683,0.527906,0.591244,0.702228,0.486979,0.411324,0.437470,0.468573,0.466380,0.443373,0.283655,0.432604,0.506280,0.509712,0.507347,0.448191,0.440953,0.502750,0.484814,0.393564,0.457429,0.475031,0.463309,0.466091,0.378566,0.436840,0.372261,0.478552,0.563733,0.480417,0.492981,0.409572,0.481445,0.482638,0.434838,0.486604,0.376557,0.517603,0.360928,0.443612,0.488524,0.398887,0.458342,0.484762,0.476901,0.420292,0.393385,0.433151,0.490756,0.436616,0.465154,0.566063,0.523366,0.437926,0.485133,0.463237,0.551226,0.488166,0.556616,0.482955,0.448649,0.450595,0.472806,0.463353,0.487526,0.469429,0.407782,0.523301,0.412367,0.454698,0.458153,0.417237,0.443553,0.457828,0.476033,0.451621,0.466542,0.420927,0.456815,0.442577,0.509961,0.425493,0.454106,0.424562,0.458232,0.453330,0.413494,0.465904,0.449033,0.470125,0.467085,0.431097,
                ^
In file included from svm.cpp:1:
In file included from svm.cpp:4:
./coef.h:3:16: error: redefinition of 'Co'
static coeff_t Co[1222] = {256.000000,256.000000,256.000000,0.377838,37.602711,3.981679,9.790625,256.000000,6.323599,143.001968,84.514107,30.896193,129.020493,6.459861,8.149495,256.000000,256.000000,256.000000,256.000000,42.939339,85.354729,256.000000,5.511238,256.000000,49.910217,77.610931,58.191307,31.715855,256.000000,154.992844,256.000000,41.504036,40.482929,25.511175,97.957176,256.000000,256.000000,3.106152,147.448822,256.000000,20.571304,20.594175,97.980598,29.161674,256.000000,28.371107,69.569237,256.000000,256.000000,256.000000,221.621445,256.000000,256.000000,7.286118,256.000000,256.000000,79.950882,256.000000,9.748680,218.093262,233.773270,19.245794,245.892624,20.977154,151.658997,43.558773,83.557373,256.000000,30.361534,256.000000,69.848518,256.000000,256.000000,22.685482,180.932770,256.000000,256.000000,256.000000,175.780472,256.000000,256.000000,83.398918,256.000000,193.200607,33.200405,256.000000,256.000000,56.017059,256.000000,33.699215,256.000000,90.146294,67.703819,126.287537,6.293340,138.538544,37.799156,51.413437,40.539246,1.970935,123.203011,0.120195,251.998688,256.000000,64.980316,256.000000,256.000000,46.873863,256.000000,16.078697,27.015860,7.731324,256.000000,256.000000,53.845215,0.430881,155.127777,256.000000,0.756773,256.000000,134.378967,256.000000,173.702728,13.157926,83.936493,14.515040,28.171759,76.566437,77.873688,0.727600,72.392250,256.000000,256.000000,256.000000,38.287205,256.000000,106.976959,18.869501,17.152201,2.139803,158.842453,94.776314,11.825386,41.481991,256.000000,111.226624,43.187813,157.304474,256.000000,3.420499,256.000000,256.000000,256.000000,256.000000,256.000000,9.108314,96.625061,101.105850,172.804794,69.834358,131.197174,116.941124,65.509415,256.000000,190.287155,256.000000,162.597275,206.941193,32.548077,35.062141,13.098492,71.558502,256.000000,77.049904,55.991570,12.038315,161.332153,115.660873,256.000000,16.948818,75.917671,256.000000,256.000000,78.537697,67.352989,256.000000,4.202294,3.816604,39.824875,59.649147,256.000000,256.000000,256.000000,22.422009,235.398438,73.942017,0.852340,5.426599,77.461403,3.893183,111.299408,256.000000,119.685135,256.000000,163.886841,1.318343,256.000000,248.538437,25.758383,256.000000,256.000000,6.981712,171.817810,15.338750,88.783844,238.295898,195.917755,5.242184,221.748413,34.870300,256.000000,256.000000,136.788071,58.949173,11.291489,74.284676,256.000000,239.496048,256.000000,3.408316,256.000000,204.835342,89.020790,16.206909,8.006501,256.000000,158.913605,256.000000,256.000000,67.215088,6.542893,74.531784,85.980217,189.031235,69.627998,15.828563,256.000000,256.000000,256.000000,189.887985,4.329193,0.396540,256.000000,151.280304,2.438487,64.836945,256.000000,106.522354,256.000000,256.000000,10.341138,85.615730,7.546156,68.882973,256.000000,136.523895,256.000000,52.238457,24.103226,27.656605,100.515549,90.817276,256.000000,54.334454,66.955803,58.984547,256.000000,196.591324,256.000000,133.769760,245.183701,43.094776,85.037041,256.000000,256.000000,15.053802,256.000000,56.058830,103.876724,170.991898,1.739854,208.878571,256.000000,95.100372,61.168484,234.024094,256.000000,132.185608,41.874481,20.895947,39.697018,207.194382,4.858116,13.165968,1.870093,256.000000,14.711633,256.000000,82.134842,8.965570,44.038624,256.000000,256.000000,256.000000,256.000000,90.062790,207.152817,73.851524,104.749947,68.375000,256.000000,36.472965,9.800015,256.000000,5.115048,88.021667,256.000000,256.000000,160.289200,136.382538,38.248680,256.000000,256.000000,125.631798,127.992004,256.000000,47.714981,256.000000,14.275994,256.000000,256.000000,256.000000,256.000000,24.323603,9.562403,256.000000,70.565231,5.677845,0.300455,13.505046,55.782383,11.741334,76.750900,99.657440,244.766983,73.215607,45.656094,256.000000,256.000000,256.000000,27.019733,2.311106,3.306921,182.139404,43.771156,116.840340,256.000000,256.000000,23.438526,3.538220,16.583696,256.000000,154.459259,3.810347,103.199738,159.960754,9.772880,7.585590,256.000000,16.111156,256.000000,215.579544,256.000000,256.000000,69.775314,78.527748,163.053528,166.938080,193.030518,256.000000,31.222799,32.986565,256.000000,21.191664,256.000000,256.000000,69.479897,256.000000,256.000000,3.767157,22.366007,154.143097,109.128288,8.348893,256.000000,214.236389,6.487822,256.000000,26.607384,256.000000,256.000000,45.794884,1.125327,110.415192,256.000000,256.000000,256.000000,256.000000,256.000000,7.072868,256.000000,106.223763,256.000000,20.488556,46.391750,256.000000,137.099716,130.806549,8.334361,43.434414,39.026585,256.000000,19.066351,183.589752,4.278144,146.990662,256.000000,256.000000,4.399008,100.579842,91.145332,0.758596,118.988907,7.203997,12.107448,238.270355,5.513325,5.233268,111.627586,1.931935,172.338272,7.744387,164.642670,20.630833,64.625786,2.255671,232.327774,130.689880,0.206084,36.110455,7.960837,256.000000,161.218643,23.051373,75.593636,59.388798,256.000000,256.000000,119.295998,256.000000,1.663769,256.000000,124.152527,93.235428,51.859158,11.040219,256.000000,256.000000,55.204582,20.032331,26.395702,118.594368,256.000000,35.106544,127.128593,37.624146,17.027836,37.687309,105.622887,37.370514,199.997559,67.652115,256.000000,215.862518,229.138824,256.000000,54.739857,256.000000,3.125135,58.658863,256.000000,34.637020,108.967484,256.000000,222.685883,49.824284,256.000000,256.000000,52.384460,5.702593,1.077722,54.894985,6.320492,27.685068,256.000000,0.834624,3.577484,99.984283,7.011896,108.445114,43.422825,161.537491,256.000000,256.000000,74.534248,11.115843,3.763793,256.000000,105.704742,182.662781,151.473907,134.576324,77.625832,34.599487,93.797768,3.444353,256.000000,10.802832,236.014465,53.183308,256.000000,20.229073,8.685500,29.099512,107.049477,256.000000,63.487907,256.000000,0.951145,256.000000,12.991178,4.111417,67.879532,256.000000,16.329903,90.899467,256.000000,256.000000,72.995895,179.665100,256.000000,8.309706,256.000000,256.000000,119.946594,256.000000,256.000000,28.486300,193.571838,5.494396,42.827423,256.000000,68.493271,234.299072,24.469368,61.739441,204.822647,1.524210,62.299759,256.000000,2.148471,36.436157,126.912704,96.181770,40.653130,256.000000,163.278915,136.075302,0.834381,123.508224,12.374328,3.559822,6.623189,234.973618,256.000000,256.000000,100.192848,82.421532,14.025699,183.112946,0.604039,83.436653,256.000000,10.849167,256.000000,197.254242,177.040146,25.651873,256.000000,31.082792,6.004776,21.809772,35.591747,256.000000,256.000000,256.000000,256.000000,3.418987,233.715485,8.516836,85.918114,12.124868,5.115730,84.237282,103.741180,148.799484,256.000000,256.000000,52.811905,173.261551,179.135956,40.568577,256.000000,10.675563,8.068893,256.000000,256.000000,101.188805,256.000000,256.000000,27.596491,256.000000,48.623207,16.442047,7.221565,242.609207,228.744980,147.892563,115.004601,127.227509,173.397903,81.009216,30.962217,188.924011,1.594950,125.048119,256.000000,14.884198,21.904202,70.434105,40.895130,11.520079,61.381645,4.127358,256.000000,1.477319,215.059799,108.104309,256.000000,256.000000,256.000000,176.350677,256.000000,105.742950,256.000000,47.498295,42.350727,-256.000000,-17.843529,-256.000000,-118.561905,-0.900315,-49.427326,-256.000000,-8.426908,-256.000000,-256.000000,-116.017639,-256.000000,-86.145828,-256.000000,-54.769875,-256.000000,-256.000000,-10.181157,-256.000000,-256.000000,-256.000000,-68.168495,-256.000000,-256.000000,-256.000000,-1.816648,-256.000000,-67.873894,-256.000000,-256.000000,-256.000000,-74.391159,-256.000000,-256.000000,-256.000000,-105.551079,-256.000000,-256.000000,-103.902740,-213.194519,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-9.573307,-256.000000,-1.530713,-256.000000,-256.000000,-53.358479,-256.000000,-256.000000,-256.000000,-256.000000,-167.445877,-256.000000,-49.906231,-168.933365,-256.000000,-2.544054,-256.000000,-157.821106,-22.091463,-13.044273,-256.000000,-256.000000,-96.333900,-256.000000,-256.000000,-122.295776,-256.000000,-256.000000,-4.181292,-21.755030,-6.665123,-6.012242,-217.281113,-13.304906,-256.000000,-256.000000,-256.000000,-256.000000,-111.904945,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-43.348972,-8.841123,-256.000000,-256.000000,-1.844458,-16.323900,-9.306588,-7.900302,-88.530029,-9.880508,-256.000000,-139.727219,-112.117889,-244.202011,-256.000000,-256.000000,-256.000000,-108.009789,-256.000000,-256.000000,-15.111933,-256.000000,-49.066250,-256.000000,-256.000000,-256.000000,-256.000000,-161.493927,-256.000000,-256.000000,-256.000000,-3.078381,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-3.512558,-256.000000,-256.000000,-253.210602,-0.156252,-66.566078,-256.000000,-256.000000,-116.003517,-2.664066,-0.621146,-256.000000,-4.175947,-189.429779,-90.234695,-256.000000,-256.000000,-256.000000,-210.670303,-256.000000,-228.706390,-256.000000,-256.000000,-256.000000,-7.885718,-40.331474,-256.000000,-256.000000,-63.968369,-27.304436,-250.095673,-256.000000,-52.763817,-5.376092,-256.000000,-256.000000,-131.904800,-256.000000,-256.000000,-256.000000,-241.363373,-256.000000,-0.001234,-42.430080,-184.674835,-256.000000,-256.000000,-111.838806,-256.000000,-3.889288,-86.545731,-256.000000,-256.000000,-2.408864,-256.000000,-20.207777,-256.000000,-256.000000,-36.360039,-256.000000,-175.132660,-118.947334,-32.239712,-256.000000,-128.595596,-256.000000,-94.872124,-50.544212,-0.879965,-256.000000,-256.000000,-4.105247,-132.974625,-223.699173,-56.377029,-26.105927,-18.914125,-75.371132,-17.885948,-256.000000,-20.259706,-85.022484,-256.000000,-1.363831,-256.000000,-256.000000,-2.727881,-195.289673,-0.798018,-236.143707,-256.000000,-172.798660,-150.654984,-54.142082,-256.000000,-256.000000,-256.000000,-167.466949,-214.622055,-256.000000,-256.000000,-256.000000,-256.000000,-36.351162,-38.485111,-256.000000,-15.272907,-38.753895,-165.977371,-256.000000,-3.325738,-256.000000,-256.000000,-241.149582,-255.931534,-256.000000,-85.194214,-256.000000,-17.197260,-67.472443,-256.000000,-103.784355,-256.000000,-256.000000,-0.818312,-15.612702,-201.861847,-3.809661,-0.335948,-104.456169,-11.760599,-26.026913,-171.225403,-256.000000,-256.000000,-255.024612,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-1.037318,-256.000000,-248.623016,-183.073990,-20.573690,-39.606834,-256.000000,-160.051682,-256.000000,-22.142809,-104.185799,-25.152058,-149.732346,-0.145817,-9.116907,-256.000000,-256.000000,-256.000000,-256.000000,-10.205378,-256.000000,-256.000000,-59.351711,-20.196621,-256.000000,-33.324333,-213.137161,-256.000000,-31.929674,-256.000000,-256.000000,-5.090537,-6.560724,-81.245621,-156.709229,-256.000000,-256.000000,-121.736580,-27.034815,-256.000000,-6.026342,-12.923452,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-247.234695,-256.000000,-256.000000,-157.507584,-2.007016,-256.000000,-256.000000,-99.468063,-49.476688,-11.522698,-1.034085,-134.070221,-256.000000,-9.396217,-14.752956,-256.000000,-9.100965,-256.000000,-131.294449,-11.982084,-139.622635,-2.106203,-137.649551,-256.000000,-147.172455,-7.072444,-33.623226,-256.000000,-164.048981,-1.458130,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-11.847391,-125.122688,-136.201126,-256.000000,-27.783068,-256.000000,-90.022148,-85.731560,-256.000000,-256.000000,-256.000000,-159.474594,-58.853752,-129.247726,-119.120392,-61.304306,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-15.337561,-87.317825,-3.013679,-40.804905,-26.131580,-11.761307,-256.000000,-41.765682,-0.747833,-256.000000,-256.000000,-256.000000,-256.000000,-31.597832,-256.000000,-7.613805,-256.000000,-121.996864,-52.862988,-256.000000,-256.000000,-256.000000,-11.558264,-256.000000,-256.000000,-256.000000,-52.752945,-1.341946,-1.899512,-8.377485,-126.563843,-256.000000,-256.000000,-163.345123,-89.409554,-256.000000,-22.830221,-1.994243,-256.000000,-9.626154,-19.209908,-256.000000,-111.102844,-256.000000,-256.000000,-0.446186,-256.000000,-34.619537,-12.760421,-256.000000,-256.000000,-6.455916,-28.668245,-201.979462,-183.701859,-2.304885,-256.000000,-73.749504,-55.883755,-13.995918,-5.670978,-256.000000,-169.835159,-239.679443,-256.000000,-181.066452,-3.051180,-100.829964,-256.000000,-5.251395,-5.701899,-106.260246,-256.000000,-256.000000,-52.326290,-256.000000,-9.395118,-256.000000,-256.000000,-256.000000,-52.918671,-28.793499,-2.438405,-19.020601,-256.000000,-75.717522,-256.000000,-256.000000,-27.534323,-153.702423,-256.000000,-256.000000,-124.234016,-256.000000,-62.852139,-147.429001,-113.018593,-58.329403,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-5.941471,-256.000000,-27.252138,-66.343895,-2.777405,-256.000000,-256.000000,-256.000000,-88.755508,-126.404816,-9.666991,-256.000000,-55.137455,-256.000000,-255.796707,-147.732574,-37.180119,-20.549978,-256.000000,-22.641054,-35.434879,-256.000000,-256.000000,-256.000000,-91.790222,-42.194019,-3.260047,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-249.203964,-47.994205,-256.000000,-76.910194,-33.106411,-98.390289,-256.000000,-256.000000,-137.906052,-27.119961,-256.000000,-256.000000,-15.569659,-11.716291,-79.297691,-81.685211,-198.427963,-11.921264,-256.000000,-256.000000,-256.000000,-256.000000,-23.303205,-225.499771,-256.000000,-55.367420,-143.147552,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-133.239441,-234.311661};
               ^
./coef.h:3:16: note: previous definition is here
static coeff_t Co[1222] = {256.000000,256.000000,256.000000,0.377838,37.602711,3.981679,9.790625,256.000000,6.323599,143.001968,84.514107,30.896193,129.020493,6.459861,8.149495,256.000000,256.000000,256.000000,256.000000,42.939339,85.354729,256.000000,5.511238,256.000000,49.910217,77.610931,58.191307,31.715855,256.000000,154.992844,256.000000,41.504036,40.482929,25.511175,97.957176,256.000000,256.000000,3.106152,147.448822,256.000000,20.571304,20.594175,97.980598,29.161674,256.000000,28.371107,69.569237,256.000000,256.000000,256.000000,221.621445,256.000000,256.000000,7.286118,256.000000,256.000000,79.950882,256.000000,9.748680,218.093262,233.773270,19.245794,245.892624,20.977154,151.658997,43.558773,83.557373,256.000000,30.361534,256.000000,69.848518,256.000000,256.000000,22.685482,180.932770,256.000000,256.000000,256.000000,175.780472,256.000000,256.000000,83.398918,256.000000,193.200607,33.200405,256.000000,256.000000,56.017059,256.000000,33.699215,256.000000,90.146294,67.703819,126.287537,6.293340,138.538544,37.799156,51.413437,40.539246,1.970935,123.203011,0.120195,251.998688,256.000000,64.980316,256.000000,256.000000,46.873863,256.000000,16.078697,27.015860,7.731324,256.000000,256.000000,53.845215,0.430881,155.127777,256.000000,0.756773,256.000000,134.378967,256.000000,173.702728,13.157926,83.936493,14.515040,28.171759,76.566437,77.873688,0.727600,72.392250,256.000000,256.000000,256.000000,38.287205,256.000000,106.976959,18.869501,17.152201,2.139803,158.842453,94.776314,11.825386,41.481991,256.000000,111.226624,43.187813,157.304474,256.000000,3.420499,256.000000,256.000000,256.000000,256.000000,256.000000,9.108314,96.625061,101.105850,172.804794,69.834358,131.197174,116.941124,65.509415,256.000000,190.287155,256.000000,162.597275,206.941193,32.548077,35.062141,13.098492,71.558502,256.000000,77.049904,55.991570,12.038315,161.332153,115.660873,256.000000,16.948818,75.917671,256.000000,256.000000,78.537697,67.352989,256.000000,4.202294,3.816604,39.824875,59.649147,256.000000,256.000000,256.000000,22.422009,235.398438,73.942017,0.852340,5.426599,77.461403,3.893183,111.299408,256.000000,119.685135,256.000000,163.886841,1.318343,256.000000,248.538437,25.758383,256.000000,256.000000,6.981712,171.817810,15.338750,88.783844,238.295898,195.917755,5.242184,221.748413,34.870300,256.000000,256.000000,136.788071,58.949173,11.291489,74.284676,256.000000,239.496048,256.000000,3.408316,256.000000,204.835342,89.020790,16.206909,8.006501,256.000000,158.913605,256.000000,256.000000,67.215088,6.542893,74.531784,85.980217,189.031235,69.627998,15.828563,256.000000,256.000000,256.000000,189.887985,4.329193,0.396540,256.000000,151.280304,2.438487,64.836945,256.000000,106.522354,256.000000,256.000000,10.341138,85.615730,7.546156,68.882973,256.000000,136.523895,256.000000,52.238457,24.103226,27.656605,100.515549,90.817276,256.000000,54.334454,66.955803,58.984547,256.000000,196.591324,256.000000,133.769760,245.183701,43.094776,85.037041,256.000000,256.000000,15.053802,256.000000,56.058830,103.876724,170.991898,1.739854,208.878571,256.000000,95.100372,61.168484,234.024094,256.000000,132.185608,41.874481,20.895947,39.697018,207.194382,4.858116,13.165968,1.870093,256.000000,14.711633,256.000000,82.134842,8.965570,44.038624,256.000000,256.000000,256.000000,256.000000,90.062790,207.152817,73.851524,104.749947,68.375000,256.000000,36.472965,9.800015,256.000000,5.115048,88.021667,256.000000,256.000000,160.289200,136.382538,38.248680,256.000000,256.000000,125.631798,127.992004,256.000000,47.714981,256.000000,14.275994,256.000000,256.000000,256.000000,256.000000,24.323603,9.562403,256.000000,70.565231,5.677845,0.300455,13.505046,55.782383,11.741334,76.750900,99.657440,244.766983,73.215607,45.656094,256.000000,256.000000,256.000000,27.019733,2.311106,3.306921,182.139404,43.771156,116.840340,256.000000,256.000000,23.438526,3.538220,16.583696,256.000000,154.459259,3.810347,103.199738,159.960754,9.772880,7.585590,256.000000,16.111156,256.000000,215.579544,256.000000,256.000000,69.775314,78.527748,163.053528,166.938080,193.030518,256.000000,31.222799,32.986565,256.000000,21.191664,256.000000,256.000000,69.479897,256.000000,256.000000,3.767157,22.366007,154.143097,109.128288,8.348893,256.000000,214.236389,6.487822,256.000000,26.607384,256.000000,256.000000,45.794884,1.125327,110.415192,256.000000,256.000000,256.000000,256.000000,256.000000,7.072868,256.000000,106.223763,256.000000,20.488556,46.391750,256.000000,137.099716,130.806549,8.334361,43.434414,39.026585,256.000000,19.066351,183.589752,4.278144,146.990662,256.000000,256.000000,4.399008,100.579842,91.145332,0.758596,118.988907,7.203997,12.107448,238.270355,5.513325,5.233268,111.627586,1.931935,172.338272,7.744387,164.642670,20.630833,64.625786,2.255671,232.327774,130.689880,0.206084,36.110455,7.960837,256.000000,161.218643,23.051373,75.593636,59.388798,256.000000,256.000000,119.295998,256.000000,1.663769,256.000000,124.152527,93.235428,51.859158,11.040219,256.000000,256.000000,55.204582,20.032331,26.395702,118.594368,256.000000,35.106544,127.128593,37.624146,17.027836,37.687309,105.622887,37.370514,199.997559,67.652115,256.000000,215.862518,229.138824,256.000000,54.739857,256.000000,3.125135,58.658863,256.000000,34.637020,108.967484,256.000000,222.685883,49.824284,256.000000,256.000000,52.384460,5.702593,1.077722,54.894985,6.320492,27.685068,256.000000,0.834624,3.577484,99.984283,7.011896,108.445114,43.422825,161.537491,256.000000,256.000000,74.534248,11.115843,3.763793,256.000000,105.704742,182.662781,151.473907,134.576324,77.625832,34.599487,93.797768,3.444353,256.000000,10.802832,236.014465,53.183308,256.000000,20.229073,8.685500,29.099512,107.049477,256.000000,63.487907,256.000000,0.951145,256.000000,12.991178,4.111417,67.879532,256.000000,16.329903,90.899467,256.000000,256.000000,72.995895,179.665100,256.000000,8.309706,256.000000,256.000000,119.946594,256.000000,256.000000,28.486300,193.571838,5.494396,42.827423,256.000000,68.493271,234.299072,24.469368,61.739441,204.822647,1.524210,62.299759,256.000000,2.148471,36.436157,126.912704,96.181770,40.653130,256.000000,163.278915,136.075302,0.834381,123.508224,12.374328,3.559822,6.623189,234.973618,256.000000,256.000000,100.192848,82.421532,14.025699,183.112946,0.604039,83.436653,256.000000,10.849167,256.000000,197.254242,177.040146,25.651873,256.000000,31.082792,6.004776,21.809772,35.591747,256.000000,256.000000,256.000000,256.000000,3.418987,233.715485,8.516836,85.918114,12.124868,5.115730,84.237282,103.741180,148.799484,256.000000,256.000000,52.811905,173.261551,179.135956,40.568577,256.000000,10.675563,8.068893,256.000000,256.000000,101.188805,256.000000,256.000000,27.596491,256.000000,48.623207,16.442047,7.221565,242.609207,228.744980,147.892563,115.004601,127.227509,173.397903,81.009216,30.962217,188.924011,1.594950,125.048119,256.000000,14.884198,21.904202,70.434105,40.895130,11.520079,61.381645,4.127358,256.000000,1.477319,215.059799,108.104309,256.000000,256.000000,256.000000,176.350677,256.000000,105.742950,256.000000,47.498295,42.350727,-256.000000,-17.843529,-256.000000,-118.561905,-0.900315,-49.427326,-256.000000,-8.426908,-256.000000,-256.000000,-116.017639,-256.000000,-86.145828,-256.000000,-54.769875,-256.000000,-256.000000,-10.181157,-256.000000,-256.000000,-256.000000,-68.168495,-256.000000,-256.000000,-256.000000,-1.816648,-256.000000,-67.873894,-256.000000,-256.000000,-256.000000,-74.391159,-256.000000,-256.000000,-256.000000,-105.551079,-256.000000,-256.000000,-103.902740,-213.194519,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-9.573307,-256.000000,-1.530713,-256.000000,-256.000000,-53.358479,-256.000000,-256.000000,-256.000000,-256.000000,-167.445877,-256.000000,-49.906231,-168.933365,-256.000000,-2.544054,-256.000000,-157.821106,-22.091463,-13.044273,-256.000000,-256.000000,-96.333900,-256.000000,-256.000000,-122.295776,-256.000000,-256.000000,-4.181292,-21.755030,-6.665123,-6.012242,-217.281113,-13.304906,-256.000000,-256.000000,-256.000000,-256.000000,-111.904945,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-43.348972,-8.841123,-256.000000,-256.000000,-1.844458,-16.323900,-9.306588,-7.900302,-88.530029,-9.880508,-256.000000,-139.727219,-112.117889,-244.202011,-256.000000,-256.000000,-256.000000,-108.009789,-256.000000,-256.000000,-15.111933,-256.000000,-49.066250,-256.000000,-256.000000,-256.000000,-256.000000,-161.493927,-256.000000,-256.000000,-256.000000,-3.078381,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-3.512558,-256.000000,-256.000000,-253.210602,-0.156252,-66.566078,-256.000000,-256.000000,-116.003517,-2.664066,-0.621146,-256.000000,-4.175947,-189.429779,-90.234695,-256.000000,-256.000000,-256.000000,-210.670303,-256.000000,-228.706390,-256.000000,-256.000000,-256.000000,-7.885718,-40.331474,-256.000000,-256.000000,-63.968369,-27.304436,-250.095673,-256.000000,-52.763817,-5.376092,-256.000000,-256.000000,-131.904800,-256.000000,-256.000000,-256.000000,-241.363373,-256.000000,-0.001234,-42.430080,-184.674835,-256.000000,-256.000000,-111.838806,-256.000000,-3.889288,-86.545731,-256.000000,-256.000000,-2.408864,-256.000000,-20.207777,-256.000000,-256.000000,-36.360039,-256.000000,-175.132660,-118.947334,-32.239712,-256.000000,-128.595596,-256.000000,-94.872124,-50.544212,-0.879965,-256.000000,-256.000000,-4.105247,-132.974625,-223.699173,-56.377029,-26.105927,-18.914125,-75.371132,-17.885948,-256.000000,-20.259706,-85.022484,-256.000000,-1.363831,-256.000000,-256.000000,-2.727881,-195.289673,-0.798018,-236.143707,-256.000000,-172.798660,-150.654984,-54.142082,-256.000000,-256.000000,-256.000000,-167.466949,-214.622055,-256.000000,-256.000000,-256.000000,-256.000000,-36.351162,-38.485111,-256.000000,-15.272907,-38.753895,-165.977371,-256.000000,-3.325738,-256.000000,-256.000000,-241.149582,-255.931534,-256.000000,-85.194214,-256.000000,-17.197260,-67.472443,-256.000000,-103.784355,-256.000000,-256.000000,-0.818312,-15.612702,-201.861847,-3.809661,-0.335948,-104.456169,-11.760599,-26.026913,-171.225403,-256.000000,-256.000000,-255.024612,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-1.037318,-256.000000,-248.623016,-183.073990,-20.573690,-39.606834,-256.000000,-160.051682,-256.000000,-22.142809,-104.185799,-25.152058,-149.732346,-0.145817,-9.116907,-256.000000,-256.000000,-256.000000,-256.000000,-10.205378,-256.000000,-256.000000,-59.351711,-20.196621,-256.000000,-33.324333,-213.137161,-256.000000,-31.929674,-256.000000,-256.000000,-5.090537,-6.560724,-81.245621,-156.709229,-256.000000,-256.000000,-121.736580,-27.034815,-256.000000,-6.026342,-12.923452,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-247.234695,-256.000000,-256.000000,-157.507584,-2.007016,-256.000000,-256.000000,-99.468063,-49.476688,-11.522698,-1.034085,-134.070221,-256.000000,-9.396217,-14.752956,-256.000000,-9.100965,-256.000000,-131.294449,-11.982084,-139.622635,-2.106203,-137.649551,-256.000000,-147.172455,-7.072444,-33.623226,-256.000000,-164.048981,-1.458130,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-11.847391,-125.122688,-136.201126,-256.000000,-27.783068,-256.000000,-90.022148,-85.731560,-256.000000,-256.000000,-256.000000,-159.474594,-58.853752,-129.247726,-119.120392,-61.304306,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-15.337561,-87.317825,-3.013679,-40.804905,-26.131580,-11.761307,-256.000000,-41.765682,-0.747833,-256.000000,-256.000000,-256.000000,-256.000000,-31.597832,-256.000000,-7.613805,-256.000000,-121.996864,-52.862988,-256.000000,-256.000000,-256.000000,-11.558264,-256.000000,-256.000000,-256.000000,-52.752945,-1.341946,-1.899512,-8.377485,-126.563843,-256.000000,-256.000000,-163.345123,-89.409554,-256.000000,-22.830221,-1.994243,-256.000000,-9.626154,-19.209908,-256.000000,-111.102844,-256.000000,-256.000000,-0.446186,-256.000000,-34.619537,-12.760421,-256.000000,-256.000000,-6.455916,-28.668245,-201.979462,-183.701859,-2.304885,-256.000000,-73.749504,-55.883755,-13.995918,-5.670978,-256.000000,-169.835159,-239.679443,-256.000000,-181.066452,-3.051180,-100.829964,-256.000000,-5.251395,-5.701899,-106.260246,-256.000000,-256.000000,-52.326290,-256.000000,-9.395118,-256.000000,-256.000000,-256.000000,-52.918671,-28.793499,-2.438405,-19.020601,-256.000000,-75.717522,-256.000000,-256.000000,-27.534323,-153.702423,-256.000000,-256.000000,-124.234016,-256.000000,-62.852139,-147.429001,-113.018593,-58.329403,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-5.941471,-256.000000,-27.252138,-66.343895,-2.777405,-256.000000,-256.000000,-256.000000,-88.755508,-126.404816,-9.666991,-256.000000,-55.137455,-256.000000,-255.796707,-147.732574,-37.180119,-20.549978,-256.000000,-22.641054,-35.434879,-256.000000,-256.000000,-256.000000,-91.790222,-42.194019,-3.260047,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-249.203964,-47.994205,-256.000000,-76.910194,-33.106411,-98.390289,-256.000000,-256.000000,-137.906052,-27.119961,-256.000000,-256.000000,-15.569659,-11.716291,-79.297691,-81.685211,-198.427963,-11.921264,-256.000000,-256.000000,-256.000000,-256.000000,-23.303205,-225.499771,-256.000000,-55.367420,-143.147552,-256.000000,-256.000000,-256.000000,-256.000000,-256.000000,-133.239441,-234.311661};
               ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.812 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.812 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 106.879 ; gain = 51.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.062 ; gain = 57.422
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.504 ; gain = 81.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.504 ; gain = 81.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.014 seconds; current allocated memory: 88.036 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 88.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 89.483 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 151.395 ; gain = 95.754
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.497 seconds; peak allocated memory: 89.483 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.707 ; gain = 45.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.707 ; gain = 45.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.141 ; gain = 51.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.355 ; gain = 57.543
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.215 ; gain = 82.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.215 ; gain = 82.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.021 seconds; current allocated memory: 88.985 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 89.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 91.431 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 155.066 ; gain = 99.254
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.505 seconds; peak allocated memory: 91.431 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.934 ; gain = 45.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.934 ; gain = 45.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.543 ; gain = 51.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.855 ; gain = 57.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.082 ; gain = 82.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.082 ; gain = 82.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.491 seconds; current allocated memory: 88.985 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 89.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 91.431 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 156.191 ; gain = 100.230
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.501 seconds; peak allocated memory: 91.431 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24419:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=RAM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24410:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=ROM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24424:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=ROM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24425:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS ARRAY_PARTITION variable=SupVec cyclic factor=9 dim=2
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24425:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS ARRAY_PARTITION variable=SupVec cyclic factor=9 dim=2;
        ^
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24425:67: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS ARRAY_PARTITION variable=SupVec cyclic factor=9 dim=2;
                                                                  ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.816 ; gain = 45.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.816 ; gain = 45.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.801 ; gain = 51.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 113.676 ; gain = 57.762
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.949 ; gain = 82.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.949 ; gain = 82.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.347 seconds; current allocated memory: 89.102 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 89.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 91.514 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 156.301 ; gain = 100.387
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.717 seconds; peak allocated memory: 91.514 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.660 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.660 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.945 ; gain = 52.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.980 ; gain = 58.570
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 137.629 ; gain = 82.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 137.629 ; gain = 82.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.639 seconds; current allocated memory: 89.101 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 89.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 91.513 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 154.711 ; gain = 99.301
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.616 seconds; peak allocated memory: 91.513 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24411:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=ROM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from svm.cpp:1:
svm.cpp:9:6: error: redefinition of 'svm'
void svm (output_t * class_hw,
     ^
./svm.h:52:6: note: previous definition is here
void svm (
     ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from svm.cpp:1:
svm.cpp:9:6: error: redefinition of 'svm'
void svm (output_t * class_hw,
     ^
./svm.h:52:6: note: previous definition is here
void svm (
     ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.738 ; gain = 46.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.738 ; gain = 46.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.941 ; gain = 52.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 114.117 ; gain = 58.523
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 137.000 ; gain = 81.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.000 ; gain = 81.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.826 seconds; current allocated memory: 89.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 89.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 91.498 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 155.340 ; gain = 99.746
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.137 seconds; peak allocated memory: 91.498 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
ERROR: [HLS 200-70] C:\Users\Afroditi\Documents\8thSemester\dvlsi\HLS_Bonus\svm\hls2-svm\solution3\.autopilot\db\svm.pp.0.cpp:24411:9: error: expected unqualified-id [clang-diagnostic-error]
#pragma HLS RESOURCE variable=SupVec core=ROM_2P_BRAM
        ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.859 ; gain = 46.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.859 ; gain = 46.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 115.203 ; gain = 59.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 117.402 ; gain = 61.562
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 141.625 ; gain = 85.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 141.840 ; gain = 86.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.178 seconds; current allocated memory: 92.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 93.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 95.222 MB.
INFO: [RTMG 210-278] Implementing memory 'svm_SupVec_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 148.332 ; gain = 92.492
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.229 seconds; peak allocated memory: 95.222 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.074 ; gain = 46.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 102.074 ; gain = 46.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 115.109 ; gain = 59.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 117.383 ; gain = 61.711
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 142.355 ; gain = 86.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 142.355 ; gain = 86.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.495 seconds; current allocated memory: 92.969 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'SupVec' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 93.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 95.457 MB.
INFO: [RTMG 210-278] Implementing memory 'svm_SupVec_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 148.844 ; gain = 93.172
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 34.212 seconds; peak allocated memory: 95.457 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.086 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 102.086 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 115.188 ; gain = 59.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 117.332 ; gain = 61.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 142.355 ; gain = 86.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 142.355 ; gain = 86.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.062 seconds; current allocated memory: 92.969 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'SupVec' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 93.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 95.457 MB.
INFO: [RTMG 210-278] Implementing memory 'svm_SupVec_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 148.570 ; gain = 92.703
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 30.799 seconds; peak allocated memory: 95.457 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 101.875 ; gain = 45.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 101.875 ; gain = 45.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 108.324 ; gain = 52.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 114.141 ; gain = 57.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 137.996 ; gain = 81.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 137.996 ; gain = 81.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.749 seconds; current allocated memory: 89.239 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 90.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 91.649 MB.
WARNING: [RTMG 210-274] Memory 'svm_SupVec' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'svm_Co' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 156.535 ; gain = 100.289
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 36.879 seconds; peak allocated memory: 91.649 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from C:/Users/Afroditi/Documents/8thSemester/dvlsi/HLS_Bonus/svm/hls2-svm/solution3/.autopilot/db/svm.pragma.1.cpp:1:
In file included from svm.cpp:1:
svm.cpp:13:28: error: use of undeclared identifier 'c'
_ssdm_SpecArrayPartition( &c, 1, "CYCLIC", 9, "");
                           ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.727 ; gain = 45.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.727 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.703 ; gain = 51.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.863 ; gain = 57.547
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:10) in dimension 1 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.508 ; gain = 82.191
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.508 ; gain = 82.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.295 seconds; current allocated memory: 89.313 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 90.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 92.048 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 165.559 ; gain = 109.242
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.212 seconds; peak allocated memory: 92.048 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.707 ; gain = 45.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.707 ; gain = 45.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.641 ; gain = 51.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.762 ; gain = 57.992
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:10) in dimension 1 with a cyclic factor 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.203 ; gain = 82.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 138.203 ; gain = 82.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.768 seconds; current allocated memory: 91.759 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 93.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_urem_5ns_4ns_4_9_seq_1' to 'svm_urem_5ns_4ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_urem_5ns_4ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 95.883 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'svm_urem_5ns_4ns_ibs_div'
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 163.906 ; gain = 108.137
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.264 seconds; peak allocated memory: 95.883 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.977 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.977 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 107.746 ; gain = 51.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 114.203 ; gain = 58.359
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:10) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 140.527 ; gain = 84.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 140.527 ; gain = 84.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.555 seconds; current allocated memory: 91.198 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 92.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 93.934 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 150.734 ; gain = 94.891
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 29.831 seconds; peak allocated memory: 93.934 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.898 ; gain = 46.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.898 ; gain = 46.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 107.207 ; gain = 51.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 113.422 ; gain = 57.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.996 ; gain = 82.180
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.996 ; gain = 82.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.711 seconds; current allocated memory: 88.967 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 89.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 91.414 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 155.195 ; gain = 99.379
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.238 seconds; peak allocated memory: 91.414 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.086 ; gain = 46.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.086 ; gain = 46.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.469 ; gain = 51.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 113.543 ; gain = 58.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Sum_Outter_Loop' (svm.cpp:24) in function 'svm' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Sum_Inner_Loop' (svm.cpp:29) in function 'svm' completely.
INFO: [XFORM 203-102] Partitioning array 'SupVec' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.117 ; gain = 82.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.117 ; gain = 82.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum_Outter_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', svm.cpp:61) and 'dadd' operation ('sum', svm.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', svm.cpp:61) and 'dadd' operation ('sum', svm.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', svm.cpp:61) and 'dadd' operation ('sum', svm.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', svm.cpp:61) and 'dadd' operation ('sum', svm.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.582 seconds; current allocated memory: 88.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 89.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 91.253 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 144.137 ; gain = 88.613
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.86 seconds; peak allocated memory: 91.253 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.891 ; gain = 46.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.891 ; gain = 46.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 107.195 ; gain = 51.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 113.230 ; gain = 57.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.016 ; gain = 82.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 138.016 ; gain = 82.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.651 seconds; current allocated memory: 88.967 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 89.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 91.398 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 155.887 ; gain = 100.402
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 30.039 seconds; peak allocated memory: 91.398 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.816 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.816 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 106.621 ; gain = 50.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 108.840 ; gain = 53.141
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:66:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 133.934 ; gain = 78.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 133.934 ; gain = 78.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.743 seconds; current allocated memory: 85.621 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 86.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 87.962 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 139.832 ; gain = 84.133
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 22.386 seconds; peak allocated memory: 87.962 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.828 ; gain = 45.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.828 ; gain = 45.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.066 ; gain = 50.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.328 ; gain = 57.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 138.480 ; gain = 82.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 138.480 ; gain = 82.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.055 seconds; current allocated memory: 88.967 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 89.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 91.383 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 155.574 ; gain = 99.266
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 25.937 seconds; peak allocated memory: 91.383 MB.
