design_t_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_t/ip/design_t_processing_system7_0_0/sim/design_t_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/8c62/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/ec67/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/8c62/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ip/design_t_processing_system7_0_0"
design_t.v,verilog,xil_defaultlib,../../../bd/design_t/sim/design_t.v,incdir="$ref_dir/../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/8c62/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/ec67/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ipshared/8c62/hdl"incdir="../../../../Lab8.srcs/sources_1/bd/design_t/ip/design_t_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
