
*** Running vivado
    with args -log finn_design_MVAU_hls_7_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MVAU_hls_7_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_MVAU_hls_7_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.641 ; gain = 118.609
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/media/clr/XIlinx/finn/finn-rtllib/memstream'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_wlfxl4wj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_0_5ojjcg8a/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_6i63ps7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_0_c1yl8wwu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_ns3a5jn3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_8tlt_04t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcuclu_f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_pgm__mle'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_lbnaqceg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_0_pm17mzbp/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_mrxzdn8q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_1_2v0axa4u/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_0tg6i1t4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_1_eo_ft2zd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_0_5dpxcc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9n0z3xny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8__tki43oj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_oywzn2g7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_abi4l1b9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_0_quz2zfen/project_StreamingDataWidthConverter_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_h0juerdy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_1_r23awlkq/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_3tv6qxnb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u3hxulek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_lm1clnxa'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_2_z93d_1rj/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_583cxnvb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_2_oczdtiib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_k4fncn1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_de665nz_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_15_1i7_04ny'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_qjg7t3xq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_16_hou74g4l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_1_s6worver/project_StreamingDataWidthConverter_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_17_cmro96l_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_2_ufu323e_/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_18_b5raj_ho'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c3ztzkwv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_19_enco_dbj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_3_igc1mjk8/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_20_nu4uu0sy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_3_fpihnftc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_21_086iw6t9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_5t1fuam0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_22_t4n_jkuj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_yajhnku3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_23_y9rnvntt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_05ww9hda'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_24_ylzveoao'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_3_5vl2hbpw/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_25_5vaibwsp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_ab4eighi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_26_xzg9s7nq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_27_ej9wchtr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_4_lasvhgnt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_28_hm6xtqk0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_8__bwffe1d'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_29_oqgwb2ay'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_cq84zytp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_30_c_bk1cl9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_166qp8mj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_31_tt3lfz47'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_4__ok_a9cj/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_32_59unwooc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_0s7sq3bt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_33_iufu7as2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_5_c0eo27gp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_34_70ldgat7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_l6pn1lgr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_35_5c_fr02n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pr473df_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_36_x2yax__b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_31ouz5n4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_37_iz2r64sq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_5_ol2hz86g/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_38_68gyno9a'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_hls_2_8vctij35/project_StreamingDataWidthConverter_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_39_711xoee7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_6_y0qmdba0/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_40_qmte1qgl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_mxe_m8it'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_41_ydah_m51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_6_59g9igco'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_42_slirpjfi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_4npximp0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_43_4lup8wdo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_t2nz2da6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_44_3nh99_gf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_evu11cig'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_45_8stog746'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_46_fggz943t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jrps1wlr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_47_imagao10'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_FMPadding_rtl_7_3zgpn366'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_48_eoppwpa1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_6dd98hur'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_49_33e6bl_t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_5qrmxzdy'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.738 ; gain = 25.098
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MVAU_hls_7_0
Command: synth_design -top finn_design_MVAU_hls_7_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31208
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.594 ; gain = 413.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_7_0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/synth/finn_design_MVAU_hls_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_7_urf094np/project_MVAU_hls_7/sol1/impl/ip/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mux_566_27_1_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mux_566_27_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mux_566_27_1_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mux_566_27_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mul_8s_3ns_11_1_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mul_8s_3ns_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mul_8s_3ns_11_1_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mul_8s_3ns_11_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_flow_control_loop_pipe_sequential_init' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_flow_control_loop_pipe_sequential_init' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_regslice_both' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_regslice_both' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_regslice_both__parameterized0' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_regslice_both__parameterized0' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_regslice_both__parameterized1' [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_regslice_both__parameterized1' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_7_0' (0#1) [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/synth/finn_design_MVAU_hls_7_0.v:53]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R does not have driver. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v:23]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[31] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[30] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[29] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[28] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[27] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1981.742 ; gain = 536.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1999.668 ; gain = 553.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1999.668 ; gain = 553.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1999.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/constraints/MVAU_hls_7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/constraints/MVAU_hls_7_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2112.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2112.383 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_4048_pp0_iter4_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_4048_pp0_iter3_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:2028]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_4048_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:2014]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_4048_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:1988]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_4048_reg' and it is trimmed from '32' to '5' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v:1954]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter6_fsm_state0 |                               01 |                               01
  ap_ST_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter7_fsm_state0 |                               01 |                               01
  ap_ST_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 4     
	   5 Input    3 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	              288 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 57    
	               18 Bit    Registers := 29    
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 36    
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 76    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input  288 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 56    
	   2 Input   18 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '13' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a192/hdl/verilog/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1.v:31]
DSP Report: Generating DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U34/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U4/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U4/dout is absorbed into DSP mul_8s_3ns_11_1_1_U4/dout.
DSP Report: register mul_8s_3ns_11_1_1_U4/dout is absorbed into DSP mul_8s_3ns_11_1_1_U4/dout.
DSP Report: register local_temp_V_41_reg_4163_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U4/dout.
DSP Report: register local_temp_V_41_reg_4163_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U4/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U4/dout is absorbed into DSP mul_8s_3ns_11_1_1_U4/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U27/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U3/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: register mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: register local_temp_V_39_reg_4153_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: register local_temp_V_39_reg_4153_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U3/dout is absorbed into DSP mul_8s_3ns_11_1_1_U3/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U14/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U2/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: register mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: register local_temp_V_37_reg_4143_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: register local_temp_V_37_reg_4143_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U2/dout is absorbed into DSP mul_8s_3ns_11_1_1_U2/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U26/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U35/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U7/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U7/dout is absorbed into DSP mul_8s_3ns_11_1_1_U7/dout.
DSP Report: register mul_8s_3ns_11_1_1_U7/dout is absorbed into DSP mul_8s_3ns_11_1_1_U7/dout.
DSP Report: register local_temp_V_14_reg_4208_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U7/dout.
DSP Report: register local_temp_V_14_reg_4208_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U7/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U7/dout is absorbed into DSP mul_8s_3ns_11_1_1_U7/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U18/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U29/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U6/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U6/dout is absorbed into DSP mul_8s_3ns_11_1_1_U6/dout.
DSP Report: register mul_8s_3ns_11_1_1_U6/dout is absorbed into DSP mul_8s_3ns_11_1_1_U6/dout.
DSP Report: register local_temp_V_12_reg_4198_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U6/dout.
DSP Report: register local_temp_V_12_reg_4198_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U6/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U6/dout is absorbed into DSP mul_8s_3ns_11_1_1_U6/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U17/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U5/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U5/dout is absorbed into DSP mul_8s_3ns_11_1_1_U5/dout.
DSP Report: register mul_8s_3ns_11_1_1_U5/dout is absorbed into DSP mul_8s_3ns_11_1_1_U5/dout.
DSP Report: register local_temp_V_9_reg_4188_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U5/dout.
DSP Report: register local_temp_V_9_reg_4188_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U5/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U5/dout is absorbed into DSP mul_8s_3ns_11_1_1_U5/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U19/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U28/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U36/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U10/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U10/dout is absorbed into DSP mul_8s_3ns_11_1_1_U10/dout.
DSP Report: register mul_8s_3ns_11_1_1_U10/dout is absorbed into DSP mul_8s_3ns_11_1_1_U10/dout.
DSP Report: register local_temp_V_23_reg_4253_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U10/dout.
DSP Report: register local_temp_V_23_reg_4253_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U10/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U10/dout is absorbed into DSP mul_8s_3ns_11_1_1_U10/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U21/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U31/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U9/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U9/dout is absorbed into DSP mul_8s_3ns_11_1_1_U9/dout.
DSP Report: register mul_8s_3ns_11_1_1_U9/dout is absorbed into DSP mul_8s_3ns_11_1_1_U9/dout.
DSP Report: register local_temp_V_21_reg_4243_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U9/dout.
DSP Report: register local_temp_V_21_reg_4243_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U9/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U9/dout is absorbed into DSP mul_8s_3ns_11_1_1_U9/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U20/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U8/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U8/dout is absorbed into DSP mul_8s_3ns_11_1_1_U8/dout.
DSP Report: register mul_8s_3ns_11_1_1_U8/dout is absorbed into DSP mul_8s_3ns_11_1_1_U8/dout.
DSP Report: register local_temp_V_19_reg_4233_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U8/dout.
DSP Report: register local_temp_V_19_reg_4233_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U8/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U8/dout is absorbed into DSP mul_8s_3ns_11_1_1_U8/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U22/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U30/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8s_3ns_18s_18_4_1_U37/MVAU_hls_7_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U13/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U13/dout is absorbed into DSP mul_8s_3ns_11_1_1_U13/dout.
DSP Report: register mul_8s_3ns_11_1_1_U13/dout is absorbed into DSP mul_8s_3ns_11_1_1_U13/dout.
DSP Report: register local_temp_V_32_reg_4298_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U13/dout.
DSP Report: register local_temp_V_32_reg_4298_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U13/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U13/dout is absorbed into DSP mul_8s_3ns_11_1_1_U13/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U15/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U24/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U33/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U12/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U12/dout is absorbed into DSP mul_8s_3ns_11_1_1_U12/dout.
DSP Report: register mul_8s_3ns_11_1_1_U12/dout is absorbed into DSP mul_8s_3ns_11_1_1_U12/dout.
DSP Report: register local_temp_V_30_reg_4288_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U12/dout.
DSP Report: register local_temp_V_30_reg_4288_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U12/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U12/dout is absorbed into DSP mul_8s_3ns_11_1_1_U12/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U23/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8s_3ns_11_1_1_U11/dout, operation Mode is: A''*B''.
DSP Report: register mul_8s_3ns_11_1_1_U11/dout is absorbed into DSP mul_8s_3ns_11_1_1_U11/dout.
DSP Report: register mul_8s_3ns_11_1_1_U11/dout is absorbed into DSP mul_8s_3ns_11_1_1_U11/dout.
DSP Report: register local_temp_V_28_reg_4278_pp0_iter1_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U11/dout.
DSP Report: register local_temp_V_28_reg_4278_pp0_iter2_reg_reg is absorbed into DSP mul_8s_3ns_11_1_1_U11/dout.
DSP Report: operator mul_8s_3ns_11_1_1_U11/dout is absorbed into DSP mul_8s_3ns_11_1_1_U11/dout.
DSP Report: Generating DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U16/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_3ns_11s_12_4_1_U25/MVAU_hls_7_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_3ns_12s_13_4_1_U32/MVAU_hls_7_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[31] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[30] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[29] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[28] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[27] in module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 18     | 9      | 18     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 9      | 4      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 18     | 9      | 18     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 9      | 4      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 18     | 9      | 18     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 9      | 4      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 18     | 9      | 18     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 9      | 4      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''             | 8      | 4      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 12     | 9      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')'     | 13     | 9      | 12     | -      | 13     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 30     | 3      | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 30     | 3      | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 30     | 3      | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 30     | 3      | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 12     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | (C+(A''*B'')')' | 3      | 18     | 48     | -      | 13     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | Dynamic         | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | Dynamic         | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | Dynamic         | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | Dynamic         | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 1    | 1    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch | A''*B''         | 30     | 3      | -      | -      | 12     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    57|
|2     |DSP48E1 |    36|
|4     |LUT1    |    10|
|5     |LUT2    |    70|
|6     |LUT3    |   485|
|7     |LUT4    |   205|
|8     |LUT5    |    47|
|9     |LUT6    |   468|
|10    |MUXF7   |   189|
|11    |MUXF8   |    81|
|12    |FDRE    |  2757|
|13    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 2112.383 ; gain = 666.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 2112.383 ; gain = 553.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 2112.383 ; gain = 666.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2112.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2112.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f7309da
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 285 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 2112.383 ; gain = 1067.547
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/finn_design_MVAU_hls_7_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.runs/finn_design_MVAU_hls_7_0_synth_1/finn_design_MVAU_hls_7_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MVAU_hls_7_0_utilization_synth.rpt -pb finn_design_MVAU_hls_7_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 23:11:28 2024...
