#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar 10 13:02:47 2024
# Process ID: 59057
# Current directory: /home/wiktoria/Documents/labs/cdd/lab2/lab2.runs/design_1_Debounce_Switch_0_0_synth_1
# Command line: vivado -log design_1_Debounce_Switch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Debounce_Switch_0_0.tcl
# Log file: /home/wiktoria/Documents/labs/cdd/lab2/lab2.runs/design_1_Debounce_Switch_0_0_synth_1/design_1_Debounce_Switch_0_0.vds
# Journal file: /home/wiktoria/Documents/labs/cdd/lab2/lab2.runs/design_1_Debounce_Switch_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Debounce_Switch_0_0.tcl -notrace
Command: synth_design -top design_1_Debounce_Switch_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Debounce_Switch_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59168
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.180 ; gain = 0.000 ; free physical = 1409 ; free virtual = 7695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_0' [/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_0/synth/design_1_Debounce_Switch_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Debounce_Switch' [/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/imports/lab2/Debounce_Switch.v:8]
	Parameter c_DEBOUNCE_LIMIT bound to: 250000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/imports/lab2/Debounce_Switch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_Switch' (1#1) [/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/imports/lab2/Debounce_Switch.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_0' (2#1) [/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_0/synth/design_1_Debounce_Switch_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.180 ; gain = 0.000 ; free physical = 1695 ; free virtual = 8093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.180 ; gain = 0.000 ; free physical = 1616 ; free virtual = 8164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 1614 ; free virtual = 8164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 1561 ; free virtual = 8151
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 860 ; free virtual = 7934
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 844 ; free virtual = 7919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 855 ; free virtual = 7930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT3   |     1|
|4     |LUT4   |     2|
|5     |LUT5   |     2|
|6     |LUT6   |     3|
|7     |FDRE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    33|
|2     |  inst   |Debounce_Switch |    33|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 916 ; free virtual = 7959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.207 ; gain = 6.027 ; free physical = 927 ; free virtual = 7970
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.215 ; gain = 6.027 ; free physical = 927 ; free virtual = 7970
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.215 ; gain = 0.000 ; free physical = 991 ; free virtual = 8045
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.047 ; gain = 0.000 ; free physical = 716 ; free virtual = 7994
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2208.047 ; gain = 107.867 ; free physical = 838 ; free virtual = 8116
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wiktoria/Documents/labs/cdd/lab2/lab2.runs/design_1_Debounce_Switch_0_0_synth_1/design_1_Debounce_Switch_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.047 ; gain = 392.000 ; free physical = 472 ; free virtual = 7512
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wiktoria/Documents/labs/cdd/lab2/lab2.runs/design_1_Debounce_Switch_0_0_synth_1/design_1_Debounce_Switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Debounce_Switch_0_0_utilization_synth.rpt -pb design_1_Debounce_Switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 13:03:25 2024...
