Analysis & Synthesis report for TopLevel
Fri Jun 27 17:11:37 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |TopLevel|Get_INA219:INA219|i2c_master:U_I2C|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Get_INA219:INA219
 17. Parameter Settings for User Entity Instance: Get_INA219:INA219|TimCirc:U_TIM
 18. Parameter Settings for User Entity Instance: Get_INA219:INA219|i2c_master:U_I2C
 19. Parameter Settings for User Entity Instance: LPF:U_FILTER|FreeRunCounter:U02
 20. Parameter Settings for User Entity Instance: LPF:U_FILTER|CountDown:U03
 21. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U04
 22. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U05
 23. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U06
 24. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U08
 25. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U09
 26. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U19
 27. Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U20
 28. Parameter Settings for User Entity Instance: TimCirc:Timer_MPPT
 29. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|RisingEdge_gen:U_RED_ENA
 30. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|RisingEdge_gen:U_FED_ENA
 31. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV
 32. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV2
 33. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF
 34. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF2
 35. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR
 36. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR2
 37. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|CountDown:U_CNT
 38. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|TimCirc:U_TIM
 39. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|TimCirc:U_TIM2
 40. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM
 41. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01
 42. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01
 43. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02
 44. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02
 45. Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U03
 46. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV
 47. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02
 48. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC1
 49. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC2
 50. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC3
 51. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC4
 52. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC5
 53. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC6
 54. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_PWRBUF
 55. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_ERRBUF
 56. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_DUTBUF
 57. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART
 58. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|RisingEdge_gen:U00
 59. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|TimCirc:U02
 60. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03
 61. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|LoadRegister:U0X
 62. Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04
 63. Parameter Settings for User Entity Instance: TimCirc:Timer
 64. Parameter Settings for Inferred Entity Instance: LPF:U_FILTER|lpm_mult:Mult0
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04"
 67. Port Connectivity Checks: "DataSender:DataSender_Inst|UART_TX:U_UART"
 68. Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03"
 69. Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02"
 70. Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV"
 71. Port Connectivity Checks: "DataSender:DataSender_Inst"
 72. Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U03"
 73. Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02"
 74. Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01"
 75. Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM"
 76. Port Connectivity Checks: "MPPT:MPPT_Inst"
 77. Port Connectivity Checks: "LPF:U_FILTER|CountDown:U03"
 78. Port Connectivity Checks: "LPF:U_FILTER|FreeRunCounter:U02"
 79. Port Connectivity Checks: "Get_INA219:INA219|i2c_master:U_I2C"
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 27 17:11:37 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; TopLevel                                        ;
; Top-level Entity Name              ; TopLevel                                        ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,829                                           ;
;     Total combinational functions  ; 1,582                                           ;
;     Dedicated logic registers      ; 996                                             ;
; Total registers                    ; 996                                             ;
; Total pins                         ; 46                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; TopLevel           ; TopLevel           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; src/BCD_2_segments.vhd           ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/BCD_2_segments.vhd                ;         ;
; src/Togg1.vhd                    ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Togg1.vhd                         ;         ;
; src/LPF.vhd                      ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd                           ;         ;
; src/DecimalCounter.vhd           ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DecimalCounter.vhd                ;         ;
; src/dec_to_ascii.vhd             ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/dec_to_ascii.vhd                  ;         ;
; src/CountUp_slv.vhd              ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountUp_slv.vhd                   ;         ;
; src/Bin_to_dec.vhd               ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd                    ;         ;
; src/DataSender.vhd               ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd                    ;         ;
; src/PWM_ent.vhd                  ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_ent.vhd                       ;         ;
; src/CoefficientROM.vhd           ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CoefficientROM.vhd                ;         ;
; src/MPPT.vhd                     ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd                          ;         ;
; src/LoadRegister.vhd             ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LoadRegister.vhd                  ;         ;
; src/i2c_master.vhd               ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/i2c_master.vhd                    ;         ;
; src/UART_TX.vhd                  ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd                       ;         ;
; src/TopLevel.vhd                 ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd                      ;         ;
; src/TimCirc.vhd                  ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TimCirc.vhd                       ;         ;
; src/Serializer.vhd               ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd                    ;         ;
; src/Rising_edge_gen.vhd          ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd               ;         ;
; src/PWM_Comp_deadtime.vhd        ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd             ;         ;
; src/LatchSR.vhd                  ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LatchSR.vhd                       ;         ;
; src/Get_INA219.vhd               ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219.vhd                    ;         ;
; src/FreeRunCounter.vhd           ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd                ;         ;
; src/Dead_time_gen.vhd            ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd                 ;         ;
; src/CountDown.vhd                ; yes             ; User VHDL File               ; C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd                     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_vgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/FPGA_Designs/SDLR_II/P11_MPPT/db/mult_vgs.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,829     ;
;                                             ;           ;
; Total combinational functions               ; 1582      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 604       ;
;     -- 3 input functions                    ; 316       ;
;     -- <=2 input functions                  ; 662       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 919       ;
;     -- arithmetic mode                      ; 663       ;
;                                             ;           ;
; Total registers                             ; 996       ;
;     -- Dedicated logic registers            ; 996       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 46        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 996       ;
; Total fan-out                               ; 8556      ;
; Average fan-out                             ; 3.20      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                       ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-------------------+--------------+
; |TopLevel                                 ; 1582 (17)           ; 996 (0)                   ; 0           ; 0          ; 4            ; 0       ; 2         ; 46   ; 0            ; 0          ; |TopLevel                                                                                 ; TopLevel          ; work         ;
;    |DataSender:DataSender_Inst|           ; 661 (262)           ; 364 (56)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst                                                      ; DataSender        ; work         ;
;       |BCD_2_segments:\DISP_GEN:0:DISP_i| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|BCD_2_segments:\DISP_GEN:0:DISP_i                    ; BCD_2_segments    ; work         ;
;       |BCD_2_segments:\DISP_GEN:1:DISP_i| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|BCD_2_segments:\DISP_GEN:1:DISP_i                    ; BCD_2_segments    ; work         ;
;       |BCD_2_segments:\DISP_GEN:2:DISP_i| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|BCD_2_segments:\DISP_GEN:2:DISP_i                    ; BCD_2_segments    ; work         ;
;       |BCD_2_segments:\DISP_GEN:3:DISP_i| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|BCD_2_segments:\DISP_GEN:3:DISP_i                    ; BCD_2_segments    ; work         ;
;       |Bin_to_dec:U_CONV|                 ; 264 (19)            ; 179 (3)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV                                    ; Bin_to_dec        ; work         ;
;          |DecimalCounter:U03|             ; 229 (0)             ; 160 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03                 ; DecimalCounter    ; work         ;
;             |CountUp_slv:UC1|             ; 46 (46)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC1 ; CountUp_slv       ; work         ;
;             |CountUp_slv:UC2|             ; 46 (46)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC2 ; CountUp_slv       ; work         ;
;             |CountUp_slv:UC3|             ; 46 (46)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC3 ; CountUp_slv       ; work         ;
;             |CountUp_slv:UC4|             ; 46 (46)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC4 ; CountUp_slv       ; work         ;
;             |CountUp_slv:UC5|             ; 45 (45)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC5 ; CountUp_slv       ; work         ;
;          |FreeRunCounter:U02|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02                 ; FreeRunCounter    ; work         ;
;       |LoadRegister:U_DUTBUF|             ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|LoadRegister:U_DUTBUF                                ; LoadRegister      ; work         ;
;       |LoadRegister:U_ERRBUF|             ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|LoadRegister:U_ERRBUF                                ; LoadRegister      ; work         ;
;       |LoadRegister:U_PWRBUF|             ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|LoadRegister:U_PWRBUF                                ; LoadRegister      ; work         ;
;       |UART_TX:U_UART|                    ; 104 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART                                       ; UART_TX           ; work         ;
;          |CountDown:U03|                  ; 44 (44)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03                         ; CountDown         ; work         ;
;          |LatchSR:U01|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|LatchSR:U01                           ; LatchSR           ; work         ;
;          |LoadRegister:U0X|               ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|LoadRegister:U0X                      ; LoadRegister      ; work         ;
;          |RisingEdge_gen:U00|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|RisingEdge_gen:U00                    ; RisingEdge_gen    ; work         ;
;          |Serializer:U04|                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04                        ; Serializer        ; work         ;
;          |TimCirc:U02|                    ; 48 (48)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|TimCirc:U02                           ; TimCirc           ; work         ;
;       |dec_to_ascii:U_DTA|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|DataSender:DataSender_Inst|dec_to_ascii:U_DTA                                   ; dec_to_ascii      ; work         ;
;    |Get_INA219:INA219|                    ; 226 (72)            ; 125 (44)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|Get_INA219:INA219                                                               ; Get_INA219        ; work         ;
;       |TimCirc:U_TIM|                     ; 49 (49)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|Get_INA219:INA219|TimCirc:U_TIM                                                 ; TimCirc           ; work         ;
;       |i2c_master:U_I2C|                  ; 105 (105)           ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|Get_INA219:INA219|i2c_master:U_I2C                                              ; i2c_master        ; work         ;
;    |LPF:U_FILTER|                         ; 158 (89)            ; 173 (0)                   ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER                                                                    ; LPF               ; work         ;
;       |CoefficientROM:U07|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|CoefficientROM:U07                                                 ; CoefficientROM    ; work         ;
;       |CountDown:U03|                     ; 43 (43)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|CountDown:U03                                                      ; CountDown         ; work         ;
;       |FreeRunCounter:U02|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|FreeRunCounter:U02                                                 ; FreeRunCounter    ; work         ;
;       |LatchSR:U01|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LatchSR:U01                                                        ; LatchSR           ; work         ;
;       |LoadRegister:U04|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U04                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U05|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U05                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U06|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U06                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U08|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U08                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U09|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U09                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U19|                  ; 0 (0)               ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U19                                                   ; LoadRegister      ; work         ;
;       |LoadRegister:U20|                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|LoadRegister:U20                                                   ; LoadRegister      ; work         ;
;       |lpm_mult:Mult0|                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|lpm_mult:Mult0                                                     ; lpm_mult          ; work         ;
;          |mult_vgs:auto_generated|        ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |TopLevel|LPF:U_FILTER|lpm_mult:Mult0|mult_vgs:auto_generated                             ; mult_vgs          ; work         ;
;    |MPPT:MPPT_Inst|                       ; 417 (173)           ; 270 (14)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst                                                                  ; MPPT              ; work         ;
;       |CountDown:U_CNT|                   ; 45 (45)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|CountDown:U_CNT                                                  ; CountDown         ; work         ;
;       |LatchSR:U_LAT_ENA|                 ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LatchSR:U_LAT_ENA                                                ; LatchSR           ; work         ;
;       |LatchSR:U_LAT_F_RUN|               ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LatchSR:U_LAT_F_RUN                                              ; LatchSR           ; work         ;
;       |LatchSR:U_LAT_P|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LatchSR:U_LAT_P                                                  ; LatchSR           ; work         ;
;       |LoadRegister:U_DUTY_BUFFR2|        ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR2                                       ; LoadRegister      ; work         ;
;       |LoadRegister:U_DUTY_BUFFR|         ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR                                        ; LoadRegister      ; work         ;
;       |LoadRegister:U_ERR_BUFF2|          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF2                                         ; LoadRegister      ; work         ;
;       |LoadRegister:U_ERR_BUFF|           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF                                          ; LoadRegister      ; work         ;
;       |LoadRegister:U_PWR_PREV2|          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV2                                         ; LoadRegister      ; work         ;
;       |LoadRegister:U_PWR_PREV|           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV                                          ; LoadRegister      ; work         ;
;       |PWM_Comp_deadtime:U_PWM|           ; 86 (0)              ; 58 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM                                          ; PWM_Comp_deadtime ; work         ;
;          |Dead_time_gen:U02|              ; 4 (4)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02                        ; Dead_time_gen     ; work         ;
;          |Dead_time_gen:U03|              ; 3 (3)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U03                        ; Dead_time_gen     ; work         ;
;          |PWM_ent:U01|                    ; 79 (12)             ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01                              ; PWM_ent           ; work         ;
;             |FreeRunCounter:U02|          ; 23 (23)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02           ; FreeRunCounter    ; work         ;
;             |TimCirc:U01|                 ; 44 (44)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01                  ; TimCirc           ; work         ;
;       |RisingEdge_gen:U_FED_ENA|          ; 1 (1)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|RisingEdge_gen:U_FED_ENA                                         ; RisingEdge_gen    ; work         ;
;       |RisingEdge_gen:U_RED_ENA|          ; 1 (1)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|RisingEdge_gen:U_RED_ENA                                         ; RisingEdge_gen    ; work         ;
;       |TimCirc:U_TIM2|                    ; 51 (51)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|TimCirc:U_TIM2                                                   ; TimCirc           ; work         ;
;       |TimCirc:U_TIM|                     ; 53 (53)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|TimCirc:U_TIM                                                    ; TimCirc           ; work         ;
;       |togg:U_TOG|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|MPPT:MPPT_Inst|togg:U_TOG                                                       ; togg              ; work         ;
;    |TimCirc:Timer_MPPT|                   ; 51 (51)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|TimCirc:Timer_MPPT                                                              ; TimCirc           ; work         ;
;    |TimCirc:Timer|                        ; 52 (52)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TopLevel|TimCirc:Timer                                                                   ; TimCirc           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|Get_INA219:INA219|i2c_master:U_I2C|state                                                                               ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                           ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal                                                   ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[11] ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[11]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[10] ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[10]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[9]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[9]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[8]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[8]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[7]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[7]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[6]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[6]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[5]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[5]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[4]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[4]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[3]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[3]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[2]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[2]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[1]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[1]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cn[0]  ; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01|Equal0 ; yes                    ;
; MPPT:MPPT_Inst|DUT_PERT[0]                                                   ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[11]                                                 ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[0]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[1]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[2]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[3]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[4]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[5]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[6]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[7]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[8]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[9]                                                    ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[10]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[11]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[12]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[13]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[14]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|ERR_INT[15]                                                   ; MPPT:MPPT_Inst|STR_PID                                                ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[10]                                                 ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[9]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[8]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[7]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[6]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[5]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[4]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[3]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[2]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[1]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|DUT_INC_N[0]                                                  ; MPPT:MPPT_Inst|DUT_INC_N[11]                                          ; yes                    ;
; MPPT:MPPT_Inst|\DIR_PROC:DUTY_DIRECTION                                      ; MPPT:MPPT_Inst|\DIR_PROC:DUTY_DIRECTION                               ; yes                    ;
; Number of user-specified and inferred latches = 53                           ;                                                                       ;                        ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                        ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------+
; Get_INA219:INA219|i2c_master:U_I2C|addr_rw[2..6]                                 ; Merged with Get_INA219:INA219|i2c_master:U_I2C|addr_rw[1] ;
; DataSender:DataSender_Inst|state[6..9,11..31]                                    ; Merged with DataSender:DataSender_Inst|state[10]          ;
; Get_INA219:INA219|i2c_master:U_I2C|data_tx[6,7]                                  ; Merged with Get_INA219:INA219|i2c_master:U_I2C|data_tx[4] ;
; Get_INA219:INA219|data_wr[6,7]                                                   ; Merged with Get_INA219:INA219|data_wr[4]                  ;
; LPF:U_FILTER|LoadRegister:U19|Qp[0,1]                                            ; Stuck at GND due to stuck port data_in                    ;
; Get_INA219:INA219|i2c_master:U_I2C|addr_rw[1]                                    ; Stuck at GND due to stuck port data_in                    ;
; Get_INA219:INA219|i2c_master:U_I2C|addr_rw[7]                                    ; Stuck at VCC due to stuck port data_in                    ;
; Get_INA219:INA219|data_wr[4]                                                     ; Stuck at GND due to stuck port data_in                    ;
; Get_INA219:INA219|i2c_master:U_I2C|data_tx[4]                                    ; Stuck at GND due to stuck port data_in                    ;
; MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02|Cp[12..31] ; Lost fanout                                               ;
; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[16..31]       ; Lost fanout                                               ;
; LPF:U_FILTER|FreeRunCounter:U02|Cp[3..31]                                        ; Lost fanout                                               ;
; LPF:U_FILTER|LoadRegister:U19|Qp[43..47]                                         ; Lost fanout                                               ;
; DataSender:DataSender_Inst|state[10]                                             ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 111                                          ;                                                           ;
+----------------------------------------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; LPF:U_FILTER|FreeRunCounter:U02|Cp[31]                                 ; Lost Fanouts              ; LPF:U_FILTER|FreeRunCounter:U02|Cp[30], LPF:U_FILTER|FreeRunCounter:U02|Cp[29], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[28], LPF:U_FILTER|FreeRunCounter:U02|Cp[27], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[26], LPF:U_FILTER|FreeRunCounter:U02|Cp[25], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[24], LPF:U_FILTER|FreeRunCounter:U02|Cp[23], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[22], LPF:U_FILTER|FreeRunCounter:U02|Cp[21], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[20], LPF:U_FILTER|FreeRunCounter:U02|Cp[19], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[18], LPF:U_FILTER|FreeRunCounter:U02|Cp[17], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[16], LPF:U_FILTER|FreeRunCounter:U02|Cp[15], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[14], LPF:U_FILTER|FreeRunCounter:U02|Cp[13], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[12], LPF:U_FILTER|FreeRunCounter:U02|Cp[11], ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[10], LPF:U_FILTER|FreeRunCounter:U02|Cp[9],  ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[8], LPF:U_FILTER|FreeRunCounter:U02|Cp[7],   ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[6], LPF:U_FILTER|FreeRunCounter:U02|Cp[5],   ;
;                                                                        ;                           ; LPF:U_FILTER|FreeRunCounter:U02|Cp[4], LPF:U_FILTER|FreeRunCounter:U02|Cp[3]    ;
; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[31] ; Lost Fanouts              ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[30],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[29],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[28],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[27],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[26],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[25],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[24],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[23],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[22],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[21],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[20],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[19],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[18],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[17],         ;
;                                                                        ;                           ; DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cp[16]          ;
; Get_INA219:INA219|data_wr[4]                                           ; Stuck at GND              ; Get_INA219:INA219|i2c_master:U_I2C|data_tx[4]                                   ;
;                                                                        ; due to stuck port data_in ;                                                                                 ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 996   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 932   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 627   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; MPPT:MPPT_Inst|CountDown:U_CNT|Cp[0]                           ; 2       ;
; MPPT:MPPT_Inst|CountDown:U_CNT|Cp[2]                           ; 2       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03|Cp[0]  ; 2       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03|Cp[3]  ; 2       ;
; LPF:U_FILTER|CountDown:U03|Cp[0]                               ; 2       ;
; LPF:U_FILTER|CountDown:U03|Cp[2]                               ; 2       ;
; MPPT:MPPT_Inst|DUT_INC_P[8]                                    ; 6       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|BOUT  ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[1] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[0] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[2] ; 1       ;
; Get_INA219:INA219|i2c_master:U_I2C|sda_int                     ; 2       ;
; Get_INA219:INA219|i2c_master:U_I2C|busy                        ; 17      ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[3] ; 1       ;
; Get_INA219:INA219|RW                                           ; 8       ;
; Get_INA219:INA219|i2c_master:U_I2C|bit_cnt[2]                  ; 21      ;
; Get_INA219:INA219|i2c_master:U_I2C|bit_cnt[0]                  ; 20      ;
; Get_INA219:INA219|i2c_master:U_I2C|bit_cnt[1]                  ; 23      ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[4] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[5] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[6] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[7] ; 1       ;
; DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[8] ; 2       ;
; Total number of inverted registers = 23                        ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|i2c_master:U_I2C|data_tx[1]                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TopLevel|MPPT:MPPT_Inst|CountDown:U_CNT|Cp[5]                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03|Cp[28] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|Get_INA219:INA219|\FSM_PROC:BUSY_CNT[1]                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|DATA_RD_INT[6]                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|DATA_RD_INT[14]                              ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|DATA_RD[10]                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|data_wr[1]                                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |TopLevel|Get_INA219:INA219|data_wr[3]                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |TopLevel|DataSender:DataSender_Inst|DTC[15]                             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |TopLevel|DataSender:DataSender_Inst|DTC[1]                              ;
; 35:1               ; 4 bits    ; 92 LEs        ; 12 LEs               ; 80 LEs                 ; Yes        ; |TopLevel|DataSender:DataSender_Inst|IN_DEC[3]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|Get_INA219:INA219|i2c_master:U_I2C|bit_cnt[2]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|MPPT:MPPT_Inst|CountDown:U_CNT|Cp[0]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04|Qp[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03|Cp[3]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopLevel|MPPT:MPPT_Inst|DUTY_INT[3]                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |TopLevel|LPF:U_FILTER|Mux6                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TopLevel|MPPT:MPPT_Inst|DUT_INC_N                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_INA219:INA219 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; sample_freq    ; 1000  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_INA219:INA219|TimCirc:U_TIM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ticks          ; 50000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_INA219:INA219|i2c_master:U_I2C ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                      ;
; bus_clk        ; 400000   ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|FreeRunCounter:U02 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; buswidth       ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|CountDown:U03 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ticks          ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U04 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U05 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U06 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U08 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U09 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U19 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 48    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF:U_FILTER|LoadRegister:U20 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimCirc:Timer_MPPT ;
+----------------+---------+--------------------------------------+
; Parameter Name ; Value   ; Type                                 ;
+----------------+---------+--------------------------------------+
; ticks          ; 2500000 ; Signed Integer                       ;
+----------------+---------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|RisingEdge_gen:U_RED_ENA ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; num_dff        ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|RisingEdge_gen:U_FED_ENA ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; num_dff        ; 5     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_PWR_PREV2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_ERR_BUFF2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; buswidth       ; 12    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; buswidth       ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|CountDown:U_CNT ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ticks          ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|TimCirc:U_TIM ;
+----------------+-----------+----------------------------------------------+
; Parameter Name ; Value     ; Type                                         ;
+----------------+-----------+----------------------------------------------+
; ticks          ; 300000000 ; Signed Integer                               ;
+----------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|TimCirc:U_TIM2 ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; ticks          ; 5000000 ; Signed Integer                                  ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; bits           ; 12    ; Signed Integer                                             ;
; deadtime       ; 150   ; Signed Integer                                             ;
; freq           ; 10000 ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01 ;
+----------------+----------+---------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                ;
+----------------+----------+---------------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                                      ;
; counter_bits   ; 12       ; Signed Integer                                                      ;
; freq           ; 10000    ; Signed Integer                                                      ;
+----------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ticks          ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; buswidth       ; 12    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; num_dff        ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U03 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; num_dff        ; 7     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; bus_width      ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; upto           ; 9     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_PWRBUF ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_ERRBUF ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; buswidth       ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|LoadRegister:U_DUTBUF ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; buswidth       ; 12    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; buswidth       ; 8        ; Signed Integer                                             ;
; baudrate       ; 115200   ; Signed Integer                                             ;
; source_clk     ; 50000000 ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|RisingEdge_gen:U00 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; num_dff        ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|TimCirc:U02 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; ticks          ; 434   ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; ticks          ; 9     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|LoadRegister:U0X ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; buswidth       ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; buswidth       ; 9     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimCirc:Timer ;
+----------------+---------+---------------------------------+
; Parameter Name ; Value   ; Type                            ;
+----------------+---------+---------------------------------+
; ticks          ; 2500000 ; Signed Integer                  ;
+----------------+---------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF:U_FILTER|lpm_mult:Mult0    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19       ; Untyped             ;
; LPM_WIDTHB                                     ; 16       ; Untyped             ;
; LPM_WIDTHP                                     ; 35       ; Untyped             ;
; LPM_WIDTHR                                     ; 35       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; LPF:U_FILTER|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 19                          ;
;     -- LPM_WIDTHB                     ; 16                          ;
;     -- LPM_WIDTHP                     ; 35                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; din[0] ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst|UART_TX:U_UART"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; leds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; deb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eno  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; inc  ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst|Bin_to_dec:U_CONV"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; hotho ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eoc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataSender:DataSender_Inst"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U03"                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; qp_deb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02"                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; qp_deb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; deb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; deb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPPT:MPPT_Inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pwr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shtdwn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "LPF:U_FILTER|CountDown:U03" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; dec  ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "LPF:U_FILTER|FreeRunCounter:U02" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; inc  ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Get_INA219:INA219|i2c_master:U_I2C" ;
+------------+-------+----------+--------------------------------+
; Port       ; Type  ; Severity ; Details                        ;
+------------+-------+----------+--------------------------------+
; addr[5..0] ; Input ; Info     ; Stuck at GND                   ;
; addr[6]    ; Input ; Info     ; Stuck at VCC                   ;
+------------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 996                         ;
;     CLR               ; 326                         ;
;     CLR SLD           ; 34                          ;
;     ENA               ; 55                          ;
;     ENA CLR           ; 495                         ;
;     ENA CLR SCLR SLD  ; 12                          ;
;     ENA CLR SLD       ; 65                          ;
;     plain             ; 9                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1588                        ;
;     arith             ; 663                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 512                         ;
;         3 data inputs ; 148                         ;
;     normal            ; 925                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 168                         ;
;         4 data inputs ; 604                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 3.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Jun 27 17:10:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P11_MPPT -c TopLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/bcd_2_segments.vhd
    Info (12022): Found design unit 1: BCD_2_segments-dataflow File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/BCD_2_segments.vhd Line: 12
    Info (12023): Found entity 1: BCD_2_segments File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/BCD_2_segments.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/togg1.vhd
    Info (12022): Found design unit 1: togg-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Togg1.vhd Line: 14
    Info (12023): Found entity 1: togg File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Togg1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/lpf.vhd
    Info (12022): Found design unit 1: LPF-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 16
    Info (12023): Found entity 1: LPF File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/decimalcounter.vhd
    Info (12022): Found design unit 1: DecimalCounter-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DecimalCounter.vhd Line: 20
    Info (12023): Found entity 1: DecimalCounter File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DecimalCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/dec_to_ascii.vhd
    Info (12022): Found design unit 1: dec_to_ascii-Dataflow File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/dec_to_ascii.vhd Line: 12
    Info (12023): Found entity 1: dec_to_ascii File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/dec_to_ascii.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/countup_slv.vhd
    Info (12022): Found design unit 1: CountUp_slv-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountUp_slv.vhd Line: 18
    Info (12023): Found entity 1: CountUp_slv File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountUp_slv.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/countup.vhd
    Info (12022): Found design unit 1: CountUp-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountUp.vhd Line: 18
    Info (12023): Found entity 1: CountUp File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountUp.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/bin_to_dec.vhd
    Info (12022): Found design unit 1: Bin_to_dec-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 28
    Info (12023): Found entity 1: Bin_to_dec File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/datasender.vhd
    Info (12022): Found design unit 1: DataSender-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 23
    Info (12023): Found entity 1: DataSender File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/pwm_ent.vhd
    Info (12022): Found design unit 1: PWM_ent-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_ent.vhd Line: 21
    Info (12023): Found entity 1: PWM_ent File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_ent.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/coefficientrom.vhd
    Info (12022): Found design unit 1: CoefficientROM-DataFlow File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CoefficientROM.vhd Line: 13
    Info (12023): Found entity 1: CoefficientROM File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CoefficientROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/mppt.vhd
    Info (12022): Found design unit 1: MPPT-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 22
    Info (12023): Found entity 1: MPPT File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/saturation.vhd
    Info (12022): Found design unit 1: Saturation-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Saturation.vhd Line: 12
    Info (12023): Found entity 1: Saturation File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Saturation.vhd Line: 5
Warning (12019): Can't analyze file -- file src/PID.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/loadregister.vhd
    Info (12022): Found design unit 1: LoadRegister-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LoadRegister.vhd Line: 18
    Info (12023): Found entity 1: LoadRegister File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LoadRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/i2c_master.vhd Line: 54
    Info (12023): Found entity 1: i2c_master File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/i2c_master.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file src/latch_1.vhd
    Info (12022): Found design unit 1: Latch_1-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Latch_1.vhd Line: 15
    Info (12023): Found entity 1: Latch_1 File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Latch_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 23
    Info (12023): Found entity 1: UART_TX File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/toplevel.vhd
    Info (12022): Found design unit 1: TopLevel-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 27
    Info (12023): Found entity 1: TopLevel File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/timcirc.vhd
    Info (12022): Found design unit 1: TimCirc-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TimCirc.vhd Line: 16
    Info (12023): Found entity 1: TimCirc File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TimCirc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/serializer.vhd
    Info (12022): Found design unit 1: Serializer-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd Line: 19
    Info (12023): Found entity 1: Serializer File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/rising_edge_gen.vhd
    Info (12022): Found design unit 1: RisingEdge_gen-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 17
    Info (12023): Found entity 1: RisingEdge_gen File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/pwm_comp_deadtime.vhd
    Info (12022): Found design unit 1: PWM_Comp_deadtime-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd Line: 21
    Info (12023): Found entity 1: PWM_Comp_deadtime File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/latchsr.vhd
    Info (12022): Found design unit 1: LatchSR-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LatchSR.vhd Line: 15
    Info (12023): Found entity 1: LatchSR File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LatchSR.vhd Line: 5
Warning (12019): Can't analyze file -- file src/I2C.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/get_ina219_tb.vhd
    Info (12022): Found design unit 1: Get_INA219_tb-sim File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219_tb.vhd Line: 8
    Info (12023): Found entity 1: Get_INA219_tb File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/get_ina219.vhd
    Info (12022): Found design unit 1: Get_INA219-Structural File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219.vhd Line: 20
    Info (12023): Found entity 1: Get_INA219 File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/freeruncounter.vhd
    Info (12022): Found design unit 1: FreeRunCounter-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 17
    Info (12023): Found entity 1: FreeRunCounter File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/dead_time_gen.vhd
    Info (12022): Found design unit 1: Dead_time_gen-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 18
    Info (12023): Found entity 1: Dead_time_gen File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/countdown.vhd
    Info (12022): Found design unit 1: CountDown-Behavioral File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 17
    Info (12023): Found entity 1: CountDown File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 5
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at TopLevel.vhd(12): used implicit default value for signal "SHTDWN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 12
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(106): object "PWR" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 106
Warning (10036): Verilog HDL or VHDL warning at TopLevel.vhd(107): object "DONE_MPPT" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 107
Info (12128): Elaborating entity "Get_INA219" for hierarchy "Get_INA219:INA219" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 115
Info (12128): Elaborating entity "TimCirc" for hierarchy "Get_INA219:INA219|TimCirc:U_TIM" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219.vhd Line: 85
Info (12128): Elaborating entity "i2c_master" for hierarchy "Get_INA219:INA219|i2c_master:U_I2C" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Get_INA219.vhd Line: 95
Info (12128): Elaborating entity "LPF" for hierarchy "LPF:U_FILTER" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 130
Info (12128): Elaborating entity "LatchSR" for hierarchy "LPF:U_FILTER|LatchSR:U01" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 100
Info (12128): Elaborating entity "FreeRunCounter" for hierarchy "LPF:U_FILTER|FreeRunCounter:U02" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 102
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(25): signal "Cp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 25
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(27): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 27
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(29): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 29
Warning (10631): VHDL Process Statement warning at FreeRunCounter.vhd(22): inferring latch(es) for signal or variable "Cn", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[0]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[1]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[2]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[3]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[4]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[5]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[6]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[7]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[8]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[9]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[10]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[11]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[12]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[13]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[14]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[15]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[16]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[17]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[18]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[19]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[20]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[21]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[22]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[23]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[24]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[25]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[26]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[27]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[28]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[29]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[30]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[31]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (12128): Elaborating entity "CountDown" for hierarchy "LPF:U_FILTER|CountDown:U03" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 104
Warning (10492): VHDL Process Statement warning at CountDown.vhd(25): signal "dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 25
Warning (10492): VHDL Process Statement warning at CountDown.vhd(28): signal "dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 28
Info (12128): Elaborating entity "LoadRegister" for hierarchy "LPF:U_FILTER|LoadRegister:U04" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 107
Info (12128): Elaborating entity "CoefficientROM" for hierarchy "LPF:U_FILTER|CoefficientROM:U07" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 119
Info (12128): Elaborating entity "LoadRegister" for hierarchy "LPF:U_FILTER|LoadRegister:U19" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 130
Info (12128): Elaborating entity "TimCirc" for hierarchy "TimCirc:Timer_MPPT" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 140
Info (12128): Elaborating entity "MPPT" for hierarchy "MPPT:MPPT_Inst" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at MPPT.vhd(144): object "FED_STR" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 144
Warning (10492): VHDL Process Statement warning at MPPT.vhd(208): signal "DATA_INA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 208
Warning (10492): VHDL Process Statement warning at MPPT.vhd(208): signal "PWR_PREV2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 208
Warning (10631): VHDL Process Statement warning at MPPT.vhd(199): inferring latch(es) for signal or variable "ERR_INT", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Warning (10492): VHDL Process Statement warning at MPPT.vhd(275): signal "DUTY_INT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 275
Warning (10492): VHDL Process Statement warning at MPPT.vhd(275): signal "DUTY_BUFF2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 275
Warning (10492): VHDL Process Statement warning at MPPT.vhd(276): signal "ERR_INT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (10492): VHDL Process Statement warning at MPPT.vhd(276): signal "ERR_BUFFER2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (10492): VHDL Process Statement warning at MPPT.vhd(302): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 302
Warning (10492): VHDL Process Statement warning at MPPT.vhd(303): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 303
Warning (10492): VHDL Process Statement warning at MPPT.vhd(308): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 308
Warning (10492): VHDL Process Statement warning at MPPT.vhd(309): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 309
Warning (10492): VHDL Process Statement warning at MPPT.vhd(315): signal "flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 315
Warning (10492): VHDL Process Statement warning at MPPT.vhd(316): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 316
Warning (10492): VHDL Process Statement warning at MPPT.vhd(318): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 318
Warning (10631): VHDL Process Statement warning at MPPT.vhd(265): inferring latch(es) for signal or variable "DUT_INC_N", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Warning (10631): VHDL Process Statement warning at MPPT.vhd(265): inferring latch(es) for signal or variable "DUTY_DIRECTION", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Warning (10631): VHDL Process Statement warning at MPPT.vhd(265): inferring latch(es) for signal or variable "DUT_PERT", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Warning (10492): VHDL Process Statement warning at MPPT.vhd(332): signal "DUT_INC_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 332
Info (10041): Inferred latch for "DUT_PERT[0]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[1]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[2]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[3]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[4]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[5]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[6]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[7]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[8]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[9]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[10]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_PERT[11]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[0]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[1]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[2]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[3]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[4]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[5]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[6]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[7]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[8]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[9]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[10]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DUT_INC_N[11]" at MPPT.vhd(265) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
Info (10041): Inferred latch for "DIR_PROC:DUTY_DIRECTION" at MPPT.vhd(270) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 270
Info (10041): Inferred latch for "ERR_INT[0]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[1]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[2]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[3]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[4]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[5]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[6]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[7]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[8]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[9]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[10]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[11]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[12]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[13]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[14]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (10041): Inferred latch for "ERR_INT[15]" at MPPT.vhd(199) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 199
Info (12128): Elaborating entity "RisingEdge_gen" for hierarchy "MPPT:MPPT_Inst|RisingEdge_gen:U_RED_ENA" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 187
Warning (10540): VHDL Signal Declaration warning at Rising_edge_gen.vhd(19): used explicit default value for signal "ones" because signal was never assigned a value File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 19
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "Comp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "XIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Info (12128): Elaborating entity "LoadRegister" for hierarchy "MPPT:MPPT_Inst|LoadRegister:U_DUTY_BUFFR" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 233
Info (12128): Elaborating entity "togg" for hierarchy "MPPT:MPPT_Inst|togg:U_TOG" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 251
Info (12128): Elaborating entity "TimCirc" for hierarchy "MPPT:MPPT_Inst|TimCirc:U_TIM" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 254
Info (12128): Elaborating entity "TimCirc" for hierarchy "MPPT:MPPT_Inst|TimCirc:U_TIM2" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 258
Info (12128): Elaborating entity "PWM_Comp_deadtime" for hierarchy "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 336
Warning (10541): VHDL Signal Declaration warning at PWM_Comp_deadtime.vhd(17): used implicit default value for signal "DEB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd Line: 17
Info (12128): Elaborating entity "PWM_ent" for hierarchy "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd Line: 56
Info (12128): Elaborating entity "TimCirc" for hierarchy "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|TimCirc:U01" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_ent.vhd Line: 49
Info (12128): Elaborating entity "FreeRunCounter" for hierarchy "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|PWM_ent:U01|FreeRunCounter:U02" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_ent.vhd Line: 59
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(25): signal "Cp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 25
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(27): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 27
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(29): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 29
Warning (10631): VHDL Process Statement warning at FreeRunCounter.vhd(22): inferring latch(es) for signal or variable "Cn", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[0]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[1]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[2]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[3]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[4]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[5]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[6]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[7]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[8]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[9]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[10]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[11]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[12]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[13]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[14]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[15]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[16]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[17]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[18]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[19]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[20]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[21]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[22]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[23]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[24]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[25]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[26]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[27]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[28]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[29]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[30]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[31]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (12128): Elaborating entity "Dead_time_gen" for hierarchy "MPPT:MPPT_Inst|PWM_Comp_deadtime:U_PWM|Dead_time_gen:U02" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/PWM_Comp_deadtime.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at Dead_time_gen.vhd(20): used explicit default value for signal "ones" because signal was never assigned a value File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 20
Warning (10492): VHDL Process Statement warning at Dead_time_gen.vhd(27): signal "Comp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 27
Warning (10492): VHDL Process Statement warning at Dead_time_gen.vhd(27): signal "ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 27
Warning (10492): VHDL Process Statement warning at Dead_time_gen.vhd(27): signal "XIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Dead_time_gen.vhd Line: 27
Info (12128): Elaborating entity "DataSender" for hierarchy "DataSender:DataSender_Inst" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at DataSender.vhd(150): object "HoTHO" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at DataSender.vhd(151): object "EOC" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 151
Info (12128): Elaborating entity "Bin_to_dec" for hierarchy "DataSender:DataSender_Inst|Bin_to_dec:U_CONV" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at Bin_to_dec.vhd(82): object "N_STR" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at Bin_to_dec.vhd(84): object "RSS" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 84
Warning (10492): VHDL Process Statement warning at Bin_to_dec.vhd(97): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 97
Info (12128): Elaborating entity "FreeRunCounter" for hierarchy "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 117
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(25): signal "Cp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 25
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(27): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 27
Warning (10492): VHDL Process Statement warning at FreeRunCounter.vhd(29): signal "Cn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 29
Warning (10631): VHDL Process Statement warning at FreeRunCounter.vhd(22): inferring latch(es) for signal or variable "Cn", which holds its previous value in one or more paths through the process File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[0]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[1]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[2]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[3]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[4]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[5]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[6]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[7]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[8]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[9]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[10]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[11]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[12]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[13]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[14]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[15]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[16]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[17]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[18]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[19]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[20]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[21]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[22]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[23]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[24]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[25]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[26]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[27]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[28]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[29]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[30]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (10041): Inferred latch for "Cn[31]" at FreeRunCounter.vhd(22) File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (12128): Elaborating entity "DecimalCounter" for hierarchy "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Bin_to_dec.vhd Line: 143
Info (12128): Elaborating entity "CountUp_slv" for hierarchy "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|DecimalCounter:U03|CountUp_slv:UC1" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DecimalCounter.vhd Line: 36
Info (12128): Elaborating entity "BCD_2_segments" for hierarchy "DataSender:DataSender_Inst|BCD_2_segments:\DISP_GEN:0:DISP_i" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 202
Info (12128): Elaborating entity "dec_to_ascii" for hierarchy "DataSender:DataSender_Inst|dec_to_ascii:U_DTA" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 540
Info (12128): Elaborating entity "UART_TX" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/DataSender.vhd Line: 612
Warning (10036): Verilog HDL or VHDL warning at UART_TX.vhd(100): object "n_str" assigned a value but never read File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 100
Info (12128): Elaborating entity "RisingEdge_gen" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART|RisingEdge_gen:U00" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 114
Warning (10540): VHDL Signal Declaration warning at Rising_edge_gen.vhd(19): used explicit default value for signal "ones" because signal was never assigned a value File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 19
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "Comp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "ones" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Warning (10492): VHDL Process Statement warning at Rising_edge_gen.vhd(43): signal "XIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Rising_edge_gen.vhd Line: 43
Info (12128): Elaborating entity "TimCirc" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART|TimCirc:U02" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 134
Info (12128): Elaborating entity "CountDown" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART|CountDown:U03" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 144
Warning (10492): VHDL Process Statement warning at CountDown.vhd(25): signal "dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 25
Warning (10492): VHDL Process Statement warning at CountDown.vhd(28): signal "dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/CountDown.vhd Line: 28
Info (12128): Elaborating entity "LoadRegister" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART|LoadRegister:U0X" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 155
Info (12128): Elaborating entity "Serializer" for hierarchy "DataSender:DataSender_Inst|UART_TX:U_UART|Serializer:U04" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/UART_TX.vhd Line: 160
Warning (10492): VHDL Process Statement warning at Serializer.vhd(26): signal "DIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd Line: 26
Warning (10492): VHDL Process Statement warning at Serializer.vhd(28): signal "Qp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd Line: 28
Warning (10492): VHDL Process Statement warning at Serializer.vhd(30): signal "Qp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/Serializer.vhd Line: 30
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[1]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[2]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[3]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[4]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[5]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[6]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[7]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[8]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[9]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[10]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[11]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[12]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[13]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[14]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[15]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[16]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[17]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[18]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[19]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[20]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[21]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[22]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[23]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[24]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[25]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[26]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[27]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[28]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[29]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[30]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[31]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "DataSender:DataSender_Inst|Bin_to_dec:U_CONV|FreeRunCounter:U02|Cn[0]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[1]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[2]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[3]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[4]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[5]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[6]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[7]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[8]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[9]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[10]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[11]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[12]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[13]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[14]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[15]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[16]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[17]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[18]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[19]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[20]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[21]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[22]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[23]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[24]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[25]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[26]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[27]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[28]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[29]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[30]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[31]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Warning (14026): LATCH primitive "LPF:U_FILTER|FreeRunCounter:U02|Cn[0]" is permanently enabled File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/FreeRunCounter.vhd Line: 22
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF:U_FILTER|Mult0" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 122
Info (12130): Elaborated megafunction instantiation "LPF:U_FILTER|lpm_mult:Mult0" File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 122
Info (12133): Instantiated megafunction "LPF:U_FILTER|lpm_mult:Mult0" with the following parameter: File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/LPF.vhd Line: 122
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vgs.tdf
    Info (12023): Found entity 1: mult_vgs File: C:/FPGA_Designs/SDLR_II/P11_MPPT/db/mult_vgs.tdf Line: 31
Info (13014): Ignored 54 buffer(s)
    Info (13019): Ignored 54 SOFT buffer(s)
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[11] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[10] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[9] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[8] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[7] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[6] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[5] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[4] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[3] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[2] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[1] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|DUT_INC_N[0] has unsafe behavior File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Warning (13012): Latch MPPT:MPPT_Inst|\DIR_PROC:DUTY_DIRECTION has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MPPT:MPPT_Inst|Add2~synth File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 276
Info (13000): Registers with preset signals will power-up high File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 327
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SHTDWN" is stuck at GND File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 12
    Warning (13410): Pin "DISP1[7]" is stuck at VCC File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 19
    Warning (13410): Pin "DISP2[7]" is stuck at VCC File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 20
    Warning (13410): Pin "DISP3[7]" is stuck at GND File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 21
    Warning (13410): Pin "DISP4[7]" is stuck at VCC File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/TopLevel.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register MPPT:MPPT_Inst|DUT_INC_P[11] will power up to Low File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 327
    Critical Warning (18010): Register MPPT:MPPT_Inst|DUT_INC_P[8] will power up to High File: C:/FPGA_Designs/SDLR_II/P11_MPPT/src/MPPT.vhd Line: 327
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1925 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Fri Jun 27 17:11:37 2025
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:48


