// Seed: 532740702
module module_0 ();
  wire id_1;
  assign module_2.type_4 = 0;
endmodule
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    output wand module_1,
    input tri1 id_6
);
  logic [7:0] id_8;
  wor id_9 = 1;
  wire id_10;
  final $display(1);
  assign id_8[1'b0] = id_9;
  xor primCall (id_0, id_10, id_3, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3, id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10, id_11, id_12, id_13;
  uwire id_14 = 1 - 1;
  wire  id_15;
  assign id_5  = id_5;
  assign id_14 = 1'd0;
endmodule
