PHM_PlatformCaps_PCIEPerformanceRequest,VAR_0
PP_ASSERT_WITH_CODE,FUNC_0
phm_cap_enabled,FUNC_1
smu7_find_dpm_states_clocks_in_dpm_table,FUNC_2
smu7_freeze_sclk_mclk_dpm,FUNC_3
smu7_generate_dpm_level_enable_mask,FUNC_4
smu7_notify_link_speed_change_after_state_change,FUNC_5
smu7_notify_smc_display,FUNC_6
smu7_populate_and_upload_sclk_mclk_dpm_levels,FUNC_7
smu7_request_link_speed_change_before_state_change,FUNC_8
smu7_unfreeze_sclk_mclk_dpm,FUNC_9
smu7_update_avfs,FUNC_10
smu7_upload_dpm_level_enable_mask,FUNC_11
smum_update_sclk_threshold,FUNC_12
smu7_set_power_state_tasks,FUNC_13
hwmgr,VAR_1
input,VAR_2
tmp_result,VAR_3
result,VAR_4
data,VAR_5
