	clear		dir = 'test';		facomp.iface.name = 'fa';	facomp.iface.generics = [];	facomp.iface.inputs(1).name = 'in1';	facomp.iface.inputs(1).type.class = 0;	facomp.iface.inputs(2).name = 'in2';	facomp.iface.inputs(2).type.class = 0;	facomp.iface.inputs(3).name = 'in3';	facomp.iface.inputs(3).type.class = 0;	facomp.iface.outputs(1).name = 'outs';	facomp.iface.outputs(1).type.class = 0;	facomp.iface.outputs(2).name = 'outc';	facomp.iface.outputs(2).type.class = 0;	facomp.arch.class = 0;		rccomp.iface.name = 'rc';	rccomp.iface.generics = [];	rccomp.iface.inputs(1).name = 'x1';	rccomp.iface.inputs(1).type.class = 1;	rccomp.iface.inputs(1).type.width.class = 0;	rccomp.iface.inputs(1).type.width.val = 2;	rccomp.iface.inputs(2).name = 'x2';	rccomp.iface.inputs(2).type.class = 1;	rccomp.iface.inputs(2).type.width.class = 0;	rccomp.iface.inputs(2).type.width.val = 2;	rccomp.iface.outputs(1).name = 'y';	rccomp.iface.outputs(1).type.class = 1;	rccomp.iface.outputs(1).type.width.class = 0;	rccomp.iface.outputs(1).type.width.val = 3;	rccomp.arch.class = 2;	rccomp.arch.signals(1).name = 'cin1';	rccomp.arch.signals(1).type.class = 0;	rccomp.arch.signals(2).name = 'cin2';	rccomp.arch.signals(2).type.class = 0;		i1.type = 'fa';	i1.generics = [];	i1.inputs(1).class = 1;	i1.inputs(1).formal = 'in1';	i1.inputs(1).actual.ref = 'x1';	i1.inputs(1).actual.mod = [2 0];	i1.inputs(2).class = 1;	i1.inputs(2).formal = 'in2';	i1.inputs(2).actual.ref = 'x2';	i1.inputs(2).actual.mod = [2 0];	i1.inputs(3).class = 1;	i1.inputs(3).formal = 'in3';	i1.inputs(3).actual.ref = 'cin1';	i1.outputs(1).class = 1;	i1.outputs(1).formal = 'outs';	i1.outputs(1).actual.ref = 'y';	i1.outputs(1).actual.mod = [2 0];	i1.outputs(2).class = 1;	i1.outputs(2).formal = 'outc';	i1.outputs(2).actual.ref = 'cin2';		i2.type = 'fa';	i2.generics = [];	i2.inputs(1).class = 1;	i2.inputs(1).formal = 'in1';	i2.inputs(1).actual.ref = 'x1';	i2.inputs(1).actual.mod = [2 1];	i2.inputs(2).class = 1;	i2.inputs(2).formal = 'in2';	i2.inputs(2).actual.ref = 'x2';	i2.inputs(2).actual.mod = [2 1];	i2.inputs(3).class = 1;	i2.inputs(3).formal = 'in3';	i2.inputs(3).actual.ref = 'cin2';	i2.outputs(1).class = 1;	i2.outputs(1).formal = 'outs';	i2.outputs(1).actual.ref = 'y';	i2.outputs(1).actual.mod = [2 1];	i2.outputs(2).class = 1;	i2.outputs(2).formal = 'outc';	i2.outputs(2).actual.ref = 'y';	i2.outputs(2).actual.mod = [2 2];		rccomp.arch.instances = [i1,i2];	rccomp.arch.assignments(1).class = 0;	rccomp.arch.assignments(1).dest = 'cin1';	rccomp.arch.assignments(1).src = '''0''';		hdlspec.top = 'rc';	hdlspec.components = [facomp,rccomp];		hdlconf.leafstub = 1;	