// Seed: 2762500430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = (1 == id_3) == id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5
);
  tri0 id_7 = id_5 - id_5;
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    output uwire id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    input wor id_18,
    input wand id_19,
    output tri0 id_20
);
  assign id_11 = id_7;
  nand (id_11, id_0, id_19, id_12, id_16, id_7, id_1, id_5, id_13, id_6, id_2);
  module_2(
      id_20, id_15, id_11, id_8, id_11, id_3
  );
endmodule
