# The PROJECT variable must match the
# toplevel VHDL entity name (here: entity ledsw)

PROJECT = ledsw

# All VHDL Files for the project
SOURCE_FILES = ../../src/ledsw_rtl.vhd

include ../makefile
