;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 90
	SUB @16, @10
	SPL 0, <753
	SUB @16, @10
	DJN <10, 64
	DJN <10, 64
	MOV 1, <-20
	DJN <-30, 9
	SUB 12, @10
	DJN <10, 64
	JMP 100, 641
	SPL 0, <753
	JMN @12, #200
	SUB -7, -122
	SPL 0, <753
	JMZ 0, #53
	JMZ 0, #53
	MOV 0, 410
	CMP #17, <54
	SPL 0, <753
	MOV 1, <-20
	DJN <-30, 9
	SUB 12, @10
	JMP @12, #200
	JMZ 0, #53
	JMN 0, <753
	JMN 0, <753
	ADD #-30, 9
	JMP @12, #200
	ADD <300, 90
	ADD <300, 90
	JMP @12, #200
	SUB @121, 206
	ADD 270, 60
	ADD <300, 90
	DJN 400, #653
	ADD 100, 641
	ADD 100, 641
	ADD <300, 90
	SUB #670, 0
	ADD #10, 64
	SPL 0, <753
	ADD <300, 93
	ADD <300, 93
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
