# UART Communication with FPGA

Hi this a general UART communication state machine written in vhdl.
To use this just instantiate the UART.vhd Component and configure ports. Thats it.
For any doubt ping me.
Thank you.


dependancies: Clocking, Fifo_generator. Both are provided by Vivado tool.
