<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'kernel_tmp_mul_vec1_V' is read-only, switch it to a ROM." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:29.665+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'VEC_ADD.1' to 'VEC_ADD_1'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.610+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.587+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_ADD.1'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.550+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_EQ'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.543+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MAX'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.533+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SCALAR_MIN'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.526+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'VEC_SUB'." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.514+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'MAT_VEC_MUL&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096, 4096>' to 'MAT_VEC_MUL' (pgd_fxpt/kernel.hpp:50:22)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:27.474+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_ADD&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>.1' to 'VEC_ADD.1' (pgd_fxpt/kernel.hpp:39:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.639+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_ADD&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>.2' to 'VEC_ADD' (pgd_fxpt/kernel.hpp:39:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.629+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_EQ&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' to 'VEC_EQ' (pgd_fxpt/kernel.hpp:21:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.619+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MAX&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' to 'VEC_SCALAR_MAX' (pgd_fxpt/kernel.hpp:89:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.608+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MIN&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' to 'VEC_SCALAR_MIN' (pgd_fxpt/kernel.hpp:80:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.601+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SCALAR_MUL&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' to 'VEC_SCALAR_MUL' (pgd_fxpt/kernel.hpp:62:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.595+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'VEC_SUB&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' to 'VEC_SUB' (pgd_fxpt/kernel.hpp:30:21)" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.587+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-805] Duplicating function 'VEC_ADD&lt;ap_fixed&lt;28, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4096>' (pgd_fxpt/kernel.hpp:38:21) to resolve interface conflict according to call graph." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:19:23.546+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:25:39.657+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 4450.715 ; gain = 1712.762 ; free physical = 7845 ; free virtual = 26113&#xA;Contents of report file './report/kernel_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-------------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019&#xA;| Date              : Tue Dec  3 11:24:09 2019&#xA;| Host              : HWLL0003-EPS running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command           : report_timing_summary -file ./report/kernel_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu7ev-ffvc1156&#xA;| Speed File        : -2  PRODUCTION 1.26 06-20-2019&#xA;| Temperature Grade : E&#xA;-------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 32 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 37 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.059        0.000                      0                 1173        0.063        0.000                      0                 1173        0.958        0.000                       0                   380  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 1.500}        3.000           333.333         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.059        0.000                      0                 1173        0.063        0.000                      0                 1173        0.958        0.000                       0                   380  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.059ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_reg_162_reg[23]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        1.931ns  (logic 1.655ns (85.707%)  route 0.276ns (14.293%))&#xA;  Logic Levels:           5  (CARRY8=3 LUT2=1 RAMB36E2=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=379, unset)          0.000     0.000    bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ap_clk&#xA;                         RAMB36E2                                     r  bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])&#xA;                                                      1.148     1.148 r  bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_0/CASDOUTA[0]&#xA;                         net (fo=1, unplaced)         0.032     1.180    bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_0_n_35&#xA;                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])&#xA;                                                      0.117     1.297 r  bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_1/DOUTADOUT[0]&#xA;                         net (fo=2, unplaced)         0.188     1.485    bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/ram_reg_bram_2_0[0]&#xA;                         LUT2 (Prop_LUT2_I0_O)        0.053     1.538 r  bd_0_i/hls_inst/U0/x_k_plus1_vec_V_U/kernel_x_k_plus1_vec_V_ram_U/sub_ln703_fu_132_p2_carry_i_8/O&#xA;                         net (fo=1, unplaced)         0.020     1.558    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/S[0]&#xA;                         CARRY8 (Prop_CARRY8_S[0]_CO[7])&#xA;                                                      0.199     1.757 r  bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2_carry/CO[7]&#xA;                         net (fo=1, unplaced)         0.005     1.762    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2_carry_n_0&#xA;                         CARRY8 (Prop_CARRY8_CI_CO[7])&#xA;                                                      0.022     1.784 r  bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2_carry__0/CO[7]&#xA;                         net (fo=1, unplaced)         0.005     1.789    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2_carry__0_n_0&#xA;                         CARRY8 (Prop_CARRY8_CI_O[7])&#xA;                                                      0.116     1.905 r  bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2_carry__1/O[7]&#xA;                         net (fo=1, unplaced)         0.026     1.931    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_fu_132_p2[23]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_reg_162_reg[23]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     3.000     3.000 r  &#xA;                                                      0.000     3.000 r  ap_clk (IN)&#xA;                         net (fo=379, unset)          0.000     3.000    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_reg_162_reg[23]/C&#xA;                         clock pessimism              0.000     3.000    &#xA;                         clock uncertainty           -0.035     2.965    &#xA;                         FDRE (Setup_FDRE_C_D)        0.025     2.990    bd_0_i/hls_inst/U0/grp_VEC_SUB_fu_62/sub_ln703_reg_162_reg[23]&#xA;  -------------------------------------------------------------------&#xA;                         required time                          2.990    &#xA;                         arrival time                          -1.931    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.059    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.063ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_017_reg_79_reg[10]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_reg_122_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=379, unset)          0.000     0.000    bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_017_reg_79_reg[10]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_017_reg_79_reg[10]/Q&#xA;                         net (fo=2, unplaced)         0.046     0.084    bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/grp_VEC_ADD_1_fu_82_V1_V_address0[10]&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xA;                                                      0.018     0.102 r  bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_fu_98_p2_carry__0/O[1]&#xA;                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_fu_98_p2[10]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_reg_122_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=379, unset)          0.000     0.000    bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_reg_122_reg[10]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/U0/grp_VEC_ADD_1_fu_82/i_reg_122_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.109    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.063    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 1.500 }&#xA;Period(ns):         3.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                bd_0_i/hls_inst/U0/q0_reg/CLKARDCLK&#xA;Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/U0/q0_reg/CLKARDCLK&#xA;High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                bd_0_i/hls_inst/U0/q0_reg/CLKARDCLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4450.715 ; gain = 0.000 ; free physical = 7843 ; free virtual = 26111" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:24:09.227+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:22:56.227+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2520.113 ; gain = 80.871 ; free physical = 9045 ; free virtual = 27197&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3000.691 ; gain = 561.449 ; free physical = 8247 ; free virtual = 26532&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3000.691 ; gain = 561.449 ; free physical = 8247 ; free virtual = 26532&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3010.707 ; gain = 571.465 ; free physical = 8244 ; free virtual = 26529&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    37|&#xA;|2     |  bd_0_i |bd_0   |    37|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.582 ; gain = 585.340 ; free physical = 8251 ; free virtual = 26534&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3024.582 ; gain = 504.469 ; free physical = 8288 ; free virtual = 26571&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 3024.590 ; gain = 585.340 ; free physical = 8288 ; free virtual = 26570" projectName="pgd_fxpt" solutionName="solution1" date="2019-12-03T11:22:56.211+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
