
Selected circuits
===================
**Desired bitwidth**: XX
**Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | Download |
| ------- |  ------- | ------- | ------- | ------- | 
| aaaa | 0.0 | 0 |  [Verilog](cgp-evoapproxlib.08.mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder.v) [C](cgp-evoapproxlib.08.mul8_CarrySaveArrayMultiplier_Using_RippleCarryAdder.c) |


Parameters
--------------
![Parameters figure](fig.png)
         
