EESchema-LIBRARY Version 2.3  31/07/2013-15:48:20
# Converted with eagle2kicad.ulp Version 1.1
# Device count = 2
#
# DEVSET Name: ATXMEGA256A3
# Dev Prefix: U
# Gate count = 1
#
DEF U_ATXMEGA256A3 U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: A3
F0 "U" -320 1216 50 H V L B
F1 "ATXMEGA256A3" -320 -1280 50 H V L B
F2 "atmel-xmega-TQFP-64A-64" 0 150 50 H I C C
DRAW
P 2 1 0 0 300 -900 -300 -900 N
P 2 1 0 0 300 -900 300 900 N
P 2 1 0 0 300 900 -300 900 N
P 2 1 0 0 -300 900 -300 -900 N
X !RESET!/PDI 57 -350 850 100 R 40 40 1 1 B 
X AVCC 61 -350 550 100 R 40 40 1 1 W 
X GND 14 -350 450 100 R 40 40 1 1 W 
X GND 24 -350 450 100 R 40 40 1 1 W 
X GND 34 -350 450 100 R 40 40 1 1 W 
X GND 44 -350 450 100 R 40 40 1 1 W 
X GND 52 -350 450 100 R 40 40 1 1 W 
X GND 60 -350 450 100 R 40 40 1 1 W 
X PA0 62 350 850 100 L 40 40 1 1 B 
X PA1 63 350 800 100 L 40 40 1 1 B 
X PA2 64 350 750 100 L 40 40 1 1 B 
X PA3 1 350 700 100 L 40 40 1 1 B 
X PA4 2 350 650 100 L 40 40 1 1 B 
X PA5 3 350 600 100 L 40 40 1 1 B 
X PA6 4 350 550 100 L 40 40 1 1 B 
X PA7 5 350 500 100 L 40 40 1 1 B 
X PB0 6 350 400 100 L 40 40 1 1 B 
X PB1 7 350 350 100 L 40 40 1 1 B 
X PB2 8 350 300 100 L 40 40 1 1 B 
X PB3 9 350 250 100 L 40 40 1 1 B 
X PB4 10 350 200 100 L 40 40 1 1 B 
X PB5 11 350 150 100 L 40 40 1 1 B 
X PB6 12 350 100 100 L 40 40 1 1 B 
X PB7 13 350 50 100 L 40 40 1 1 B 
X PC0 16 350 -50 100 L 40 40 1 1 B 
X PC1 17 350 -100 100 L 40 40 1 1 B 
X PC2 18 350 -150 100 L 40 40 1 1 B 
X PC3 19 350 -200 100 L 40 40 1 1 B 
X PC4 20 350 -250 100 L 40 40 1 1 B 
X PC5 21 350 -300 100 L 40 40 1 1 B 
X PC6 22 350 -350 100 L 40 40 1 1 B 
X PC7 23 350 -400 100 L 40 40 1 1 B 
X PD0 26 350 -500 100 L 40 40 1 1 B 
X PD1 27 350 -550 100 L 40 40 1 1 B 
X PD2 28 350 -600 100 L 40 40 1 1 B 
X PD3 29 350 -650 100 L 40 40 1 1 B 
X PD4 30 350 -700 100 L 40 40 1 1 B 
X PD5 31 350 -750 100 L 40 40 1 1 B 
X PD6 32 350 -800 100 L 40 40 1 1 B 
X PD7 33 350 -850 100 L 40 40 1 1 B 
X PDI 56 -350 800 100 R 40 40 1 1 B 
X PE0 36 -350 -50 100 R 40 40 1 1 B 
X PE1 37 -350 -100 100 R 40 40 1 1 B 
X PE2 38 -350 -150 100 R 40 40 1 1 B 
X PE3 39 -350 -200 100 R 40 40 1 1 B 
X PE4 40 -350 -250 100 R 40 40 1 1 B 
X PE5 41 -350 -300 100 R 40 40 1 1 B 
X PE6 42 -350 -350 100 R 40 40 1 1 B 
X PE7 43 -350 -400 100 R 40 40 1 1 B 
X PF0 46 -350 -500 100 R 40 40 1 1 B 
X PF1 47 -350 -550 100 R 40 40 1 1 B 
X PF2 48 -350 -600 100 R 40 40 1 1 B 
X PF3 49 -350 -650 100 R 40 40 1 1 B 
X PF4 50 -350 -700 100 R 40 40 1 1 B 
X PF5 51 -350 -750 100 R 40 40 1 1 B 
X PF6 54 -350 -800 100 R 40 40 1 1 B 
X PF7 55 -350 -850 100 R 40 40 1 1 B 
X PR0 58 -350 100 100 R 40 40 1 1 B 
X PR1 59 -350 50 100 R 40 40 1 1 B 
X VCC 15 -350 650 100 R 40 40 1 1 W 
X VCC 25 -350 650 100 R 40 40 1 1 W 
X VCC 35 -350 650 100 R 40 40 1 1 W 
X VCC 45 -350 650 100 R 40 40 1 1 W 
X VCC 53 -350 650 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF
DEF U_ATXMEGA256A3 U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: A3
F0 "U" -320 1216 50 H V L B
F1 "ATXMEGA256A3" -320 -1280 50 H V L B
F2 "atmel-xmega-MLF-(VQFN)-64M2-64" 0 150 50 H I C C
DRAW
P 2 1 0 0 300 -900 -300 -900 N
P 2 1 0 0 300 -900 300 900 N
P 2 1 0 0 300 900 -300 900 N
P 2 1 0 0 -300 900 -300 -900 N
X !RESET!/PDI 57 -350 850 100 R 40 40 1 1 B 
X AVCC 61 -350 550 100 R 40 40 1 1 W 
X GND 14 -350 450 100 R 40 40 1 1 W 
X GND 24 -350 450 100 R 40 40 1 1 W 
X GND 34 -350 450 100 R 40 40 1 1 W 
X GND 44 -350 450 100 R 40 40 1 1 W 
X GND 52 -350 450 100 R 40 40 1 1 W 
X GND 60 -350 450 100 R 40 40 1 1 W 
X GND TH -350 450 100 R 40 40 1 1 W 
X PA0 62 350 850 100 L 40 40 1 1 B 
X PA1 63 350 800 100 L 40 40 1 1 B 
X PA2 64 350 750 100 L 40 40 1 1 B 
X PA3 1 350 700 100 L 40 40 1 1 B 
X PA4 2 350 650 100 L 40 40 1 1 B 
X PA5 3 350 600 100 L 40 40 1 1 B 
X PA6 4 350 550 100 L 40 40 1 1 B 
X PA7 5 350 500 100 L 40 40 1 1 B 
X PB0 6 350 400 100 L 40 40 1 1 B 
X PB1 7 350 350 100 L 40 40 1 1 B 
X PB2 8 350 300 100 L 40 40 1 1 B 
X PB3 9 350 250 100 L 40 40 1 1 B 
X PB4 10 350 200 100 L 40 40 1 1 B 
X PB5 11 350 150 100 L 40 40 1 1 B 
X PB6 12 350 100 100 L 40 40 1 1 B 
X PB7 13 350 50 100 L 40 40 1 1 B 
X PC0 16 350 -50 100 L 40 40 1 1 B 
X PC1 17 350 -100 100 L 40 40 1 1 B 
X PC2 18 350 -150 100 L 40 40 1 1 B 
X PC3 19 350 -200 100 L 40 40 1 1 B 
X PC4 20 350 -250 100 L 40 40 1 1 B 
X PC5 21 350 -300 100 L 40 40 1 1 B 
X PC6 22 350 -350 100 L 40 40 1 1 B 
X PC7 23 350 -400 100 L 40 40 1 1 B 
X PD0 26 350 -500 100 L 40 40 1 1 B 
X PD1 27 350 -550 100 L 40 40 1 1 B 
X PD2 28 350 -600 100 L 40 40 1 1 B 
X PD3 29 350 -650 100 L 40 40 1 1 B 
X PD4 30 350 -700 100 L 40 40 1 1 B 
X PD5 31 350 -750 100 L 40 40 1 1 B 
X PD6 32 350 -800 100 L 40 40 1 1 B 
X PD7 33 350 -850 100 L 40 40 1 1 B 
X PDI 56 -350 800 100 R 40 40 1 1 B 
X PE0 36 -350 -50 100 R 40 40 1 1 B 
X PE1 37 -350 -100 100 R 40 40 1 1 B 
X PE2 38 -350 -150 100 R 40 40 1 1 B 
X PE3 39 -350 -200 100 R 40 40 1 1 B 
X PE4 40 -350 -250 100 R 40 40 1 1 B 
X PE5 41 -350 -300 100 R 40 40 1 1 B 
X PE6 42 -350 -350 100 R 40 40 1 1 B 
X PE7 43 -350 -400 100 R 40 40 1 1 B 
X PF0 46 -350 -500 100 R 40 40 1 1 B 
X PF1 47 -350 -550 100 R 40 40 1 1 B 
X PF2 48 -350 -600 100 R 40 40 1 1 B 
X PF3 49 -350 -650 100 R 40 40 1 1 B 
X PF4 50 -350 -700 100 R 40 40 1 1 B 
X PF5 51 -350 -750 100 R 40 40 1 1 B 
X PF6 54 -350 -800 100 R 40 40 1 1 B 
X PF7 55 -350 -850 100 R 40 40 1 1 B 
X PR0 58 -350 100 100 R 40 40 1 1 B 
X PR1 59 -350 50 100 R 40 40 1 1 B 
X VCC 15 -350 650 100 R 40 40 1 1 W 
X VCC 25 -350 650 100 R 40 40 1 1 W 
X VCC 35 -350 650 100 R 40 40 1 1 W 
X VCC 45 -350 650 100 R 40 40 1 1 W 
X VCC 53 -350 650 100 R 40 40 1 1 W 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MT9V032
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MT9V032 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MT9V032
F0 "IC" -768 704 50 H V L B
F1 "MT9V032" -768 640 50 H V L B
F2 "dan-aptina-CLCC48-MT9V032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -650 600 -600 650 N
P 2 1 0 0 -600 650 -25 650 N
P 2 1 0 0 -25 650 25 650 N
P 2 1 0 0 25 650 650 650 N
P 2 1 0 0 650 650 700 600 N
P 2 1 0 0 700 600 700 -650 N
P 2 1 0 0 700 -650 650 -700 N
P 2 1 0 0 650 -700 -600 -700 N
P 2 1 0 0 -600 -700 -650 -650 N
P 2 1 0 0 -650 -650 -650 600 N
P 2 1 0 0 -200 150 -200 -200 N
P 2 1 0 0 -200 -200 250 -200 N
P 2 1 0 0 250 -200 250 150 N
P 2 1 0 0 250 150 -200 150 N
A 0 650 25 -1799 -1 1 1 0 N -25 650 25
P 2 1 0 0 250 150 275 175 N
P 2 1 0 0 250 150 275 125 N
P 2 1 0 0 250 150 225 125 N
P 2 1 0 0 250 150 225 175 N
X !RESET 32 800 -250 200 L 40 40 1 1 I 
X AGND@34 34 800 -150 200 L 40 40 1 1 P 
X AGND@38 38 800 50 200 L 40 40 1 1 P 
X BYPASS_CLKIN_N 8 -750 200 200 R 40 40 1 1 I 
X BYPASS_CLKIN_P 9 -750 150 200 R 40 40 1 1 I 
X DGND/RSVD 29 250 -800 200 U 40 40 1 1 P 
X DGND@13 13 -750 -50 200 R 40 40 1 1 P 
X DGND@48 48 50 750 200 D 40 40 1 1 B 
X DOUT0 45 200 750 200 D 40 40 1 1 O 
X DOUT1 44 250 750 200 D 40 40 1 1 O 
X DOUT2 43 300 750 200 D 40 40 1 1 O 
X DOUT3 42 800 250 200 L 40 40 1 1 O 
X DOUT4 41 800 200 200 L 40 40 1 1 O 
X DOUT5 15 -750 -150 200 R 40 40 1 1 O 
X DOUT6 16 -750 -200 200 R 40 40 1 1 O 
X DOUT7 17 -750 -250 200 R 40 40 1 1 O 
X DOUT8 18 -750 -300 200 R 40 40 1 1 O 
X DOUT9 19 -250 -800 200 U 40 40 1 1 O 
X EXPOSURE 23 -50 -800 200 U 40 40 1 1 I 
X FRAME_VALID 21 -150 -800 200 U 40 40 1 1 O 
X LED_OUT 27 150 -800 200 U 40 40 1 1 B 
X LINE_VALID 20 -200 -800 200 U 40 40 1 1 O 
X LVDSGND@7 7 -750 250 200 R 40 40 1 1 P 
X LVDSGND@12 12 -750 0 200 R 40 40 1 1 P 
X NC@36 36 800 -50 200 L 40 40 1 1 B 
X NC@37 37 800 0 200 L 40 40 1 1 B 
X OE 28 200 -800 200 U 40 40 1 1 I 
X PIXCLK 46 150 750 200 D 40 40 1 1 O 
X SCLK 25 50 -800 200 U 40 40 1 1 I 
X SDATA 24 0 -800 200 U 40 40 1 1 B 
X SER_DATAIN_N 10 -750 100 200 R 40 40 1 1 I 
X SER_DATAIN_P 11 -750 50 200 R 40 40 1 1 I 
X SER_DATAOUT_N 4 -150 750 200 D 40 40 1 1 O 
X SER_DATAOUT_P 5 -200 750 200 D 40 40 1 1 O 
X SHFT_CLKOUT_N 2 -50 750 200 D 40 40 1 1 O 
X SHFT_CLKOUT_P 3 -100 750 200 D 40 40 1 1 O 
X STANDBY 33 800 -200 200 L 40 40 1 1 I 
X STFRM_OUT 26 100 -800 200 U 40 40 1 1 B 
X STLN_OUT 22 -100 -800 200 U 40 40 1 1 B 
X SYSCLK 47 100 750 200 D 40 40 1 1 I C
X S_CTRL_ADR0 30 300 -800 200 U 40 40 1 1 I 
X S_CTRL_ADR1 31 800 -300 200 L 40 40 1 1 I 
X VAA@35 35 800 -100 200 L 40 40 1 1 P 
X VAA@39 39 800 100 200 L 40 40 1 1 P 
X VAAPIX@40 40 800 150 200 L 40 40 1 1 P 
X VDD@1 1 0 750 200 D 40 40 1 1 B 
X VDD@14 14 -750 -100 200 R 40 40 1 1 P 
X VDDLVDS@6 6 -250 750 200 D 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: DIGILENT-JTAG
# Dev Prefix: J
# Gate count = 1
#
DEF J_DIGILENT-JTAG J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: DIGILENT-JTAG
F0 "J" -121 198 50 V V L B
F1 "DIGILENT-JTAG" 163 -243 50 V V L B
F2 "dan-digilent-DIGILENT-JTAG-01X06" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 150 -100 -200 N
P 2 1 0 0 -100 -200 100 -200 N
P 2 1 0 0 100 -200 100 150 N
P 2 1 0 0 100 150 -100 150 N
X GND 5 -200 50 200 R 40 40 1 1 P 
X TCK 4 -200 0 200 R 40 40 1 1 B 
X TDI 2 -200 -100 200 R 40 40 1 1 B 
X TDO 3 -200 -50 200 R 40 40 1 1 B 
X TMS 1 -200 -150 200 R 40 40 1 1 B 
X VCC 6 -200 100 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: D-ZENER
# Dev Prefix: D
# Gate count = 1
#
DEF D_D-ZENER D 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: D-ZENER
F0 "D" 38 5 50 H V L B
F1 "D-ZENER" -38 5 50 H V L B
F2 "dan-diode-SMA" 0 150 50 H I C C
DRAW
P 2 1 0 0 -25 -25 25 0 N
P 2 1 0 0 25 0 -25 25 N
P 2 1 0 0 25 25 25 0 N
P 2 1 0 0 -25 25 -25 0 N
P 2 1 0 0 -25 0 -25 -25 N
P 2 1 0 0 25 0 25 -25 N
P 2 1 0 0 -25 0 -50 0 N
P 2 1 0 0 25 0 50 0 N
P 2 1 0 0 25 25 14 25 N
P 2 1 0 0 25 -25 34 -25 N
X A A -50 0 0 R 40 40 1 1 P 
X C C 50 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF D_D-ZENER D 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: D-ZENER
F0 "D" 38 5 50 H V L B
F1 "D-ZENER" -38 5 50 H V L B
F2 "dan-diode-SMB" 0 150 50 H I C C
DRAW
P 2 1 0 0 -25 -25 25 0 N
P 2 1 0 0 25 0 -25 25 N
P 2 1 0 0 25 25 25 0 N
P 2 1 0 0 -25 25 -25 0 N
P 2 1 0 0 -25 0 -25 -25 N
P 2 1 0 0 25 0 25 -25 N
P 2 1 0 0 -25 0 -50 0 N
P 2 1 0 0 25 0 50 0 N
P 2 1 0 0 25 25 14 25 N
P 2 1 0 0 25 -25 34 -25 N
X A A -50 0 0 R 40 40 1 1 P 
X C C 50 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: FRAME_B_L
# Dev Prefix: FRAME
# Gate count = 2
#
DEF FRAME_FRAME_B_L FRAME 0 1 N N 2 L N
# Gate Name: G$1
# Symbol Name: FRAME_B_L
F0 "FRAME" 0 0 50 H V C C
F1 "FRAME_B_L" 0 0 50 H V C C
DRAW
# Gate Name: G$2
# Symbol Name: DOCFIELD
P 2 2 0 0 0 400 2000 400 N
P 2 2 0 0 2000 400 2000 300 N
P 2 2 0 0 2000 300 2000 200 N
P 2 2 0 0 2000 200 2000 100 N
P 2 2 0 0 2000 100 2000 0 N
P 2 2 0 0 0 0 0 100 N
P 2 2 0 0 0 100 0 200 N
P 2 2 0 0 0 200 0 300 N
P 2 2 0 0 0 300 0 400 N
P 2 2 0 0 0 300 2000 300 N
P 2 2 0 0 0 200 1225 200 N
P 2 2 0 0 1225 200 2000 200 N
P 2 2 0 0 0 0 1225 0 N
P 2 2 0 0 1225 0 2000 0 N
P 2 2 0 0 1225 0 1225 100 N
P 2 2 0 0 1225 100 1225 200 N
P 2 2 0 0 1225 100 2000 100 N
P 2 2 0 0 1225 100 0 100 N
T 0 375 325 32 0 2 0 PROJECT:
T 0 375 225 32 0 2 0 MODULE:
T 0 1475 125 32 0 2 0 REV:
T 0 1475 25 32 0 2 0 PAGE:
T 0 425 125 32 0 2 0 Dan~Strother
T 0 425 25 32 0 2 0 http://danstrother.com/
T 0 375 125 32 0 2 0 AUTHOR:
T 0 425 225 32 0 2 0 >DRAWING_MODULE
T 0 425 325 32 0 2 0 >DRAWING_PROJECT
T 0 1525 125 32 0 2 0 >DRAWING_REV
T 0 1525 25 32 0 2 0 >SHEET
T 0 375 25 32 0 2 0 WEBSITE:
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: HEADER-01X02
# Dev Prefix: J
# Gate count = 1
#
DEF J_HEADER-01X02 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: HEADER-01X02
F0 "J" -51 76 50 V V L B
F1 "HEADER-01X02" 106 -102 50 V V L B
F2 "dan-header-HEADER-BREAKAWAY-100MIL-01X02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 50 -50 -100 N
P 2 1 0 0 -50 -100 50 -100 N
P 2 1 0 0 50 -100 50 50 N
P 2 1 0 0 50 50 -50 50 N
P 2 1 0 0 14 -34 14 -64 N
P 2 1 0 0 14 -64 -14 -64 N
P 2 1 0 0 -14 -64 -14 -34 N
P 2 1 0 0 -14 -34 14 -34 N
C 0 0 17 1 1 0 N
X 1 1 -100 -50 100 R 40 40 1 1 P 
X 2 2 -100 0 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: HEADER-01X04
# Dev Prefix: J
# Gate count = 1
#
DEF J_HEADER-01X04 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: HEADER-01X04
F0 "J" -51 140 50 V V L B
F1 "HEADER-01X04" 106 -166 50 V V L B
F2 "dan-header-HEADER-BREAKAWAY-100MIL-01X04" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 100 -50 -150 N
P 2 1 0 0 -50 -150 50 -150 N
P 2 1 0 0 50 -150 50 100 N
P 2 1 0 0 50 100 -50 100 N
P 2 1 0 0 14 -84 14 -114 N
P 2 1 0 0 14 -114 -14 -114 N
P 2 1 0 0 -14 -114 -14 -84 N
P 2 1 0 0 -14 -84 14 -84 N
C 0 -50 17 1 1 0 N
C 0 0 17 1 1 0 N
C 0 50 17 1 1 0 N
X 1 1 -100 -100 100 R 40 40 1 1 P 
X 2 2 -100 -50 100 R 40 40 1 1 P 
X 3 3 -100 0 100 R 40 40 1 1 P 
X 4 4 -100 50 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: LED
# Dev Prefix: LD
# Gate count = 1
#
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0402_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0 -67 -42 -59 -25 -76
P 6 1 1 0 -64 -64 -57 -46 -73
P 2 1 0 0 25 0 0 -50 N
P 2 1 0 0 0 -50 -25 0 N
P 2 1 0 0 25 -50 0 -50 N
P 2 1 0 0 0 -50 -25 -50 N
P 2 1 0 0 25 0 -25 0 N
P 2 1 0 0 -39 -14 -67 -42 N
P 2 1 0 0 -37 -37 -64 -64 N
X A + 0 50 100 D 40 40 1 1 P 
X C - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0603_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0 -67 -42 -59 -25 -76
P 6 1 1 0 -64 -64 -57 -46 -73
P 2 1 0 0 25 0 0 -50 N
P 2 1 0 0 0 -50 -25 0 N
P 2 1 0 0 25 -50 0 -50 N
P 2 1 0 0 0 -50 -25 -50 N
P 2 1 0 0 25 0 -25 0 N
P 2 1 0 0 -39 -14 -67 -42 N
P 2 1 0 0 -37 -37 -64 -64 N
X A + 0 50 100 D 40 40 1 1 P 
X C - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-0805_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0 -67 -42 -59 -25 -76
P 6 1 1 0 -64 -64 -57 -46 -73
P 2 1 0 0 25 0 0 -50 N
P 2 1 0 0 0 -50 -25 0 N
P 2 1 0 0 25 -50 0 -50 N
P 2 1 0 0 0 -50 -25 -50 N
P 2 1 0 0 25 0 -25 0 N
P 2 1 0 0 -39 -14 -67 -42 N
P 2 1 0 0 -37 -37 -64 -64 N
X A + 0 50 100 D 40 40 1 1 P 
X C - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF LD_LED LD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LD" 5 -70 50 V V L B
F1 "LED" -10 6 50 V V L B
F2 "dan-led-1206_POL" 0 150 50 H I C C
DRAW
P 6 1 1 0 -67 -42 -59 -25 -76
P 6 1 1 0 -64 -64 -57 -46 -73
P 2 1 0 0 25 0 0 -50 N
P 2 1 0 0 0 -50 -25 0 N
P 2 1 0 0 25 -50 0 -50 N
P 2 1 0 0 0 -50 -25 -50 N
P 2 1 0 0 25 0 -25 0 N
P 2 1 0 0 -39 -14 -67 -42 N
P 2 1 0 0 -37 -37 -64 -64 N
X A + 0 50 100 D 40 40 1 1 P 
X C - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: M12X05
# Dev Prefix: LH
# Gate count = 1
#
DEF LH_M12X05 LH 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LENS-HOLDER
F0 "LH" 0 0 50 H V L B
F1 "M12X05" -121 -19 50 H V L B
F2 "dan-lens-SUNEX-CMT821" 0 150 50 H I C C
DRAW
P 2 1 0 0 -150 150 150 150 N
P 2 1 0 0 150 -150 -150 -150 N
P 2 1 0 0 -150 150 -150 44 N
A -169 44 19 -899 -1 1 1 0 N -169 25 -150
P 2 1 0 0 -169 25 -175 25 N
A -175 0 25 -2699 -1801 1 1 0 N -175 25 -200
A -175 0 25 -1799 -901 1 1 0 N -200 0 -175
A -175 -50 25 -3599 -2701 1 1 0 N -150 -50 -175
P 2 1 0 0 -150 -50 -150 -150 N
P 2 1 0 0 150 -150 150 -44 N
A 169 -44 19 -2699 -1801 1 1 0 N 169 -25 150
P 2 1 0 0 169 -25 175 -25 N
A 175 0 25 -899 -1 1 1 0 N 175 -25 200
A 175 0 25 -3599 -2701 1 1 0 N 200 0 175
A 175 50 25 -1799 -901 1 1 0 N 150 50 175
P 2 1 0 0 150 50 150 150 N
C 0 0 111 1 1 0 N
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: SATA7
# Dev Prefix: J
# Gate count = 1
#
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-RA" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 -50 -200 N
P 2 1 0 0 -50 -200 150 -200 N
P 2 1 0 0 150 -200 150 200 N
P 2 1 0 0 150 200 -50 200 N
P 2 1 0 0 50 75 100 75 N
P 2 1 0 0 100 75 75 50 N
P 2 1 0 0 100 75 75 100 N
P 2 1 0 0 50 -75 75 -100 N
P 2 1 0 0 50 -75 75 -50 N
P 2 1 0 0 50 -75 100 -75 N
X !A 3 -150 50 200 R 40 40 1 1 B 
X !B 5 -150 -50 200 R 40 40 1 1 B 
X A 2 -150 100 200 R 40 40 1 1 B 
X B 6 -150 -100 200 R 40 40 1 1 B 
X GND@1 1 -150 150 200 R 40 40 1 1 P 
X GND@4 4 -150 0 200 R 40 40 1 1 P 
X GND@7 7 -150 -150 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-RA-NOHOLES" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 -50 -200 N
P 2 1 0 0 -50 -200 150 -200 N
P 2 1 0 0 150 -200 150 200 N
P 2 1 0 0 150 200 -50 200 N
P 2 1 0 0 50 75 100 75 N
P 2 1 0 0 100 75 75 50 N
P 2 1 0 0 100 75 75 100 N
P 2 1 0 0 50 -75 75 -100 N
P 2 1 0 0 50 -75 75 -50 N
P 2 1 0 0 50 -75 100 -75 N
X !A 3 -150 50 200 R 40 40 1 1 B 
X !B 5 -150 -50 200 R 40 40 1 1 B 
X A 2 -150 100 200 R 40 40 1 1 B 
X B 6 -150 -100 200 R 40 40 1 1 B 
X GND@1 1 -150 150 200 R 40 40 1 1 P 
X GND@4 4 -150 0 200 R 40 40 1 1 P 
X GND@7 7 -150 -150 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF J_SATA7 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SATA7
F0 "J" -44 262 50 V V L B
F1 "SATA7" 227 -243 50 V V L B
F2 "dan-pc-SATA7-VERT" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 200 -50 -200 N
P 2 1 0 0 -50 -200 150 -200 N
P 2 1 0 0 150 -200 150 200 N
P 2 1 0 0 150 200 -50 200 N
P 2 1 0 0 50 75 100 75 N
P 2 1 0 0 100 75 75 50 N
P 2 1 0 0 100 75 75 100 N
P 2 1 0 0 50 -75 75 -100 N
P 2 1 0 0 50 -75 75 -50 N
P 2 1 0 0 50 -75 100 -75 N
X !A 3 -150 50 200 R 40 40 1 1 B 
X !B 5 -150 -50 200 R 40 40 1 1 B 
X A 2 -150 100 200 R 40 40 1 1 B 
X B 6 -150 -100 200 R 40 40 1 1 B 
X GND@1 1 -150 150 200 R 40 40 1 1 P 
X GND@4 4 -150 0 200 R 40 40 1 1 P 
X GND@7 7 -150 -150 200 R 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 18
#
# DEVSET Name: C
# Dev Prefix: C
# Gate count = 1
#
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -9 N
P 2 1 0 0 0 -50 0 -39 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 50 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -9 N
P 2 1 0 0 0 -50 0 -39 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 50 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -9 N
P 2 1 0 0 0 -50 0 -39 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 50 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_C C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C
F0 "C" -6 6 50 V V L B
F1 "C" 9 -70 50 V V L B
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -9 N
P 2 1 0 0 0 -50 0 -39 N
S -51 -51 51 -38 1 1 0 F
S -51 -25 51 -12 1 1 0 F
X 1 1 0 50 100 D 40 40 1 1 P 
X 2 2 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CPOL
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0402_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -29 -17 29 -17 N
P 2 1 0 0 29 -17 29 0 N
P 2 1 0 0 -29 0 -29 -17 N
P 2 1 0 0 -29 0 29 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -23 32 16 0 1 0 +
X + + 0 50 100 D 40 40 1 1 P 
X - - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0603_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -29 -17 29 -17 N
P 2 1 0 0 29 -17 29 0 N
P 2 1 0 0 -29 0 -29 -17 N
P 2 1 0 0 -29 0 29 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -23 32 16 0 1 0 +
X + + 0 50 100 D 40 40 1 1 P 
X - - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-0805_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -29 -17 29 -17 N
P 2 1 0 0 29 -17 29 0 N
P 2 1 0 0 -29 0 -29 -17 N
P 2 1 0 0 -29 0 29 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -23 32 16 0 1 0 +
X + + 0 50 100 D 40 40 1 1 P 
X - - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF C_CPOL C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" -6 6 50 V V L B
F1 "CPOL" 9 -70 50 V V L B
F2 "dan-rcl-1206_POL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -29 -17 29 -17 N
P 2 1 0 0 29 -17 29 0 N
P 2 1 0 0 -29 0 -29 -17 N
P 2 1 0 0 -29 0 29 0 N
S -41 -64 41 -41 1 1 0 F
T 900 -23 32 16 0 1 0 +
X + + 0 50 100 D 40 40 1 1 P 
X - - 0 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: FERRITE
# Dev Prefix: FB
# Gate count = 1
#
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 19 9 0 N
P 2 1 0 0 9 0 19 -19 N
P 2 1 0 0 19 -19 50 -19 N
P 2 1 0 0 50 -19 39 0 N
P 2 1 0 0 39 0 29 19 N
P 2 1 0 0 29 19 0 19 N
P 2 1 0 0 0 0 9 0 N
P 2 1 0 0 50 0 39 0 N
X 1 1 -50 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 19 9 0 N
P 2 1 0 0 9 0 19 -19 N
P 2 1 0 0 19 -19 50 -19 N
P 2 1 0 0 50 -19 39 0 N
P 2 1 0 0 39 0 29 19 N
P 2 1 0 0 29 19 0 19 N
P 2 1 0 0 0 0 9 0 N
P 2 1 0 0 50 0 39 0 N
X 1 1 -50 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 19 9 0 N
P 2 1 0 0 9 0 19 -19 N
P 2 1 0 0 19 -19 50 -19 N
P 2 1 0 0 50 -19 39 0 N
P 2 1 0 0 39 0 29 19 N
P 2 1 0 0 29 19 0 19 N
P 2 1 0 0 0 0 9 0 N
P 2 1 0 0 50 0 39 0 N
X 1 1 -50 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 19 9 0 N
P 2 1 0 0 9 0 19 -19 N
P 2 1 0 0 19 -19 50 -19 N
P 2 1 0 0 50 -19 39 0 N
P 2 1 0 0 39 0 29 19 N
P 2 1 0 0 29 19 0 19 N
P 2 1 0 0 0 0 9 0 N
P 2 1 0 0 50 0 39 0 N
X 1 1 -50 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF FB_FERRITE FB 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FERRITE
F0 "FB" 70 38 50 H V R T
F1 "FERRITE" -6 38 50 H V R T
F2 "dan-rcl-1206H" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 19 9 0 N
P 2 1 0 0 9 0 19 -19 N
P 2 1 0 0 19 -19 50 -19 N
P 2 1 0 0 50 -19 39 0 N
P 2 1 0 0 39 0 29 19 N
P 2 1 0 0 29 19 0 19 N
P 2 1 0 0 0 0 9 0 N
P 2 1 0 0 50 0 39 0 N
X 1 1 -50 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: R
# Dev Prefix: R
# Gate count = 1
#
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 0 -42 19 N
P 2 1 0 0 -42 19 -29 -19 N
P 2 1 0 0 -29 -19 -17 19 N
P 2 1 0 0 -17 19 -4 -19 N
P 2 1 0 0 -4 -19 7 19 N
P 2 1 0 0 7 19 19 -19 N
P 2 1 0 0 19 -19 32 19 N
P 2 1 0 0 32 19 44 -19 N
P 2 1 0 0 44 -19 50 0 N
X 1 1 -100 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 0 -42 19 N
P 2 1 0 0 -42 19 -29 -19 N
P 2 1 0 0 -29 -19 -17 19 N
P 2 1 0 0 -17 19 -4 -19 N
P 2 1 0 0 -4 -19 7 19 N
P 2 1 0 0 7 19 19 -19 N
P 2 1 0 0 19 -19 32 19 N
P 2 1 0 0 32 19 44 -19 N
P 2 1 0 0 44 -19 50 0 N
X 1 1 -100 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 0 -42 19 N
P 2 1 0 0 -42 19 -29 -19 N
P 2 1 0 0 -29 -19 -17 19 N
P 2 1 0 0 -17 19 -4 -19 N
P 2 1 0 0 -4 -19 7 19 N
P 2 1 0 0 7 19 19 -19 N
P 2 1 0 0 19 -19 32 19 N
P 2 1 0 0 32 19 44 -19 N
P 2 1 0 0 44 -19 50 0 N
X 1 1 -100 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 0 -42 19 N
P 2 1 0 0 -42 19 -29 -19 N
P 2 1 0 0 -29 -19 -17 19 N
P 2 1 0 0 -17 19 -4 -19 N
P 2 1 0 0 -4 -19 7 19 N
P 2 1 0 0 7 19 19 -19 N
P 2 1 0 0 19 -19 32 19 N
P 2 1 0 0 32 19 44 -19 N
P 2 1 0 0 44 -19 50 0 N
X 1 1 -100 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF R_R R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R
F0 "R" 70 12 50 H V L B
F1 "R" -70 12 50 H V L B
F2 "dan-rcl-1206H" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 0 -42 19 N
P 2 1 0 0 -42 19 -29 -19 N
P 2 1 0 0 -29 -19 -17 19 N
P 2 1 0 0 -17 19 -4 -19 N
P 2 1 0 0 -4 -19 7 19 N
P 2 1 0 0 7 19 19 -19 N
P 2 1 0 0 19 -19 32 19 N
P 2 1 0 0 32 19 44 -19 N
P 2 1 0 0 44 -19 50 0 N
X 1 1 -100 0 100 R 40 40 1 1 P 
X 2 2 100 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: +2V5
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+2V5 P+ 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +2V5
F0 "P+" 0 0 50 V V L B
F1 "+2V5" 0 41 50 V V L B
DRAW
P 2 1 0 0 19 -7 0 25 N
P 2 1 0 0 0 25 -19 -7 N
P 2 1 0 0 0 0 0 25 N
X +2V5 ~ 0 -50 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +3V3
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+3V3 P+ 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +3V3
F0 "P+" 0 0 50 V V L B
F1 "+3V3" 0 41 50 V V L B
DRAW
P 2 1 0 0 19 -7 0 25 N
P 2 1 0 0 0 25 -19 -7 N
P 2 1 0 0 0 0 0 25 N
X +3V3 ~ 0 -50 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +5V
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_+5V P+ 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: +5V
F0 "P+" 0 0 50 V V L B
F1 "+5V" 0 41 50 V V L B
DRAW
P 2 1 0 0 19 -7 0 25 N
P 2 1 0 0 0 25 -19 -7 N
P 2 1 0 0 0 0 0 25 N
X +5V ~ 0 -50 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: GND
# Dev Prefix: SUPPLY
# Gate count = 1
#
DEF SUPPLY_GND SUPPLY 0 1 N N 1 L N
# Gate Name: GND
# Symbol Name: GND
F0 "SUPPLY" 0 0 50 V V L B
F1 "GND" -16 -41 50 V V L B
DRAW
P 2 1 0 0 -19 -4 0 -4 N
P 2 1 0 0 0 -4 19 -4 N
P 2 1 0 0 19 -4 0 -25 N
P 2 1 0 0 0 -25 -19 -4 N
P 2 1 0 0 0 0 0 -4 N
X GND ~ 0 50 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: SN74LVC1T45
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_SN74LVC1T45 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SN74LVC1T45
F0 "IC" -249 134 50 H V R T
F1 "SN74LVC1T45" 249 -140 50 H V R T
F2 "dan-translate-SOT23-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 100 -200 -100 N
P 2 1 0 0 -200 -100 100 -100 N
P 2 1 0 0 100 -100 200 -100 N
P 2 1 0 0 200 -100 200 100 N
P 2 1 0 0 200 100 0 100 N
P 2 1 0 0 0 100 -200 100 N
P 2 1 0 0 50 -50 75 -50 N
P 2 1 0 0 75 -50 64 -59 N
P 2 1 0 0 75 -50 64 -39 N
P 2 1 0 0 -75 -50 -50 -50 N
P 2 1 0 0 -75 -50 -64 -59 N
P 2 1 0 0 -75 -50 -64 -39 N
P 2 1 0 0 0 100 0 25 N
P 2 1 0 0 0 25 159 25 N
P 2 1 0 0 159 25 159 -25 N
P 2 1 0 0 159 -25 100 -25 N
P 2 1 0 0 100 -25 100 -100 N
T 0 -39 -59 12 0 1 0 0
T 0 39 -59 12 0 1 0 1
X A 3 -300 -50 200 R 40 40 1 1 B 
X B 4 300 -50 200 L 40 40 1 1 B 
X DIR 5 300 0 200 L 40 40 1 1 I 
X GND 2 -300 0 200 R 40 40 1 1 P 
X VCCA 1 -300 50 200 R 40 40 1 1 P 
X VCCB 6 300 50 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
DEF IC_SN74LVC1T45 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: SN74LVC1T45
F0 "IC" -249 134 50 H V R T
F1 "SN74LVC1T45" 249 -140 50 H V R T
F2 "dan-translate-SC70" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 100 -200 -100 N
P 2 1 0 0 -200 -100 100 -100 N
P 2 1 0 0 100 -100 200 -100 N
P 2 1 0 0 200 -100 200 100 N
P 2 1 0 0 200 100 0 100 N
P 2 1 0 0 0 100 -200 100 N
P 2 1 0 0 50 -50 75 -50 N
P 2 1 0 0 75 -50 64 -59 N
P 2 1 0 0 75 -50 64 -39 N
P 2 1 0 0 -75 -50 -50 -50 N
P 2 1 0 0 -75 -50 -64 -59 N
P 2 1 0 0 -75 -50 -64 -39 N
P 2 1 0 0 0 100 0 25 N
P 2 1 0 0 0 25 159 25 N
P 2 1 0 0 159 25 159 -25 N
P 2 1 0 0 159 -25 100 -25 N
P 2 1 0 0 100 -25 100 -100 N
T 0 -39 -59 12 0 1 0 0
T 0 39 -59 12 0 1 0 1
X A 3 -300 -50 200 R 40 40 1 1 B 
X B 4 300 -50 200 L 40 40 1 1 B 
X DIR 5 300 0 200 L 40 40 1 1 I 
X GND 2 -300 0 200 R 40 40 1 1 P 
X VCCA 1 -300 50 200 R 40 40 1 1 P 
X VCCB 6 300 50 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: LDO1117
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_LDO1117 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: LDO1117
F0 "IC" -192 140 50 H V L B
F1 "LDO1117" -192 -185 50 H V L B
F2 "dan-vreg-SOT223-3L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -150 100 -150 -100 N
P 2 1 0 0 -150 -100 150 -100 N
P 2 1 0 0 150 -100 150 100 N
P 2 1 0 0 150 100 -150 100 N
X ADJ/GND 1 250 -50 200 L 40 40 1 1 P 
X VIN 3 -250 0 200 R 40 40 1 1 P 
X VOUT@1 2 250 50 200 L 40 40 1 1 P 
X VOUT@2 TAB 250 0 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: MCP1700
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_MCP1700 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MCP1700
F0 "IC" 249 -140 50 H V L B
F1 "MCP1700" -243 134 50 H V L B
F2 "dan-vreg-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 100 -200 -100 N
P 2 1 0 0 -200 -100 200 -100 N
P 2 1 0 0 200 -100 200 100 N
P 2 1 0 0 200 100 -200 100 N
X GND 1 0 -200 200 U 40 40 1 1 P 
X IN 3 -300 0 200 R 40 40 1 1 P 
X OUT 2 300 0 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: JP1Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP1Q JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: J1
F0 "JP" -86 -128 50 V V L B
F1 "JP1Q" 90 -128 50 V V L B
F2 "jumper-JP1" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 50 0 75 N
P 2 1 0 0 0 75 0 100 N
P 2 1 0 0 0 -50 0 -75 N
P 2 1 0 0 0 -75 0 -100 N
P 2 1 0 0 -37 100 37 100 N
P 2 1 0 0 37 100 37 -100 N
P 2 1 0 0 37 -100 -37 -100 N
P 2 1 0 0 -37 -100 -37 100 N
X 1 1 0 -150 100 U 40 40 1 1 P 
X 2 2 0 150 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP3Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP3Q JP 0 1 N Y 1 L N
# Gate Name: B
# Symbol Name: J3
F0 "JP" -150 -128 50 V V L B
F1 "JP3Q" 154 -128 50 V V L B
F2 "jumper-JP3Q" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 50 -50 75 N
P 2 1 0 0 -50 75 -50 100 N
P 2 1 0 0 -50 -50 -50 -75 N
P 2 1 0 0 -50 -75 -50 -100 N
P 2 1 0 0 0 50 0 75 N
P 2 1 0 0 0 75 0 100 N
P 2 1 0 0 0 -50 0 -75 N
P 2 1 0 0 0 -75 0 -100 N
P 2 1 0 0 50 50 50 75 N
P 2 1 0 0 50 75 50 100 N
P 2 1 0 0 50 -50 50 -75 N
P 2 1 0 0 50 -75 50 -100 N
P 2 1 0 0 -87 100 87 100 N
P 2 1 0 0 87 100 87 -100 N
P 2 1 0 0 87 -100 -87 -100 N
P 2 1 0 0 -87 -100 -87 100 N
X 1 1 -50 -150 100 U 40 40 1 1 P 
X 2 2 -50 150 100 D 40 40 1 1 P 
X 3 3 0 -150 100 U 40 40 1 1 P 
X 4 4 0 150 100 D 40 40 1 1 P 
X 5 5 50 -150 100 U 40 40 1 1 P 
X 6 6 50 150 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP4E
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP4E JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: JP4E
F0 "JP" -118 0 50 V V L B
F1 "JP4E" 186 0 50 V V L B
F2 "jumper-JP4" 0 150 50 H I C C
DRAW
P 2 1 0 0 50 0 50 25 N
P 2 1 0 0 0 0 0 25 N
P 2 1 0 0 -50 0 -50 25 N
P 2 1 0 0 50 50 50 25 N
P 2 1 0 0 0 50 0 25 N
P 2 1 0 0 -50 50 -50 25 N
P 2 1 0 0 -62 0 100 0 N
P 2 1 0 0 100 0 112 0 N
P 2 1 0 0 112 0 112 12 N
P 2 1 0 0 112 12 -62 12 N
P 2 1 0 0 -62 12 -62 0 N
P 2 1 0 0 100 50 100 25 N
P 2 1 0 0 100 0 100 25 N
X 1 1 -50 -50 100 U 40 40 1 1 P 
X 2 2 0 -50 100 U 40 40 1 1 P 
X 3 3 50 -50 100 U 40 40 1 1 P 
X 4 4 100 -50 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JP4Q
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JP4Q JP 0 1 N Y 1 L N
# Gate Name: B
# Symbol Name: J4
F0 "JP" -150 -128 50 V V L B
F1 "JP4Q" 218 -128 50 V V L B
F2 "jumper-JP4Q" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 50 -50 75 N
P 2 1 0 0 -50 75 -50 100 N
P 2 1 0 0 -50 -50 -50 -75 N
P 2 1 0 0 -50 -75 -50 -100 N
P 2 1 0 0 0 50 0 75 N
P 2 1 0 0 0 75 0 100 N
P 2 1 0 0 0 -50 0 -75 N
P 2 1 0 0 0 -75 0 -100 N
P 2 1 0 0 50 50 50 75 N
P 2 1 0 0 50 75 50 100 N
P 2 1 0 0 50 -50 50 -75 N
P 2 1 0 0 50 -75 50 -100 N
P 2 1 0 0 100 50 100 75 N
P 2 1 0 0 100 75 100 100 N
P 2 1 0 0 100 -50 100 -75 N
P 2 1 0 0 100 -75 100 -100 N
P 2 1 0 0 137 100 -87 100 N
P 2 1 0 0 -87 100 -87 -100 N
P 2 1 0 0 -87 -100 137 -100 N
P 2 1 0 0 137 -100 137 100 N
X 1 1 -50 -150 100 U 40 40 1 1 P 
X 2 2 -50 150 100 D 40 40 1 1 P 
X 3 3 0 -150 100 U 40 40 1 1 P 
X 4 4 0 150 100 D 40 40 1 1 P 
X 5 5 50 -150 100 U 40 40 1 1 P 
X 6 6 50 150 100 D 40 40 1 1 P 
X 7 7 100 -150 100 U 40 40 1 1 P 
X 8 8 100 150 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MPU-9150
# Dev Prefix: 
# Gate count = 1
#
DEF mpu9150_MPU-9150 mpu9150 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MPU-9150
DRAW
P 2 1 0 0 -550 450 -550 -450 N
P 2 1 0 0 -550 -450 550 -450 N
P 2 1 0 0 550 -450 550 450 N
P 2 1 0 0 550 450 -550 450 N
X AD0 9 -50 -500 200 U 40 40 1 1 B 
X CLKIN 1 -600 250 200 R 40 40 1 1 B 
X CLKOUT22 22 -50 500 200 D 40 40 1 1 B 
X CPOUT 20 150 500 200 D 40 40 1 1 B 
X ES-CL 7 -250 -500 200 U 40 40 1 1 B 
X ES-DA 6 -600 -250 200 R 40 40 1 1 B 
X FSYNC 11 150 -500 200 U 40 40 1 1 B 
X GND 15 600 -50 200 L 40 40 1 1 B 
X GND17 17 600 150 200 L 40 40 1 1 B 
X GND18 18 600 250 200 L 40 40 1 1 B 
X INT 12 250 -500 200 U 40 40 1 1 B 
X REGOUT 10 50 -500 200 U 40 40 1 1 B 
X RESV2 2 -600 150 200 R 40 40 1 1 B 
X RESV4 4 -600 -50 200 R 40 40 1 1 B 
X RESV5 5 -600 -150 200 R 40 40 1 1 B 
X RESV14 14 600 -150 200 L 40 40 1 1 B 
X RESV16 16 600 50 200 L 40 40 1 1 B 
X RESV19 19 250 500 200 D 40 40 1 1 B 
X RESV21 21 50 500 200 D 40 40 1 1 B 
X SCL 23 -150 500 200 D 40 40 1 1 B 
X SDA 24 -250 500 200 D 40 40 1 1 B 
X VDD 3 -600 50 200 R 40 40 1 1 B 
X VDD13 13 600 -250 200 L 40 40 1 1 B 
X VLOGIC 8 -150 -500 200 U 40 40 1 1 B 
ENDDRAW
ENDDEF
# Device count = 4
#
# DEVSET Name: PINHD-1X12
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-1X12 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINHD12
F0 "JP" -160 400 50 H V L B
F1 "PINHD-1X12" -160 -512 50 H V L B
F2 "pinhead-1X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -125 -350 25 -350 N
P 2 1 0 0 25 -350 25 300 N
P 2 1 0 0 25 300 -125 300 N
P 2 1 0 0 -125 300 -125 -350 N
X 1 1 -50 250 100 R 40 40 1 1 P I
X 2 2 -50 200 100 R 40 40 1 1 P I
X 3 3 -50 150 100 R 40 40 1 1 P I
X 4 4 -50 100 100 R 40 40 1 1 P I
X 5 5 -50 50 100 R 40 40 1 1 P I
X 6 6 -50 0 100 R 40 40 1 1 P I
X 7 7 -50 -50 100 R 40 40 1 1 P I
X 8 8 -50 -100 100 R 40 40 1 1 P I
X 9 9 -50 -150 100 R 40 40 1 1 P I
X 10 10 -50 -200 100 R 40 40 1 1 P I
X 11 11 -50 -250 100 R 40 40 1 1 P I
X 12 12 -50 -300 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
DEF JP_PINHD-1X12 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINHD12
F0 "JP" -160 400 50 H V L B
F1 "PINHD-1X12" -160 -512 50 H V L B
F2 "pinhead-1X12/90" 0 150 50 H I C C
DRAW
P 2 1 0 0 -125 -350 25 -350 N
P 2 1 0 0 25 -350 25 300 N
P 2 1 0 0 25 300 -125 300 N
P 2 1 0 0 -125 300 -125 -350 N
X 1 1 -50 250 100 R 40 40 1 1 P I
X 2 2 -50 200 100 R 40 40 1 1 P I
X 3 3 -50 150 100 R 40 40 1 1 P I
X 4 4 -50 100 100 R 40 40 1 1 P I
X 5 5 -50 50 100 R 40 40 1 1 P I
X 6 6 -50 0 100 R 40 40 1 1 P I
X 7 7 -50 -50 100 R 40 40 1 1 P I
X 8 8 -50 -100 100 R 40 40 1 1 P I
X 9 9 -50 -150 100 R 40 40 1 1 P I
X 10 10 -50 -200 100 R 40 40 1 1 P I
X 11 11 -50 -250 100 R 40 40 1 1 P I
X 12 12 -50 -300 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: PINHD-2X3
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-2X3 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINH2X3
F0 "JP" -160 144 50 H V L B
F1 "PINHD-2X3" -160 -192 50 H V L B
F2 "pinhead-2X03" 0 150 50 H I C C
DRAW
P 2 1 0 0 -125 -100 175 -100 N
P 2 1 0 0 175 -100 175 100 N
P 2 1 0 0 175 100 -125 100 N
P 2 1 0 0 -125 100 -125 -100 N
X 1 1 -50 50 100 R 40 40 1 1 P I
X 2 2 100 50 100 L 40 40 1 1 P I
X 3 3 -50 0 100 R 40 40 1 1 P I
X 4 4 100 0 100 L 40 40 1 1 P I
X 5 5 -50 -50 100 R 40 40 1 1 P I
X 6 6 100 -50 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
DEF JP_PINHD-2X3 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINH2X3
F0 "JP" -160 144 50 H V L B
F1 "PINHD-2X3" -160 -192 50 H V L B
F2 "pinhead-2X03/90" 0 150 50 H I C C
DRAW
P 2 1 0 0 -125 -100 175 -100 N
P 2 1 0 0 175 -100 175 100 N
P 2 1 0 0 175 100 -125 100 N
P 2 1 0 0 -125 100 -125 -100 N
X 1 1 -50 50 100 R 40 40 1 1 P I
X 2 2 100 50 100 L 40 40 1 1 P I
X 3 3 -50 0 100 R 40 40 1 1 P I
X 4 4 100 0 100 L 40 40 1 1 P I
X 5 5 -50 -50 100 R 40 40 1 1 P I
X 6 6 100 -50 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: VCC
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_VCC P+ 0 1 N N 1 L N
# Gate Name: VCC
# Symbol Name: VCC
F0 "P+" 0 0 50 V V L B
F1 "VCC" -86 -64 50 V V L B
DRAW
P 2 1 0 0 25 -37 0 0 N
P 2 1 0 0 0 0 -25 -37 N
X VCC ~ 0 -50 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: GND
# Dev Prefix: SUPPLY
# Gate count = 1
#
DEF SUPPLY_GND SUPPLY 0 1 N N 1 L N
# Gate Name: GND
# Symbol Name: GND
F0 "SUPPLY" 0 0 50 H V L B
F1 "GND" -48 -80 50 H V L B
DRAW
P 2 1 0 0 -25 0 25 0 N
P 2 1 0 0 25 0 0 -25 N
P 2 1 0 0 0 -25 -25 0 N
X GND ~ 0 50 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MOLEX-47346-0001
# Dev Prefix: USB
# Gate count = 1
#
DEF USB_MOLEX-47346-0001 USB 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: MINI-USB
F0 "USB" -64 288 50 V V L B
F1 "MOLEX-47346-0001" 234 -192 50 V V L B
F2 "usb_con-update-MOLEX-47364-0001" 0 150 50 H I C C
DRAW
P 2 1 0 0 -50 125 -50 -125 N
A -25 -125 25 -1799 -901 1 1 0 N -50 -125 -25
P 2 1 0 0 -25 -150 0 -150 N
A 0 -175 25 -3230 -2701 1 1 0 N 19 -159 0
A 50 -137 37 -1430 -901 1 1 0 N 19 -159 50
P 2 1 0 0 50 -175 100 -175 N
A 100 -150 25 -899 -1 1 1 0 N 100 -175 125
P 2 1 0 0 125 -150 125 150 N
A -25 125 25 -2699 -1801 1 1 0 N -25 150 -50
P 2 1 0 0 -25 150 0 150 N
A 0 175 25 -898 -369 1 1 0 N 0 150 19
A 50 137 37 -2698 -2169 1 1 0 N 50 175 19
P 2 1 0 0 50 175 100 175 N
A 100 150 25 -3599 -2701 1 1 0 N 125 150 100
P 2 1 0 0 0 100 0 -100 N
P 2 1 0 0 0 -100 25 -125 N
P 2 1 0 0 25 -125 75 -125 N
P 2 1 0 0 75 -125 75 125 N
P 2 1 0 0 75 125 25 125 N
P 2 1 0 0 25 125 0 100 N
P 2 1 0 0 -50 200 150 200 N
P 2 1 0 0 150 200 150 -200 N
P 2 1 0 0 150 -200 -50 -200 N
X 1 1 -100 100 300 R 40 40 1 1 I 
X 2 2 -100 50 300 R 40 40 1 1 I 
X 3 3 -100 0 300 R 40 40 1 1 I 
X 4 4 -100 -50 300 R 40 40 1 1 I 
X 5 5 -100 -100 300 R 40 40 1 1 I 
X GND1 GND1 -25 -250 100 U 40 40 1 1 B 
X GND2 GND2 25 -250 100 U 40 40 1 1 B 
X GND3 GND3 75 -250 100 U 40 40 1 1 B 
X GND4 GND4 125 -250 100 U 40 40 1 1 B 
ENDDRAW
ENDDEF
#End Library
