// Seed: 3025156543
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  wire id_2;
  assign module_1.type_2 = 0;
  tri0 id_3;
  always $display;
  supply0 id_4;
  initial
    if (id_2) begin : LABEL_0
      @(posedge (1)) id_3 = 1'd0;
      begin : LABEL_0
        id_2 = id_4;
      end
    end else;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (id_8);
endmodule
