<stg><name>memcpy.omatrix.out_b</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="6">
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:3  %omatrix_offset_read = call i30 @_ssdm_op_Read.ap_fifo.i30P(i30* %omatrix_offset)

]]></Node>
<StgValue><ssdm name="omatrix_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6  %i_0_i_i_c_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %i_0_i_i_c)

]]></Node>
<StgValue><ssdm name="i_0_i_i_c_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
entry:7  %offset_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %i_0_i_i_c_read, i5 0)

]]></Node>
<StgValue><ssdm name="offset_i_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="6">
<![CDATA[
entry:8  %tmp_i_i_cast_i_i = zext i6 %offset_i_i_i to i31

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="30">
<![CDATA[
entry:9  %sext_cast_i_i = zext i30 %omatrix_offset_read to i31

]]></Node>
<StgValue><ssdm name="sext_cast_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:10  %sum_i_i = add i31 %tmp_i_i_cast_i_i, %sext_cast_i_i

]]></Node>
<StgValue><ssdm name="sum_i_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %omatrix, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i30* %omatrix_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str74, i32 0, i32 0, [1 x i8]* @p_str75, [1 x i8]* @p_str76, [1 x i8]* @p_str77, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str78, [1 x i8]* @p_str79)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %omatrix, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="31">
<![CDATA[
entry:11  %sum_cast_i_i = zext i31 %sum_i_i to i64

]]></Node>
<StgValue><ssdm name="sum_cast_i_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:12  %omatrix_addr = getelementptr i32* %omatrix, i64 %sum_cast_i_i

]]></Node>
<StgValue><ssdm name="omatrix_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13  %omatrix_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %omatrix_addr, i32 32)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %burst.wr.header.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.wr.header.i.i.i.i.i:0  %indvar_i_i_i_i_i = phi i6 [ 0, %entry ], [ %indvar_next_i_i_i_i_s, %burst.wr.body.i.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_i_i_i_i_i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header.i.i.i.i.i:1  %exitcond_i_i_i_i_i = icmp eq i6 %indvar_i_i_i_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i_i_i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header.i.i.i.i.i:2  %indvar_next_i_i_i_i_s = add i6 %indvar_i_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next_i_i_i_i_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header.i.i.i.i.i:3  br i1 %exitcond_i_i_i_i_i, label %.exit, label %burst.wr.body.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body.i.i.i.i.i:4  %newIndex4_i_i_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %indvar_i_i_i_i_i, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex4_i_i_i_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="2">
<![CDATA[
burst.wr.body.i.i.i.i.i:5  %newIndex5_i_i_i_i = zext i2 %newIndex4_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="newIndex5_i_i_i_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="6">
<![CDATA[
burst.wr.body.i.i.i.i.i:6  %tmp = trunc i6 %indvar_i_i_i_i_i to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:7  %out_buf_0_addr = getelementptr [2 x i32]* %out_buf_0, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:8  %out_buf_0_load = load i32* %out_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_0_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:9  %out_buf_1_addr = getelementptr [2 x i32]* %out_buf_1, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:10  %out_buf_1_load = load i32* %out_buf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_1_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:11  %out_buf_2_addr = getelementptr [2 x i32]* %out_buf_2, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:12  %out_buf_2_load = load i32* %out_buf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:13  %out_buf_3_addr = getelementptr [2 x i32]* %out_buf_3, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:14  %out_buf_3_load = load i32* %out_buf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_3_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:15  %out_buf_4_addr = getelementptr [2 x i32]* %out_buf_4, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:16  %out_buf_4_load = load i32* %out_buf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_4_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:17  %out_buf_5_addr = getelementptr [2 x i32]* %out_buf_5, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:18  %out_buf_5_load = load i32* %out_buf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_5_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:19  %out_buf_6_addr = getelementptr [2 x i32]* %out_buf_6, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:20  %out_buf_6_load = load i32* %out_buf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_6_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:21  %out_buf_7_addr = getelementptr [2 x i32]* %out_buf_7, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:22  %out_buf_7_load = load i32* %out_buf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_7_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:23  %out_buf_8_addr = getelementptr [2 x i32]* %out_buf_8, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_8_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:24  %out_buf_8_load = load i32* %out_buf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_8_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:25  %out_buf_9_addr = getelementptr [2 x i32]* %out_buf_9, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_9_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:26  %out_buf_9_load = load i32* %out_buf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_9_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:27  %out_buf_10_addr = getelementptr [2 x i32]* %out_buf_10, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_10_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:28  %out_buf_10_load = load i32* %out_buf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_10_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:29  %out_buf_11_addr = getelementptr [2 x i32]* %out_buf_11, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_11_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:30  %out_buf_11_load = load i32* %out_buf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_11_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:31  %out_buf_12_addr = getelementptr [2 x i32]* %out_buf_12, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_12_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:32  %out_buf_12_load = load i32* %out_buf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_12_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:33  %out_buf_13_addr = getelementptr [2 x i32]* %out_buf_13, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_13_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:34  %out_buf_13_load = load i32* %out_buf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_13_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:35  %out_buf_14_addr = getelementptr [2 x i32]* %out_buf_14, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_14_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:36  %out_buf_14_load = load i32* %out_buf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_14_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:37  %out_buf_15_addr = getelementptr [2 x i32]* %out_buf_15, i64 0, i64 %newIndex5_i_i_i_i

]]></Node>
<StgValue><ssdm name="out_buf_15_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:38  %out_buf_15_load = load i32* %out_buf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:8  %out_buf_0_load = load i32* %out_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_0_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:10  %out_buf_1_load = load i32* %out_buf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_1_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:12  %out_buf_2_load = load i32* %out_buf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_2_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:14  %out_buf_3_load = load i32* %out_buf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_3_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:16  %out_buf_4_load = load i32* %out_buf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_4_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:18  %out_buf_5_load = load i32* %out_buf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_5_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:20  %out_buf_6_load = load i32* %out_buf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_6_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:22  %out_buf_7_load = load i32* %out_buf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_7_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:24  %out_buf_8_load = load i32* %out_buf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_8_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:26  %out_buf_9_load = load i32* %out_buf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_9_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:28  %out_buf_10_load = load i32* %out_buf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_10_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:30  %out_buf_11_load = load i32* %out_buf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_11_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:32  %out_buf_12_load = load i32* %out_buf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_12_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:34  %out_buf_13_load = load i32* %out_buf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_13_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:36  %out_buf_14_load = load i32* %out_buf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_14_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1">
<![CDATA[
burst.wr.body.i.i.i.i.i:38  %out_buf_15_load = load i32* %out_buf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="out_buf_15_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
burst.wr.body.i.i.i.i.i:39  %tmp_i_i = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %out_buf_0_load, i32 %out_buf_1_load, i32 %out_buf_2_load, i32 %out_buf_3_load, i32 %out_buf_4_load, i32 %out_buf_5_load, i32 %out_buf_6_load, i32 %out_buf_7_load, i32 %out_buf_8_load, i32 %out_buf_9_load, i32 %out_buf_10_load, i32 %out_buf_11_load, i32 %out_buf_12_load, i32 %out_buf_13_load, i32 %out_buf_14_load, i32 %out_buf_15_load, i4 %tmp)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body.i.i.i.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body.i.i.i.i.i:1  %burstwrite_rbegin_i_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin_i_s"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body.i.i.i.i.i:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body.i.i.i.i.i:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_omatrix_OC) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body.i.i.i.i.i:40  call void @_ssdm_op_Write.m_axi.i32P(i32* %omatrix_addr, i32 %tmp_i_i, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body.i.i.i.i.i:41  %burstwrite_rend_i_i_s = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin_i_s) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend_i_i_s"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body.i.i.i.i.i:42  br label %burst.wr.header.i.i.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:0  %omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:0  %omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:0  %omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:0  %omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit:0  %omatrix_addr_i_i_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %omatrix_addr)

]]></Node>
<StgValue><ssdm name="omatrix_addr_i_i_wr_1"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
.exit:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
