INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add3bits
INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/pl_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serial_adder
INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/sh_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sh_reg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
