#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 11 14:33:50 2023
# Process ID: 17356
# Current directory: D:/School/cpu/proj_miniRV/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1972 D:\School\cpu\proj_miniRV\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/School/cpu/proj_miniRV/proj_single_cycle/vivado.log
# Journal file: D:/School/cpu/proj_miniRV/proj_single_cycle\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
reset_run IROM_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
export_ip_user_files -of_objects  [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/cpuclk_sim.v] -no_script -reset -force -quiet
remove_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/cpuclk_sim.v
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
save_wave_config {D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
run 10 us
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_miniRV/proj_single_cycle/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
run 10 us
run 10 us
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
generate_target all [get_files  D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 24
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
close_sim
