You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & indexing for FUSED operations.

⚠️ FUSION EXCLUSIONS (do NOT apply fusion rules to these):
- Reduction ops (sum, mean, softmax along axis)
- Atomic operations
- Irregular/data-dependent access patterns
- Cross-block dependencies

Key Principle:
- All fused ops share the SAME grid AND the SAME (offsets, mask) tuple
- Grid covers OUTPUT tensor dimensions

Hard Rules:
- Every fused op MUST use identical offset calculation
- Every fused op MUST use identical boundary mask
- If broadcast needed: explicit `[None, :]` or `[:, None]`, NOT different offsets
- Element-wise: 1D grid, single `offs = pid * BLOCK + tl.arange(0, BLOCK)`
- Matmul fusion: 2D grid, `offs_m/offs_n` shared by bias add & activation

Verification:
- Check: all tl.load/tl.store use same `offsets` variable
- Check: all masks derived from same boundary condition
- If ANY op needs different indexing → do NOT fuse, split kernel



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def conv3d_fused_tanh_sigmoid_kernel(
    x_ptr,            # float32[N, C_in, D_in, H_in, W_in]
    w_ptr,            # float32[OC, C_in, KD, KH, KW]
    conv_bias_ptr,    # float32[OC]
    scale_ptr,        # float32[OC, 1, 1, 1]  (per-channel scale)
    bias2_ptr,        # float32[OC, 1, 1, 1]  (per-channel multiplier)
    y_ptr,            # float32[N, OC, D_out, H_out, W_out]

    N, C_in,
    D_in, H_in, W_in,
    OC, KD, KH, KW,
    D_out, H_out, W_out,
    P,                # N * D_out * H_out * W_out

    stride_xn, stride_xc, stride_xd, stride_xh, stride_xw,
    stride_wn, stride_wc, stride_wd, stride_wh, stride_ww,
    stride_yn, stride_yc, stride_yd, stride_yh, stride_yw,
    scale_stride_c, bias2_stride_c,

    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
):
    pid_m = tl.program_id(0)  # over flattened output positions
    pid_n = tl.program_id(1)  # over output channels

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

    mask_m = offs_m < P
    mask_n = offs_n < OC

    # Decode flattened index offs_m -> (n_idx, od_idx, oh_idx, ow_idx)
    DHW_out = D_out * H_out * W_out
    HW_out = H_out * W_out

    n_idx = offs_m // DHW_out
    rem = offs_m % DHW_out
    od_idx = rem // HW_out
    rem2 = rem % HW_out
    oh_idx = rem2 // W_out
    ow_idx = rem2 % W_out

    # Base pointer offsets for input and output corresponding to (n, od, oh, ow)
    # For X: index [n_idx, :, od_idx + kd, oh_idx + kh, ow_idx + kw]
    x_base = (
        n_idx * stride_xn
        + od_idx * stride_xd
        + oh_idx * stride_xh
        + ow_idx * stride_xw
    )

    # Accumulator for convolution result
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Convolution loops: sum over input channels and kernel volume
    for ic in range(0, C_in):
        ic_offset = ic * stride_xc
        w_ic_offset = ic * stride_wc
        for kd in range(0, KD):
            kd_offset_x = kd * stride_xd
            kd_offset_w = kd * stride_wd
            for kh in range(0, KH):
                kh_offset_x = kh * stride_xh
                kh_offset_w = kh * stride_wh
                for kw in range(0, KW):
                    kw_offset_x = kw * stride_xw
                    kw_offset_w = kw * stride_ww

                    # X values: [BLOCK_M]
                    x_ptrs = x_ptr + x_base + ic_offset + kd_offset_x + kh_offset_x + kw_offset_x
                    x_vals = tl.load(x_ptrs, mask=mask_m, other=0.0)

                    # W values: [BLOCK_N] for current ic, kd, kh, kw, and oc range offs_n
                    w_ptrs = (
                        w_ptr
                        + offs_n * stride_wn
                        + w_ic_offset
                        + kd_offset_w
                        + kh_offset_w
                        + kw_offset_w
                    )
                    w_vals = tl.load(w_ptrs, mask=mask_n, other=0.0)

                    # Outer product accumulate
                    acc += x_vals[:, None] * w_vals[None, :]

    # Add convolution bias (per output channel)
    conv_b = tl.load(conv_bias_ptr + offs_n, mask=mask_n, other=0.0)
    acc += conv_b[None, :]

    # Apply per-channel scaling_factor: y = y * scale
    scale = tl.load(scale_ptr + offs_n * scale_stride_c, mask=mask_n, other=0.0)
    acc = acc * scale[None, :]

    # Tanh activation: tanh(x) = (e^{2x} - 1) / (e^{2x} + 1)
    two_x = acc * 2.0
    e2x = tl.exp(two_x)
    tanh_x = (e2x - 1.0) / (e2x + 1.0)

    # Multiply by bias parameter (per-channel): y = tanh(x) * bias
    bias2 = tl.load(bias2_ptr + offs_n * bias2_stride_c, mask=mask_n, other=0.0)
    tanh_x = tanh_x * bias2[None, :]

    # Sigmoid: σ(z) = 1 / (1 + e^{-z})
    neg = -tanh_x
    exp_neg = tl.exp(neg)
    sig = 1.0 / (1.0 + exp_neg)

    # Store result back to y[n, oc, od, oh, ow]
    y_base = (
        n_idx * stride_yn
        + od_idx * stride_yd
        + oh_idx * stride_yh
        + ow_idx * stride_yw
    )

    y_ptrs = y_ptr + y_base[:, None] + offs_n[None, :] * stride_yc
    tl.store(y_ptrs, sig, mask=mask_m[:, None] & mask_n[None, :])


def fused_conv3d_scaled_tanh_sigmoid(x, weight, conv_bias, scale, bias2):
    """
    x:        [N, C_in, D_in, H_in, W_in]
    weight:   [OC, C_in, KD, KH, KW]
    conv_bias:[OC]
    scale:    [OC, 1, 1, 1]
    bias2:    [OC, 1, 1, 1]
    """
    assert x.is_cuda, "Input must be on CUDA device for Triton kernel."
    assert weight.is_cuda and conv_bias.is_cuda and scale.is_cuda and bias2.is_cuda

    N, C_in, D_in, H_in, W_in = x.shape
    OC, C_in_w, KD, KH, KW = weight.shape
    assert C_in == C_in_w, "Input channels mismatch between x and weight."

    # Stride=1, padding=0, dilation=1
    D_out = D_in - KD + 1
    H_out = H_in - KH + 1
    W_out = W_in - KW + 1
    assert D_out > 0 and H_out > 0 and W_out > 0

    y = torch.empty((N, OC, D_out, H_out, W_out), device=x.device, dtype=x.dtype)

    P = N * D_out * H_out * W_out

    BLOCK_M = 32  # power of 2
    BLOCK_N = 32  # power of 2

    grid = (
        triton.cdiv(P, BLOCK_M),
        triton.cdiv(OC, BLOCK_N),
    )

    conv3d_fused_tanh_sigmoid_kernel[grid](
        x,
        weight,
        conv_bias,
        scale,
        bias2,
        y,
        N, C_in,
        D_in, H_in, W_in,
        OC, KD, KH, KW,
        D_out, H_out, W_out,
        P,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3), x.stride(4),
        weight.stride(0), weight.stride(1), weight.stride(2), weight.stride(3), weight.stride(4),
        y.stride(0), y.stride(1), y.stride(2), y.stride(3), y.stride(4),
        scale.stride(0), bias2.stride(0),
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-based implementation of:
        Conv3d -> * scaling_factor -> tanh -> * bias -> sigmoid
    """
    def __init__(self, in_channels, out_channels, kernel_size, scaling_factor, bias_shape):
        super(ModelNew, self).__init__()
        # Use nn.Conv3d as parameter container (same as original model)
        self.conv = nn.Conv3d(in_channels, out_channels, kernel_size)

        # Per-channel scaling_factor and bias (same shape as in original model)
        self.scaling_factor = nn.Parameter(torch.randn(bias_shape))
        self.bias = nn.Parameter(torch.randn(bias_shape))

    def forward(self, x):
        # Ensure parameters are on same device as x
        self.conv.to(x.device)
        self.scaling_factor.data = self.scaling_factor.data.to(x.device)
        self.bias.data = self.bias.data.to(x.device)

        return fused_conv3d_scaled_tanh_sigmoid(
            x,
            self.conv.weight,
            self.conv.bias,
            self.scaling_factor,
            self.bias,
        )
```

[NCU PROFILING METRICS]
{
  "conv3d_fused_tanh_sigmoid_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 65.81,
    "launch__grid_size": 215264,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 41.37,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 7.18,
    "lts__t_sector_hit_rate.pct": 92.95
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
