Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net5_1)

SOURCE (6,3)  Class: 20  
  OPIN (6,3)  Pin: 20  
 CHANX (6,3)  Track: 7  
 CHANY (6,3)  Track: 7  
 CHANX (7,2)  Track: 7  
  IPIN (7,3)  Pin: 11  
  SINK (7,3)  Class: 11  


Net 1 (net4_1)

SOURCE (13,0)  Pad: 7  
  OPIN (13,0)  Pad: 7  
 CHANX (13,0)  Track: 15  
 CHANX (12,0)  Track: 15  
 CHANX (11,0)  Track: 15  
 CHANX (10,0)  Track: 15  
 CHANY (9,1)  Track: 15  
 CHANY (9,2)  Track: 15  
 CHANX (9,2)  Track: 15  
 CHANX (8,2)  Track: 15  
 CHANX (7,2)  Track: 15  
  IPIN (7,3)  Pin: 12  
  SINK (7,3)  Class: 12  


Net 2 (net6_1)

SOURCE (7,3)  Class: 20  
  OPIN (7,3)  Pin: 20  
 CHANX (7,3)  Track: 10  
 CHANY (6,3)  Track: 10  
 CHANY (6,2)  Track: 10  
 CHANX (7,1)  Track: 10  
  IPIN (7,2)  Pin: 11  
  SINK (7,2)  Class: 11  


Net 3 (net10_1)

SOURCE (7,4)  Class: 20  
  OPIN (7,4)  Pin: 20  
 CHANX (7,4)  Track: 16  
 CHANY (6,4)  Track: 16  
 CHANY (6,3)  Track: 16  
  IPIN (6,3)  Pin: 6  
  SINK (6,3)  Class: 6  


Net 4 (net8_1)

SOURCE (10,1)  Class: 23  
  OPIN (10,1)  Pin: 23  
 CHANY (10,1)  Track: 16  
 CHANX (10,1)  Track: 16  
 CHANX (9,1)  Track: 16  
 CHANX (8,1)  Track: 16  
 CHANX (7,1)  Track: 16  
 CHANX (6,1)  Track: 16  
  IPIN (6,2)  Pin: 12  
  SINK (6,2)  Class: 12  
 CHANX (6,1)  Track: 16  
 CHANY (6,2)  Track: 16  
 CHANX (6,2)  Track: 16  
  IPIN (6,3)  Pin: 12  
  SINK (6,3)  Class: 12  


Net 5 (fbout_1_1)

SOURCE (7,2)  Class: 20  
  OPIN (7,2)  Pin: 20  
 CHANX (7,2)  Track: 12  
 CHANY (7,2)  Track: 12  
  IPIN (7,2)  Pin: 6  
  SINK (7,2)  Class: 6  


Net 6 (net3_1)

SOURCE (7,1)  Class: 20  
  OPIN (7,1)  Pin: 20  
 CHANX (7,1)  Track: 15  
  IPIN (7,2)  Pin: 12  
  SINK (7,2)  Class: 12  
 CHANX (7,1)  Track: 15  
 CHANX (8,1)  Track: 15  
 CHANX (9,1)  Track: 15  
 CHANX (10,1)  Track: 15  
 CHANX (11,1)  Track: 15  
 CHANX (12,1)  Track: 15  
 CHANX (13,1)  Track: 15  
 CHANY (13,1)  Track: 15  
  IPIN (14,1)  Pin: 0  
  SINK (14,1)  Class: 0  


Net 7 (net1_1)

SOURCE (6,2)  Class: 20  
  OPIN (6,2)  Pin: 20  
 CHANX (6,2)  Track: 7  
 CHANY (6,2)  Track: 7  
 CHANY (6,1)  Track: 7  
 CHANX (7,0)  Track: 7  
  IPIN (7,1)  Pin: 11  
  SINK (7,1)  Class: 11  


Net 8 (net2_1)

SOURCE (13,0)  Pad: 4  
  OPIN (13,0)  Pad: 4  
 CHANX (13,0)  Track: 13  
 CHANX (12,0)  Track: 13  
 CHANX (11,0)  Track: 13  
 CHANX (10,0)  Track: 13  
 CHANX (9,0)  Track: 13  
 CHANX (8,0)  Track: 13  
 CHANX (7,0)  Track: 13  
  IPIN (7,1)  Pin: 12  
  SINK (7,1)  Class: 12  


Net 9 (net12_1)

SOURCE (6,1)  Class: 20  
  OPIN (6,1)  Pin: 20  
 CHANX (6,1)  Track: 6  
 CHANY (6,2)  Track: 6  
  IPIN (6,2)  Pin: 6  
  SINK (6,2)  Class: 6  


Net 10 (net11_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (7,0)  Track: 15  
 CHANY (6,1)  Track: 15  
  IPIN (6,1)  Pin: 6  
  SINK (6,1)  Class: 6  


Net 11 (net9_1)

SOURCE (9,0)  Pad: 7  
  OPIN (9,0)  Pad: 7  
 CHANX (9,0)  Track: 14  
 CHANX (8,0)  Track: 14  
 CHANY (7,1)  Track: 14  
 CHANY (7,2)  Track: 14  
 CHANY (7,3)  Track: 14  
 CHANY (7,4)  Track: 14  
  IPIN (7,4)  Pin: 6  
  SINK (7,4)  Class: 6  


Net 12 (vcc): global net connecting:

Block vcc (#10) at (7, 0), Pin class 16.
Block net8_1 (#7) at (10, 1), Pin class 11.


Net 13 (out_mite_adc)

SOURCE (14,1)  Class: 16  
  OPIN (14,1)  Pin: 16  
 CHANY (13,1)  Track: 16  
 CHANX (13,0)  Track: 16  
 CHANX (12,0)  Track: 16  
 CHANX (11,0)  Track: 16  
 CHANX (10,0)  Track: 16  
 CHANX (9,0)  Track: 16  
 CHANX (8,0)  Track: 16  
 CHANX (7,0)  Track: 16  
  IPIN (7,0)  Pad: 0  
  SINK (7,0)  Pad: 0  
