
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094b8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08009698  08009698  0000a698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a44  08009a44  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a44  08009a44  0000aa44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a4c  08009a4c  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a4c  08009a4c  0000aa4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a50  08009a50  0000aa50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009a54  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  08009ab0  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  08009ab0  0000b844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba76  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cd4  00000000  00000000  00026b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  0002a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001153  00000000  00000000  0002be50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2b0  00000000  00000000  0002cfa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd50  00000000  00000000  00057253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001131c7  00000000  00000000  00073fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018716a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063ec  00000000  00000000  001871b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0018d59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009680 	.word	0x08009680

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08009680 	.word	0x08009680

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <start_adc>:


uint32_t data_adc;

uint32_t start_adc()
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000610:	217f      	movs	r1, #127	@ 0x7f
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <start_adc+0x20>)
 8000614:	f002 ff10 	bl	8003438 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8000618:	4804      	ldr	r0, [pc, #16]	@ (800062c <start_adc+0x20>)
 800061a:	f002 f893 	bl	8002744 <HAL_ADC_Start>


	//data_adc = HAL_ADC_GetValue(&hadc1);
	return HAL_ADC_GetValue(&hadc1);
 800061e:	4803      	ldr	r0, [pc, #12]	@ (800062c <start_adc+0x20>)
 8000620:	f002 f974 	bl	800290c <HAL_ADC_GetValue>
 8000624:	4603      	mov	r3, r0

}
 8000626:	4618      	mov	r0, r3
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000078 	.word	0x20000078

08000630 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08c      	sub	sp, #48	@ 0x30
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2220      	movs	r2, #32
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f008 fb9b 	bl	8008d84 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800064e:	4b32      	ldr	r3, [pc, #200]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000650:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000654:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000656:	4b30      	ldr	r3, [pc, #192]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000658:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800065c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800065e:	4b2e      	ldr	r3, [pc, #184]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000664:	4b2c      	ldr	r3, [pc, #176]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800066a:	4b2b      	ldr	r3, [pc, #172]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000670:	4b29      	ldr	r3, [pc, #164]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000672:	2200      	movs	r2, #0
 8000674:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000676:	4b28      	ldr	r3, [pc, #160]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000678:	2204      	movs	r2, #4
 800067a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800067c:	4b26      	ldr	r3, [pc, #152]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800067e:	2200      	movs	r2, #0
 8000680:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000682:	4b25      	ldr	r3, [pc, #148]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000684:	2200      	movs	r2, #0
 8000686:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000688:	4b23      	ldr	r3, [pc, #140]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800068a:	2201      	movs	r2, #1
 800068c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800068e:	4b22      	ldr	r3, [pc, #136]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000690:	2200      	movs	r2, #0
 8000692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000696:	4b20      	ldr	r3, [pc, #128]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800069c:	4b1e      	ldr	r3, [pc, #120]	@ (8000718 <MX_ADC1_Init+0xe8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006b0:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b8:	4817      	ldr	r0, [pc, #92]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006ba:	f001 fe87 	bl	80023cc <HAL_ADC_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006c4:	f000 fb00 	bl	8000cc8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006c8:	2300      	movs	r3, #0
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d0:	4619      	mov	r1, r3
 80006d2:	4811      	ldr	r0, [pc, #68]	@ (8000718 <MX_ADC1_Init+0xe8>)
 80006d4:	f002 ff12 	bl	80034fc <HAL_ADCEx_MultiModeConfigChannel>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006de:	f000 faf3 	bl	8000cc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_ADC1_Init+0xec>)
 80006e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006e6:	2306      	movs	r3, #6
 80006e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ee:	237f      	movs	r3, #127	@ 0x7f
 80006f0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006f2:	2304      	movs	r3, #4
 80006f4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4619      	mov	r1, r3
 80006fe:	4806      	ldr	r0, [pc, #24]	@ (8000718 <MX_ADC1_Init+0xe8>)
 8000700:	f002 f912 	bl	8002928 <HAL_ADC_ConfigChannel>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800070a:	f000 fadd 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	3730      	adds	r7, #48	@ 0x30
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000078 	.word	0x20000078
 800071c:	21800100 	.word	0x21800100

08000720 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2220      	movs	r2, #32
 800072a:	2100      	movs	r1, #0
 800072c:	4618      	mov	r0, r3
 800072e:	f008 fb29 	bl	8008d84 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000732:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000734:	4a2b      	ldr	r2, [pc, #172]	@ (80007e4 <MX_ADC2_Init+0xc4>)
 8000736:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000738:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800073a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800073e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800075a:	2204      	movs	r2, #4
 800075c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000760:	2200      	movs	r2, #0
 8000762:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800076a:	4b1d      	ldr	r3, [pc, #116]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800076c:	2201      	movs	r2, #1
 800076e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000772:	2200      	movs	r2, #0
 8000774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000778:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800077a:	2200      	movs	r2, #0
 800077c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077e:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000780:	2200      	movs	r2, #0
 8000782:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000784:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000786:	2200      	movs	r2, #0
 8000788:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800078c:	4b14      	ldr	r3, [pc, #80]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800078e:	2200      	movs	r2, #0
 8000790:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800079a:	4811      	ldr	r0, [pc, #68]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 800079c:	f001 fe16 	bl	80023cc <HAL_ADC_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007a6:	f000 fa8f 	bl	8000cc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_ADC2_Init+0xc8>)
 80007ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ae:	2306      	movs	r3, #6
 80007b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b6:	237f      	movs	r3, #127	@ 0x7f
 80007b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ba:	2304      	movs	r3, #4
 80007bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007c2:	463b      	mov	r3, r7
 80007c4:	4619      	mov	r1, r3
 80007c6:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <MX_ADC2_Init+0xc0>)
 80007c8:	f002 f8ae 	bl	8002928 <HAL_ADC_ConfigChannel>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007d2:	f000 fa79 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	3720      	adds	r7, #32
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	200000e4 	.word	0x200000e4
 80007e4:	50000100 	.word	0x50000100
 80007e8:	19200040 	.word	0x19200040

080007ec <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b0a4      	sub	sp, #144	@ 0x90
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	2254      	movs	r2, #84	@ 0x54
 800080a:	2100      	movs	r1, #0
 800080c:	4618      	mov	r0, r3
 800080e:	f008 fab9 	bl	8008d84 <memset>
  if(adcHandle->Instance==ADC1)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800081a:	d174      	bne.n	8000906 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800081c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000820:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000822:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000826:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000828:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800082c:	4618      	mov	r0, r3
 800082e:	f004 f8f9 	bl	8004a24 <HAL_RCCEx_PeriphCLKConfig>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000838:	f000 fa46 	bl	8000cc8 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800083c:	4b63      	ldr	r3, [pc, #396]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	3301      	adds	r3, #1
 8000842:	4a62      	ldr	r2, [pc, #392]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000844:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000846:	4b61      	ldr	r3, [pc, #388]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d10b      	bne.n	8000866 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800084e:	4b60      	ldr	r3, [pc, #384]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	4a5f      	ldr	r2, [pc, #380]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000854:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085a:	4b5d      	ldr	r3, [pc, #372]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000862:	627b      	str	r3, [r7, #36]	@ 0x24
 8000864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	4b5a      	ldr	r3, [pc, #360]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	4a59      	ldr	r2, [pc, #356]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000872:	4b57      	ldr	r3, [pc, #348]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	623b      	str	r3, [r7, #32]
 800087c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b54      	ldr	r3, [pc, #336]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	4a53      	ldr	r2, [pc, #332]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088a:	4b51      	ldr	r3, [pc, #324]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	61fb      	str	r3, [r7, #28]
 8000894:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	4b4e      	ldr	r3, [pc, #312]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a4d      	ldr	r2, [pc, #308]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800089c:	f043 0302 	orr.w	r3, r3, #2
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b4b      	ldr	r3, [pc, #300]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	61bb      	str	r3, [r7, #24]
 80008ac:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80008ae:	2304      	movs	r3, #4
 80008b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b2:	2303      	movs	r3, #3
 80008b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008c2:	4619      	mov	r1, r3
 80008c4:	4843      	ldr	r0, [pc, #268]	@ (80009d4 <HAL_ADC_MspInit+0x1e8>)
 80008c6:	f003 f8c1 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008ca:	2302      	movs	r3, #2
 80008cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ce:	2303      	movs	r3, #3
 80008d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008de:	4619      	mov	r1, r3
 80008e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e4:	f003 f8b2 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008e8:	2303      	movs	r3, #3
 80008ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ec:	2303      	movs	r3, #3
 80008ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008fc:	4619      	mov	r1, r3
 80008fe:	4836      	ldr	r0, [pc, #216]	@ (80009d8 <HAL_ADC_MspInit+0x1ec>)
 8000900:	f003 f8a4 	bl	8003a4c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000904:	e05e      	b.n	80009c4 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a34      	ldr	r2, [pc, #208]	@ (80009dc <HAL_ADC_MspInit+0x1f0>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d159      	bne.n	80009c4 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000916:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800091a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800091c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000920:	4618      	mov	r0, r3
 8000922:	f004 f87f 	bl	8004a24 <HAL_RCCEx_PeriphCLKConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 800092c:	f000 f9cc 	bl	8000cc8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000930:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3301      	adds	r3, #1
 8000936:	4a25      	ldr	r2, [pc, #148]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 8000938:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800093a:	4b24      	ldr	r3, [pc, #144]	@ (80009cc <HAL_ADC_MspInit+0x1e0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d10b      	bne.n	800095a <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000942:	4b23      	ldr	r3, [pc, #140]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	4a22      	ldr	r2, [pc, #136]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000948:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800094c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094e:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000960:	f043 0304 	orr.w	r3, r3, #4
 8000964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096a:	f003 0304 	and.w	r3, r3, #4
 800096e:	613b      	str	r3, [r7, #16]
 8000970:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000976:	4a16      	ldr	r2, [pc, #88]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097e:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <HAL_ADC_MspInit+0x1e4>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800098a:	230b      	movs	r3, #11
 800098c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800098e:	2303      	movs	r3, #3
 8000990:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800099e:	4619      	mov	r1, r3
 80009a0:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <HAL_ADC_MspInit+0x1e8>)
 80009a2:	f003 f853 	bl	8003a4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80009a6:	2301      	movs	r3, #1
 80009a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009aa:	2303      	movs	r3, #3
 80009ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80009ba:	4619      	mov	r1, r3
 80009bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c0:	f003 f844 	bl	8003a4c <HAL_GPIO_Init>
}
 80009c4:	bf00      	nop
 80009c6:	3790      	adds	r7, #144	@ 0x90
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000150 	.word	0x20000150
 80009d0:	40021000 	.word	0x40021000
 80009d4:	48000800 	.word	0x48000800
 80009d8:	48000400 	.word	0x48000400
 80009dc:	50000100 	.word	0x50000100

080009e0 <init_device>:


extern h_shell_t hshell1;


void init_device(void){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <init_device+0x2c>)
 80009e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <init_device+0x30>)
 80009e8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <init_device+0x2c>)
 80009ee:	4a09      	ldr	r2, [pc, #36]	@ (8000a14 <init_device+0x34>)
 80009f0:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009f4:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <init_device+0x2c>)
 80009f6:	f001 f8b3 	bl	8001b60 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009fa:	2201      	movs	r2, #1
 80009fc:	4906      	ldr	r1, [pc, #24]	@ (8000a18 <init_device+0x38>)
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <init_device+0x3c>)
 8000a00:	f006 f896 	bl	8006b30 <HAL_UART_Receive_IT>


	// LED
	led_init();
 8000a04:	f000 fe14 	bl	8001630 <led_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20000368 	.word	0x20000368
 8000a10:	08000a21 	.word	0x08000a21
 8000a14:	08000a4d 	.word	0x08000a4d
 8000a18:	20000154 	.word	0x20000154
 8000a1c:	20000240 	.word	0x20000240

08000a20 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a2c:	887a      	ldrh	r2, [r7, #2]
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	6879      	ldr	r1, [r7, #4]
 8000a34:	4804      	ldr	r0, [pc, #16]	@ (8000a48 <shell_uart2_transmit+0x28>)
 8000a36:	f005 ffed 	bl	8006a14 <HAL_UART_Transmit>
	return size;
 8000a3a:	887b      	ldrh	r3, [r7, #2]
 8000a3c:	b2db      	uxtb	r3, r3
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000240 	.word	0x20000240

08000a4c <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <shell_uart2_receive+0x24>)
 8000a5a:	781a      	ldrb	r2, [r3, #0]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a60:	2301      	movs	r3, #1
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	20000154 	.word	0x20000154

08000a74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a07      	ldr	r2, [pc, #28]	@ (8000aa0 <HAL_UART_RxCpltCallback+0x2c>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d107      	bne.n	8000a96 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000a86:	2201      	movs	r2, #1
 8000a88:	4906      	ldr	r1, [pc, #24]	@ (8000aa4 <HAL_UART_RxCpltCallback+0x30>)
 8000a8a:	4807      	ldr	r0, [pc, #28]	@ (8000aa8 <HAL_UART_RxCpltCallback+0x34>)
 8000a8c:	f006 f850 	bl	8006b30 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000a90:	4806      	ldr	r0, [pc, #24]	@ (8000aac <HAL_UART_RxCpltCallback+0x38>)
 8000a92:	f001 f985 	bl	8001da0 <shell_run>
	}
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40004400 	.word	0x40004400
 8000aa4:	20000154 	.word	0x20000154
 8000aa8:	20000240 	.word	0x20000240
 8000aac:	20000368 	.word	0x20000368

08000ab0 <loop>:

void loop(){
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0


}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	@ 0x28
 8000ac4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000adc:	f043 0304 	orr.w	r3, r3, #4
 8000ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae2:	4b3c      	ldr	r3, [pc, #240]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	f003 0304 	and.w	r3, r3, #4
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000aee:	4b39      	ldr	r3, [pc, #228]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	4a38      	ldr	r2, [pc, #224]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000af4:	f043 0320 	orr.w	r3, r3, #32
 8000af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afa:	4b36      	ldr	r3, [pc, #216]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afe:	f003 0320 	and.w	r3, r3, #32
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	4b33      	ldr	r3, [pc, #204]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	4a32      	ldr	r2, [pc, #200]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b12:	4b30      	ldr	r3, [pc, #192]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a2c      	ldr	r2, [pc, #176]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b24:	f043 0302 	orr.w	r3, r3, #2
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b36:	4b27      	ldr	r3, [pc, #156]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4a26      	ldr	r2, [pc, #152]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b3c:	f043 0308 	orr.w	r3, r3, #8
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4b24      	ldr	r3, [pc, #144]	@ (8000bd4 <MX_GPIO_Init+0x114>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0308 	and.w	r3, r3, #8
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2120      	movs	r1, #32
 8000b52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b56:	f003 f8fb 	bl	8003d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2104      	movs	r1, #4
 8000b5e:	481e      	ldr	r0, [pc, #120]	@ (8000bd8 <MX_GPIO_Init+0x118>)
 8000b60:	f003 f8f6 	bl	8003d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4818      	ldr	r0, [pc, #96]	@ (8000bdc <MX_GPIO_Init+0x11c>)
 8000b7c:	f002 ff66 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000b80:	2320      	movs	r3, #32
 8000b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b84:	2301      	movs	r3, #1
 8000b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4619      	mov	r1, r3
 8000b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9a:	f002 ff57 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000b9e:	2304      	movs	r3, #4
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2300      	movs	r3, #0
 8000bac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4808      	ldr	r0, [pc, #32]	@ (8000bd8 <MX_GPIO_Init+0x118>)
 8000bb6:	f002 ff49 	bl	8003a4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2028      	movs	r0, #40	@ 0x28
 8000bc0:	f002 fe5c 	bl	800387c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bc4:	2028      	movs	r0, #40	@ 0x28
 8000bc6:	f002 fe73 	bl	80038b0 <HAL_NVIC_EnableIRQ>

}
 8000bca:	bf00      	nop
 8000bcc:	3728      	adds	r7, #40	@ 0x28
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	48000c00 	.word	0x48000c00
 8000bdc:	48000800 	.word	0x48000800

08000be0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000be4:	f001 f989 	bl	8001efa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000be8:	f000 f813 	bl	8000c12 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bec:	f7ff ff68 	bl	8000ac0 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000bf0:	f7ff fd96 	bl	8000720 <MX_ADC2_Init>
	MX_ADC1_Init();
 8000bf4:	f7ff fd1c 	bl	8000630 <MX_ADC1_Init>
	MX_TIM1_Init();
 8000bf8:	f000 f990 	bl	8000f1c <MX_TIM1_Init>
	MX_TIM3_Init();
 8000bfc:	f000 fa3c 	bl	8001078 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000c00:	f000 fb70 	bl	80012e4 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000c04:	f000 fbba 	bl	800137c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_device();
 8000c08:	f7ff feea 	bl	80009e0 <init_device>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		loop();
 8000c0c:	f7ff ff50 	bl	8000ab0 <loop>
 8000c10:	e7fc      	b.n	8000c0c <main+0x2c>

08000c12 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b094      	sub	sp, #80	@ 0x50
 8000c16:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c18:	f107 0318 	add.w	r3, r7, #24
 8000c1c:	2238      	movs	r2, #56	@ 0x38
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f008 f8af 	bl	8008d84 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f003 f8e1 	bl	8003dfc <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c42:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c44:	2302      	movs	r3, #2
 8000c46:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c4c:	2306      	movs	r3, #6
 8000c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c50:	2355      	movs	r3, #85	@ 0x55
 8000c52:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c54:	2302      	movs	r3, #2
 8000c56:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c60:	f107 0318 	add.w	r3, r7, #24
 8000c64:	4618      	mov	r0, r3
 8000c66:	f003 f97d 	bl	8003f64 <HAL_RCC_OscConfig>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000c70:	f000 f82a 	bl	8000cc8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c74:	230f      	movs	r3, #15
 8000c76:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2104      	movs	r1, #4
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f003 fc7b 	bl	8004588 <HAL_RCC_ClockConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000c98:	f000 f816 	bl	8000cc8 <Error_Handler>
	}
}
 8000c9c:	bf00      	nop
 8000c9e:	3750      	adds	r7, #80	@ 0x50
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d101      	bne.n	8000cba <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000cb6:	f001 f939 	bl	8001f2c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40001000 	.word	0x40001000

08000cc8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ccc:	b672      	cpsid	i
}
 8000cce:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <Error_Handler+0x8>

08000cd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cda:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cde:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <HAL_MspInit+0x44>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <HAL_MspInit+0x44>)
 8000ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf6:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <HAL_MspInit+0x44>)
 8000cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_MspInit+0x44>)
 8000d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d0a:	f003 f91b 	bl	8003f44 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000

08000d1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	@ 0x30
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000de0 <HAL_InitTick+0xc4>)
 8000d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d30:	4a2b      	ldr	r2, [pc, #172]	@ (8000de0 <HAL_InitTick+0xc4>)
 8000d32:	f043 0310 	orr.w	r3, r3, #16
 8000d36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d38:	4b29      	ldr	r3, [pc, #164]	@ (8000de0 <HAL_InitTick+0xc4>)
 8000d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d3c:	f003 0310 	and.w	r3, r3, #16
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d44:	f107 020c 	add.w	r2, r7, #12
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 fdf0 	bl	8004934 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d54:	f003 fdc2 	bl	80048dc <HAL_RCC_GetPCLK1Freq>
 8000d58:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d5c:	4a21      	ldr	r2, [pc, #132]	@ (8000de4 <HAL_InitTick+0xc8>)
 8000d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d62:	0c9b      	lsrs	r3, r3, #18
 8000d64:	3b01      	subs	r3, #1
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d68:	4b1f      	ldr	r3, [pc, #124]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d6a:	4a20      	ldr	r2, [pc, #128]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d6c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d76:	4a1c      	ldr	r2, [pc, #112]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d82:	4b19      	ldr	r3, [pc, #100]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000d88:	4817      	ldr	r0, [pc, #92]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d8a:	f004 f899 	bl	8004ec0 <HAL_TIM_Base_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d11b      	bne.n	8000dd4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d9c:	4812      	ldr	r0, [pc, #72]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d9e:	f004 f8f1 	bl	8004f84 <HAL_TIM_Base_Start_IT>
 8000da2:	4603      	mov	r3, r0
 8000da4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000da8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d111      	bne.n	8000dd4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000db0:	2036      	movs	r0, #54	@ 0x36
 8000db2:	f002 fd7d 	bl	80038b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b0f      	cmp	r3, #15
 8000dba:	d808      	bhi.n	8000dce <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	6879      	ldr	r1, [r7, #4]
 8000dc0:	2036      	movs	r0, #54	@ 0x36
 8000dc2:	f002 fd5b 	bl	800387c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000df0 <HAL_InitTick+0xd4>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	e002      	b.n	8000dd4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3730      	adds	r7, #48	@ 0x30
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40021000 	.word	0x40021000
 8000de4:	431bde83 	.word	0x431bde83
 8000de8:	20000158 	.word	0x20000158
 8000dec:	40001000 	.word	0x40001000
 8000df0:	20000004 	.word	0x20000004

08000df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <NMI_Handler+0x4>

08000dfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <HardFault_Handler+0x4>

08000e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <MemManage_Handler+0x4>

08000e0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <BusFault_Handler+0x4>

08000e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <UsageFault_Handler+0x4>

08000e1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <USART2_IRQHandler+0x10>)
 8000e5a:	f005 feb5 	bl	8006bc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000240 	.word	0x20000240

08000e68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e70:	f002 ffa0 	bl	8003db4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <TIM6_DAC_IRQHandler+0x10>)
 8000e7e:	f004 faff 	bl	8005480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000158 	.word	0x20000158

08000e8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e94:	4a14      	ldr	r2, [pc, #80]	@ (8000ee8 <_sbrk+0x5c>)
 8000e96:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <_sbrk+0x60>)
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea0:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <_sbrk+0x64>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d102      	bne.n	8000eae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <_sbrk+0x64>)
 8000eaa:	4a12      	ldr	r2, [pc, #72]	@ (8000ef4 <_sbrk+0x68>)
 8000eac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <_sbrk+0x64>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d207      	bcs.n	8000ecc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ebc:	f007 ff6a 	bl	8008d94 <__errno>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	220c      	movs	r2, #12
 8000ec4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eca:	e009      	b.n	8000ee0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <_sbrk+0x64>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ed2:	4b07      	ldr	r3, [pc, #28]	@ (8000ef0 <_sbrk+0x64>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4413      	add	r3, r2
 8000eda:	4a05      	ldr	r2, [pc, #20]	@ (8000ef0 <_sbrk+0x64>)
 8000edc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ede:	68fb      	ldr	r3, [r7, #12]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3718      	adds	r7, #24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20020000 	.word	0x20020000
 8000eec:	00000400 	.word	0x00000400
 8000ef0:	200001a4 	.word	0x200001a4
 8000ef4:	20000848 	.word	0x20000848

08000ef8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000efc:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <SystemInit+0x20>)
 8000efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f02:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <SystemInit+0x20>)
 8000f04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b098      	sub	sp, #96	@ 0x60
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f22:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]
 8000f3e:	615a      	str	r2, [r3, #20]
 8000f40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2234      	movs	r2, #52	@ 0x34
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f007 ff1b 	bl	8008d84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f4e:	4b48      	ldr	r3, [pc, #288]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f50:	4a48      	ldr	r2, [pc, #288]	@ (8001074 <MX_TIM1_Init+0x158>)
 8000f52:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 8000f54:	4b46      	ldr	r3, [pc, #280]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f56:	2203      	movs	r2, #3
 8000f58:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f5a:	4b45      	ldr	r3, [pc, #276]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1061;
 8000f60:	4b43      	ldr	r3, [pc, #268]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f62:	f240 4225 	movw	r2, #1061	@ 0x425
 8000f66:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f68:	4b41      	ldr	r3, [pc, #260]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f6e:	4b40      	ldr	r3, [pc, #256]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f74:	4b3e      	ldr	r3, [pc, #248]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f76:	2280      	movs	r2, #128	@ 0x80
 8000f78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f7a:	483d      	ldr	r0, [pc, #244]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f7c:	f004 f87a 	bl	8005074 <HAL_TIM_PWM_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000f86:	f7ff fe9f 	bl	8000cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4834      	ldr	r0, [pc, #208]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000f9e:	f005 fb41 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fa8:	f7ff fe8e 	bl	8000cc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fac:	2360      	movs	r3, #96	@ 0x60
 8000fae:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fcc:	2200      	movs	r2, #0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4827      	ldr	r0, [pc, #156]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000fd2:	f004 fba5 	bl	8005720 <HAL_TIM_PWM_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fdc:	f7ff fe74 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fe0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4821      	ldr	r0, [pc, #132]	@ (8001070 <MX_TIM1_Init+0x154>)
 8000fea:	f004 fb99 	bl	8005720 <HAL_TIM_PWM_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000ff4:	f7ff fe68 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ff8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ffc:	2208      	movs	r2, #8
 8000ffe:	4619      	mov	r1, r3
 8001000:	481b      	ldr	r0, [pc, #108]	@ (8001070 <MX_TIM1_Init+0x154>)
 8001002:	f004 fb8d 	bl	8005720 <HAL_TIM_PWM_ConfigChannel>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800100c:	f7ff fe5c 	bl	8000cc8 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8001010:	4817      	ldr	r0, [pc, #92]	@ (8001070 <MX_TIM1_Init+0x154>)
 8001012:	f005 fc31 	bl	8006878 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001016:	2300      	movs	r3, #0
 8001018:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 24;
 8001022:	2318      	movs	r3, #24
 8001024:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800102a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800102e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800103c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001040:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	4619      	mov	r1, r3
 8001052:	4807      	ldr	r0, [pc, #28]	@ (8001070 <MX_TIM1_Init+0x154>)
 8001054:	f005 fb7c 	bl	8006750 <HAL_TIMEx_ConfigBreakDeadTime>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800105e:	f7ff fe33 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001062:	4803      	ldr	r0, [pc, #12]	@ (8001070 <MX_TIM1_Init+0x154>)
 8001064:	f000 f8d6 	bl	8001214 <HAL_TIM_MspPostInit>

}
 8001068:	bf00      	nop
 800106a:	3760      	adds	r7, #96	@ 0x60
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200001a8 	.word	0x200001a8
 8001074:	40012c00 	.word	0x40012c00

08001078 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800107e:	f107 0310 	add.w	r3, r7, #16
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001096:	4b1c      	ldr	r3, [pc, #112]	@ (8001108 <MX_TIM3_Init+0x90>)
 8001098:	4a1c      	ldr	r2, [pc, #112]	@ (800110c <MX_TIM3_Init+0x94>)
 800109a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800109c:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <MX_TIM3_Init+0x90>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a2:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010a8:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b0:	4b15      	ldr	r3, [pc, #84]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b6:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010bc:	2300      	movs	r3, #0
 80010be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	4619      	mov	r1, r3
 80010d2:	480d      	ldr	r0, [pc, #52]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010d4:	f005 f8d7 	bl	8006286 <HAL_TIMEx_HallSensor_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80010de:	f7ff fdf3 	bl	8000cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80010e2:	2350      	movs	r3, #80	@ 0x50
 80010e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	4619      	mov	r1, r3
 80010ee:	4806      	ldr	r0, [pc, #24]	@ (8001108 <MX_TIM3_Init+0x90>)
 80010f0:	f005 fa98 	bl	8006624 <HAL_TIMEx_MasterConfigSynchronization>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80010fa:	f7ff fde5 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	3720      	adds	r7, #32
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001f4 	.word	0x200001f4
 800110c:	40000400 	.word	0x40000400

08001110 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <HAL_TIM_PWM_MspInit+0x38>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d10b      	bne.n	800113a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_TIM_PWM_MspInit+0x3c>)
 8001124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001126:	4a09      	ldr	r2, [pc, #36]	@ (800114c <HAL_TIM_PWM_MspInit+0x3c>)
 8001128:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800112c:	6613      	str	r3, [r2, #96]	@ 0x60
 800112e:	4b07      	ldr	r3, [pc, #28]	@ (800114c <HAL_TIM_PWM_MspInit+0x3c>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800113a:	bf00      	nop
 800113c:	3714      	adds	r7, #20
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40012c00 	.word	0x40012c00
 800114c:	40021000 	.word	0x40021000

08001150 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08a      	sub	sp, #40	@ 0x28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a26      	ldr	r2, [pc, #152]	@ (8001208 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d145      	bne.n	80011fe <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001172:	4b26      	ldr	r3, [pc, #152]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001176:	4a25      	ldr	r2, [pc, #148]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001178:	f043 0302 	orr.w	r3, r3, #2
 800117c:	6593      	str	r3, [r2, #88]	@ 0x58
 800117e:	4b23      	ldr	r3, [pc, #140]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b20      	ldr	r3, [pc, #128]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	4a1f      	ldr	r2, [pc, #124]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	4a19      	ldr	r2, [pc, #100]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a8:	f043 0304 	orr.w	r3, r3, #4
 80011ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ae:	4b17      	ldr	r3, [pc, #92]	@ (800120c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80011ba:	2350      	movs	r3, #80	@ 0x50
 80011bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011ca:	2302      	movs	r3, #2
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d8:	f002 fc38 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011ee:	2302      	movs	r3, #2
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4805      	ldr	r0, [pc, #20]	@ (8001210 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80011fa:	f002 fc27 	bl	8003a4c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80011fe:	bf00      	nop
 8001200:	3728      	adds	r7, #40	@ 0x28
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40000400 	.word	0x40000400
 800120c:	40021000 	.word	0x40021000
 8001210:	48000800 	.word	0x48000800

08001214 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a29      	ldr	r2, [pc, #164]	@ (80012d8 <HAL_TIM_MspPostInit+0xc4>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d14b      	bne.n	80012ce <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a28      	ldr	r2, [pc, #160]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 800123c:	f043 0302 	orr.w	r3, r3, #2
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b26      	ldr	r3, [pc, #152]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a22      	ldr	r2, [pc, #136]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <HAL_TIM_MspPostInit+0xc8>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001266:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800126a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001278:	2306      	movs	r3, #6
 800127a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4619      	mov	r1, r3
 8001282:	4817      	ldr	r0, [pc, #92]	@ (80012e0 <HAL_TIM_MspPostInit+0xcc>)
 8001284:	f002 fbe2 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001288:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800129a:	2304      	movs	r3, #4
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	480e      	ldr	r0, [pc, #56]	@ (80012e0 <HAL_TIM_MspPostInit+0xcc>)
 80012a6:	f002 fbd1 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80012aa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80012ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012bc:	2306      	movs	r3, #6
 80012be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	4619      	mov	r1, r3
 80012c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ca:	f002 fbbf 	bl	8003a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012ce:	bf00      	nop
 80012d0:	3728      	adds	r7, #40	@ 0x28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40012c00 	.word	0x40012c00
 80012dc:	40021000 	.word	0x40021000
 80012e0:	48000400 	.word	0x48000400

080012e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012e8:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 80012ea:	4a23      	ldr	r2, [pc, #140]	@ (8001378 <MX_USART2_UART_Init+0x94>)
 80012ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ee:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 80012f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001308:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 800130a:	220c      	movs	r2, #12
 800130c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130e:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001316:	2200      	movs	r2, #0
 8001318:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800131a:	4b16      	ldr	r3, [pc, #88]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 800131c:	2200      	movs	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001322:	2200      	movs	r2, #0
 8001324:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001328:	2200      	movs	r2, #0
 800132a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800132c:	4811      	ldr	r0, [pc, #68]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 800132e:	f005 fb21 	bl	8006974 <HAL_UART_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001338:	f7ff fcc6 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800133c:	2100      	movs	r1, #0
 800133e:	480d      	ldr	r0, [pc, #52]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001340:	f007 fb97 	bl	8008a72 <HAL_UARTEx_SetTxFifoThreshold>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800134a:	f7ff fcbd 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800134e:	2100      	movs	r1, #0
 8001350:	4808      	ldr	r0, [pc, #32]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001352:	f007 fbcc 	bl	8008aee <HAL_UARTEx_SetRxFifoThreshold>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800135c:	f7ff fcb4 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_USART2_UART_Init+0x90>)
 8001362:	f007 fb4d 	bl	8008a00 <HAL_UARTEx_DisableFifoMode>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800136c:	f7ff fcac 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20000240 	.word	0x20000240
 8001378:	40004400 	.word	0x40004400

0800137c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001380:	4b22      	ldr	r3, [pc, #136]	@ (800140c <MX_USART3_UART_Init+0x90>)
 8001382:	4a23      	ldr	r2, [pc, #140]	@ (8001410 <MX_USART3_UART_Init+0x94>)
 8001384:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <MX_USART3_UART_Init+0x90>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <MX_USART3_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b1d      	ldr	r3, [pc, #116]	@ (800140c <MX_USART3_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800139a:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <MX_USART3_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b19      	ldr	r3, [pc, #100]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b17      	ldr	r3, [pc, #92]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b2:	4b16      	ldr	r3, [pc, #88]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013be:	4b13      	ldr	r3, [pc, #76]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013c4:	4811      	ldr	r0, [pc, #68]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013c6:	f005 fad5 	bl	8006974 <HAL_UART_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013d0:	f7ff fc7a 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d4:	2100      	movs	r1, #0
 80013d6:	480d      	ldr	r0, [pc, #52]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013d8:	f007 fb4b 	bl	8008a72 <HAL_UARTEx_SetTxFifoThreshold>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013e2:	f7ff fc71 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4808      	ldr	r0, [pc, #32]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013ea:	f007 fb80 	bl	8008aee <HAL_UARTEx_SetRxFifoThreshold>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013f4:	f7ff fc68 	bl	8000cc8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013f8:	4804      	ldr	r0, [pc, #16]	@ (800140c <MX_USART3_UART_Init+0x90>)
 80013fa:	f007 fb01 	bl	8008a00 <HAL_UARTEx_DisableFifoMode>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001404:	f7ff fc60 	bl	8000cc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200002d4 	.word	0x200002d4
 8001410:	40004800 	.word	0x40004800

08001414 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b0a0      	sub	sp, #128	@ 0x80
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800142c:	f107 0318 	add.w	r3, r7, #24
 8001430:	2254      	movs	r2, #84	@ 0x54
 8001432:	2100      	movs	r1, #0
 8001434:	4618      	mov	r0, r3
 8001436:	f007 fca5 	bl	8008d84 <memset>
  if(uartHandle->Instance==USART2)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a41      	ldr	r2, [pc, #260]	@ (8001544 <HAL_UART_MspInit+0x130>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d13f      	bne.n	80014c4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001444:	2302      	movs	r3, #2
 8001446:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800144c:	f107 0318 	add.w	r3, r7, #24
 8001450:	4618      	mov	r0, r3
 8001452:	f003 fae7 	bl	8004a24 <HAL_RCCEx_PeriphCLKConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800145c:	f7ff fc34 	bl	8000cc8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001460:	4b39      	ldr	r3, [pc, #228]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001464:	4a38      	ldr	r2, [pc, #224]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146a:	6593      	str	r3, [r2, #88]	@ 0x58
 800146c:	4b36      	ldr	r3, [pc, #216]	@ (8001548 <HAL_UART_MspInit+0x134>)
 800146e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001478:	4b33      	ldr	r3, [pc, #204]	@ (8001548 <HAL_UART_MspInit+0x134>)
 800147a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147c:	4a32      	ldr	r2, [pc, #200]	@ (8001548 <HAL_UART_MspInit+0x134>)
 800147e:	f043 0301 	orr.w	r3, r3, #1
 8001482:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001484:	4b30      	ldr	r3, [pc, #192]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	613b      	str	r3, [r7, #16]
 800148e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001490:	230c      	movs	r3, #12
 8001492:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2300      	movs	r3, #0
 800149e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014a0:	2307      	movs	r3, #7
 80014a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014a8:	4619      	mov	r1, r3
 80014aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ae:	f002 facd 	bl	8003a4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2100      	movs	r1, #0
 80014b6:	2026      	movs	r0, #38	@ 0x26
 80014b8:	f002 f9e0 	bl	800387c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014bc:	2026      	movs	r0, #38	@ 0x26
 80014be:	f002 f9f7 	bl	80038b0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014c2:	e03b      	b.n	800153c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a20      	ldr	r2, [pc, #128]	@ (800154c <HAL_UART_MspInit+0x138>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d136      	bne.n	800153c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014ce:	2304      	movs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	4618      	mov	r0, r3
 80014dc:	f003 faa2 	bl	8004a24 <HAL_RCCEx_PeriphCLKConfig>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80014e6:	f7ff fbef 	bl	8000cc8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ea:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <HAL_UART_MspInit+0x134>)
 80014ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ee:	4a16      	ldr	r2, [pc, #88]	@ (8001548 <HAL_UART_MspInit+0x134>)
 80014f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014f6:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_UART_MspInit+0x134>)
 80014f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	4a10      	ldr	r2, [pc, #64]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <HAL_UART_MspInit+0x134>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800151a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800151e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800152c:	2307      	movs	r3, #7
 800152e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001530:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <HAL_UART_MspInit+0x13c>)
 8001538:	f002 fa88 	bl	8003a4c <HAL_GPIO_Init>
}
 800153c:	bf00      	nop
 800153e:	3780      	adds	r7, #128	@ 0x80
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40004400 	.word	0x40004400
 8001548:	40021000 	.word	0x40021000
 800154c:	40004800 	.word	0x40004800
 8001550:	48000800 	.word	0x48000800

08001554 <motor_init>:
#define CCR_SPEED_ZERO 50
#define CCRR1


void motor_init(int duty_cycle)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	int CCR1 = (htim1.Init.Period * duty_cycle)/100;
 800155c:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <motor_init+0x44>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	fb02 f303 	mul.w	r3, r2, r3
 8001566:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <motor_init+0x48>)
 8001568:	fba2 2303 	umull	r2, r3, r2, r3
 800156c:	095b      	lsrs	r3, r3, #5
 800156e:	60fb      	str	r3, [r7, #12]
	int CCR2 = htim1.Init.Period - CCR1;
 8001570:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <motor_init+0x44>)
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CCR1);//1020
 800157a:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <motor_init+0x44>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CCR2);//680
 8001582:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <motor_init+0x44>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	200001a8 	.word	0x200001a8
 800159c:	51eb851f 	.word	0x51eb851f

080015a0 <start>:

void start()
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0

	int CCR1 = (htim1.Init.Period * CCR_SPEED_ZERO)/100;
 80015a6:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <start+0x5c>)
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	2232      	movs	r2, #50	@ 0x32
 80015ac:	fb02 f303 	mul.w	r3, r2, r3
 80015b0:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <start+0x60>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	607b      	str	r3, [r7, #4]
	int CCR2 = htim1.Init.Period - CCR1;
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <start+0x5c>)
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	603b      	str	r3, [r7, #0]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015c4:	2100      	movs	r1, #0
 80015c6:	480d      	ldr	r0, [pc, #52]	@ (80015fc <start+0x5c>)
 80015c8:	f003 fdac 	bl	8005124 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015cc:	2104      	movs	r1, #4
 80015ce:	480b      	ldr	r0, [pc, #44]	@ (80015fc <start+0x5c>)
 80015d0:	f003 fda8 	bl	8005124 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80015d4:	2100      	movs	r1, #0
 80015d6:	4809      	ldr	r0, [pc, #36]	@ (80015fc <start+0x5c>)
 80015d8:	f004 ff04 	bl	80063e4 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80015dc:	2104      	movs	r1, #4
 80015de:	4807      	ldr	r0, [pc, #28]	@ (80015fc <start+0x5c>)
 80015e0:	f004 ff00 	bl	80063e4 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, CCR1);//1020
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <start+0x5c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CCR2);//680
 80015ec:	4b03      	ldr	r3, [pc, #12]	@ (80015fc <start+0x5c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	200001a8 	.word	0x200001a8
 8001600:	51eb851f 	.word	0x51eb851f

08001604 <stop>:

void stop()
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001608:	2100      	movs	r1, #0
 800160a:	4808      	ldr	r0, [pc, #32]	@ (800162c <stop+0x28>)
 800160c:	f003 fe9c 	bl	8005348 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001610:	2104      	movs	r1, #4
 8001612:	4806      	ldr	r0, [pc, #24]	@ (800162c <stop+0x28>)
 8001614:	f003 fe98 	bl	8005348 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001618:	2100      	movs	r1, #0
 800161a:	4804      	ldr	r0, [pc, #16]	@ (800162c <stop+0x28>)
 800161c:	f004 ffa4 	bl	8006568 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001620:	2104      	movs	r1, #4
 8001622:	4802      	ldr	r0, [pc, #8]	@ (800162c <stop+0x28>)
 8001624:	f004 ffa0 	bl	8006568 <HAL_TIMEx_PWMN_Stop>
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200001a8 	.word	0x200001a8

08001630 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001634:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <led_init+0x18>)
 8001636:	4a05      	ldr	r2, [pc, #20]	@ (800164c <led_init+0x1c>)
 8001638:	4905      	ldr	r1, [pc, #20]	@ (8001650 <led_init+0x20>)
 800163a:	4806      	ldr	r0, [pc, #24]	@ (8001654 <led_init+0x24>)
 800163c:	f000 fb02 	bl	8001c44 <shell_add>
 8001640:	4603      	mov	r3, r0
}
 8001642:	4618      	mov	r0, r3
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	08009698 	.word	0x08009698
 800164c:	08001659 	.word	0x08001659
 8001650:	080096a4 	.word	0x080096a4
 8001654:	20000368 	.word	0x20000368

08001658 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d014      	beq.n	8001694 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001670:	4a4b      	ldr	r2, [pc, #300]	@ (80017a0 <led_control+0x148>)
 8001672:	2140      	movs	r1, #64	@ 0x40
 8001674:	4618      	mov	r0, r3
 8001676:	f007 fb4f 	bl	8008d18 <sniprintf>
 800167a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001688:	6979      	ldr	r1, [r7, #20]
 800168a:	b289      	uxth	r1, r1
 800168c:	4610      	mov	r0, r2
 800168e:	4798      	blx	r3
		return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e081      	b.n	8001798 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3304      	adds	r3, #4
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4942      	ldr	r1, [pc, #264]	@ (80017a4 <led_control+0x14c>)
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe fdbf 	bl	8000220 <strcmp>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d11a      	bne.n	80016de <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 80016a8:	2201      	movs	r2, #1
 80016aa:	2120      	movs	r1, #32
 80016ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b0:	f002 fb4e 	bl	8003d50 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016ba:	4a3b      	ldr	r2, [pc, #236]	@ (80017a8 <led_control+0x150>)
 80016bc:	2140      	movs	r1, #64	@ 0x40
 80016be:	4618      	mov	r0, r3
 80016c0:	f007 fb2a 	bl	8008d18 <sniprintf>
 80016c4:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016d2:	6979      	ldr	r1, [r7, #20]
 80016d4:	b289      	uxth	r1, r1
 80016d6:	4610      	mov	r0, r2
 80016d8:	4798      	blx	r3
		return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e05c      	b.n	8001798 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3304      	adds	r3, #4
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4931      	ldr	r1, [pc, #196]	@ (80017ac <led_control+0x154>)
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe fd9a 	bl	8000220 <strcmp>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d11a      	bne.n	8001728 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2120      	movs	r1, #32
 80016f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016fa:	f002 fb29 	bl	8003d50 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001704:	4a2a      	ldr	r2, [pc, #168]	@ (80017b0 <led_control+0x158>)
 8001706:	2140      	movs	r1, #64	@ 0x40
 8001708:	4618      	mov	r0, r3
 800170a:	f007 fb05 	bl	8008d18 <sniprintf>
 800170e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800171c:	6979      	ldr	r1, [r7, #20]
 800171e:	b289      	uxth	r1, r1
 8001720:	4610      	mov	r0, r2
 8001722:	4798      	blx	r3
		return HAL_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	e037      	b.n	8001798 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3304      	adds	r3, #4
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4921      	ldr	r1, [pc, #132]	@ (80017b4 <led_control+0x15c>)
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fd75 	bl	8000220 <strcmp>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d119      	bne.n	8001770 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800173c:	2120      	movs	r1, #32
 800173e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001742:	f002 fb1d 	bl	8003d80 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800174c:	4a1a      	ldr	r2, [pc, #104]	@ (80017b8 <led_control+0x160>)
 800174e:	2140      	movs	r1, #64	@ 0x40
 8001750:	4618      	mov	r0, r3
 8001752:	f007 fae1 	bl	8008d18 <sniprintf>
 8001756:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001764:	6979      	ldr	r1, [r7, #20]
 8001766:	b289      	uxth	r1, r1
 8001768:	4610      	mov	r0, r2
 800176a:	4798      	blx	r3
		return HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	e013      	b.n	8001798 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001776:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <led_control+0x148>)
 8001778:	2140      	movs	r1, #64	@ 0x40
 800177a:	4618      	mov	r0, r3
 800177c:	f007 facc 	bl	8008d18 <sniprintf>
 8001780:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800178e:	6979      	ldr	r1, [r7, #20]
 8001790:	b289      	uxth	r1, r1
 8001792:	4610      	mov	r0, r2
 8001794:	4798      	blx	r3
	return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	080096a8 	.word	0x080096a8
 80017a4:	080096d0 	.word	0x080096d0
 80017a8:	080096d4 	.word	0x080096d4
 80017ac:	080096e0 	.word	0x080096e0
 80017b0:	080096e4 	.word	0x080096e4
 80017b4:	080096f0 	.word	0x080096f0
 80017b8:	080096f8 	.word	0x080096f8

080017bc <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=') || (c == '_');
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2b60      	cmp	r3, #96	@ 0x60
 80017ca:	d902      	bls.n	80017d2 <is_character_valid+0x16>
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	2b7a      	cmp	r3, #122	@ 0x7a
 80017d0:	d914      	bls.n	80017fc <is_character_valid+0x40>
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2b40      	cmp	r3, #64	@ 0x40
 80017d6:	d902      	bls.n	80017de <is_character_valid+0x22>
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	2b5a      	cmp	r3, #90	@ 0x5a
 80017dc:	d90e      	bls.n	80017fc <is_character_valid+0x40>
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	2b2f      	cmp	r3, #47	@ 0x2f
 80017e2:	d902      	bls.n	80017ea <is_character_valid+0x2e>
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	2b39      	cmp	r3, #57	@ 0x39
 80017e8:	d908      	bls.n	80017fc <is_character_valid+0x40>
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b20      	cmp	r3, #32
 80017ee:	d005      	beq.n	80017fc <is_character_valid+0x40>
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	2b3d      	cmp	r3, #61	@ 0x3d
 80017f4:	d002      	beq.n	80017fc <is_character_valid+0x40>
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b5f      	cmp	r3, #95	@ 0x5f
 80017fa:	d101      	bne.n	8001800 <is_character_valid+0x44>
 80017fc:	2301      	movs	r3, #1
 80017fe:	e000      	b.n	8001802 <is_character_valid+0x46>
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <is_string_valid>:

static int is_string_valid(char* str)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b084      	sub	sp, #16
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 800181a:	e018      	b.n	800184e <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ffc9 	bl	80017bc <is_character_valid>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10b      	bne.n	8001848 <is_string_valid+0x3a>
			if(reading_head == 0){
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <is_string_valid+0x2c>
				return 0;
 8001836:	2300      	movs	r3, #0
 8001838:	e010      	b.n	800185c <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	4413      	add	r3, r2
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
				return 1;
 8001844:	2301      	movs	r3, #1
 8001846:	e009      	b.n	800185c <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	3301      	adds	r3, #1
 800184c:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	4413      	add	r3, r2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1e0      	bne.n	800181c <is_string_valid+0xe>
	}
	return 1;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b089      	sub	sp, #36	@ 0x24
 8001868:	af02      	add	r7, sp, #8
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001876:	4a2c      	ldr	r2, [pc, #176]	@ (8001928 <sh_help+0xc4>)
 8001878:	2140      	movs	r1, #64	@ 0x40
 800187a:	4618      	mov	r0, r3
 800187c:	f007 fa4c 	bl	8008d18 <sniprintf>
 8001880:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800188e:	6939      	ldr	r1, [r7, #16]
 8001890:	b289      	uxth	r1, r1
 8001892:	4610      	mov	r0, r2
 8001894:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800189c:	4a23      	ldr	r2, [pc, #140]	@ (800192c <sh_help+0xc8>)
 800189e:	2140      	movs	r1, #64	@ 0x40
 80018a0:	4618      	mov	r0, r3
 80018a2:	f007 fa39 	bl	8008d18 <sniprintf>
 80018a6:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80018b4:	6939      	ldr	r1, [r7, #16]
 80018b6:	b289      	uxth	r1, r1
 80018b8:	4610      	mov	r0, r2
 80018ba:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	e028      	b.n	8001914 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80018c8:	68f9      	ldr	r1, [r7, #12]
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	4613      	mov	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	3304      	adds	r3, #4
 80018d8:	681c      	ldr	r4, [r3, #0]
 80018da:	68f9      	ldr	r1, [r7, #12]
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4613      	mov	r3, r2
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	440b      	add	r3, r1
 80018e8:	330c      	adds	r3, #12
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	4623      	mov	r3, r4
 80018f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001930 <sh_help+0xcc>)
 80018f2:	2140      	movs	r1, #64	@ 0x40
 80018f4:	f007 fa10 	bl	8008d18 <sniprintf>
 80018f8:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001906:	6939      	ldr	r1, [r7, #16]
 8001908:	b289      	uxth	r1, r1
 800190a:	4610      	mov	r0, r2
 800190c:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	3301      	adds	r3, #1
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	429a      	cmp	r2, r3
 800191c:	dbd1      	blt.n	80018c2 <sh_help+0x5e>
	}
	return 0;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	371c      	adds	r7, #28
 8001924:	46bd      	mov	sp, r7
 8001926:	bd90      	pop	{r4, r7, pc}
 8001928:	08009708 	.word	0x08009708
 800192c:	08009720 	.word	0x08009720
 8001930:	0800973c 	.word	0x0800973c

08001934 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af02      	add	r7, sp, #8
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	e01b      	b.n	800197e <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <sh_test_list+0x5c>)
 800195c:	2140      	movs	r1, #64	@ 0x40
 800195e:	f007 f9db 	bl	8008d18 <sniprintf>
 8001962:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001970:	6939      	ldr	r1, [r7, #16]
 8001972:	b289      	uxth	r1, r1
 8001974:	4610      	mov	r0, r2
 8001976:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	429a      	cmp	r2, r3
 8001984:	dbdf      	blt.n	8001946 <sh_test_list+0x12>
	}
	return 0;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	08009748 	.word	0x08009748

08001994 <sh_set_ccr>:




static int sh_set_ccr(h_shell_t* h_shell, int argc, char** argv)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
    // Check if there is an argument passed after "SET_CCR"
    if (argc != 2)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d015      	beq.n	80019d2 <sh_set_ccr+0x3e>
    {
        int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Two arguments are needed!\r\n");
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80019ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001a18 <sh_set_ccr+0x84>)
 80019ae:	2140      	movs	r1, #64	@ 0x40
 80019b0:	4618      	mov	r0, r3
 80019b2:	f007 f9b1 	bl	8008d18 <sniprintf>
 80019b6:	6178      	str	r0, [r7, #20]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019c4:	6979      	ldr	r1, [r7, #20]
 80019c6:	b289      	uxth	r1, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4798      	blx	r3
        return -1;
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295
 80019d0:	e01d      	b.n	8001a0e <sh_set_ccr+0x7a>
    }

    // Parse the argument as an integer (alpha)
    int alpha = atoi(argv[1]);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	3304      	adds	r3, #4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f007 f915 	bl	8008c08 <atoi>
 80019de:	61f8      	str	r0, [r7, #28]

    // Call the motor_init function with the parsed alpha
    motor_init(alpha);
 80019e0:	69f8      	ldr	r0, [r7, #28]
 80019e2:	f7ff fdb7 	bl	8001554 <motor_init>

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "CCR Motor initialized with alpha: %d\r\n", alpha);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	4a0b      	ldr	r2, [pc, #44]	@ (8001a1c <sh_set_ccr+0x88>)
 80019f0:	2140      	movs	r1, #64	@ 0x40
 80019f2:	f007 f991 	bl	8008d18 <sniprintf>
 80019f6:	61b8      	str	r0, [r7, #24]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a04:	69b9      	ldr	r1, [r7, #24]
 8001a06:	b289      	uxth	r1, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4798      	blx	r3

    return 0;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3720      	adds	r7, #32
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	08009758 	.word	0x08009758
 8001a1c:	08009774 	.word	0x08009774

08001a20 <sh_start>:



static int sh_start(h_shell_t* h_shell, int argc, char** argv)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
    // Check if there is an argument passed after "SET_CCR"
    if (argc != 2)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d015      	beq.n	8001a5e <sh_start+0x3e>
    {
        int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Usage: SET_CCR <alpha>\r\n");
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a38:	4a16      	ldr	r2, [pc, #88]	@ (8001a94 <sh_start+0x74>)
 8001a3a:	2140      	movs	r1, #64	@ 0x40
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 f96b 	bl	8008d18 <sniprintf>
 8001a42:	6138      	str	r0, [r7, #16]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a50:	6939      	ldr	r1, [r7, #16]
 8001a52:	b289      	uxth	r1, r1
 8001a54:	4610      	mov	r0, r2
 8001a56:	4798      	blx	r3
        return -1;
 8001a58:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5c:	e015      	b.n	8001a8a <sh_start+0x6a>

    // Parse the argument as an integer (alpha)
    //int alpha = atoi(argv[1]);

    // Call the motor_init function with the parsed alpha
    start();
 8001a5e:	f7ff fd9f 	bl	80015a0 <start>

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Motor started \r\n");
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <sh_start+0x78>)
 8001a6a:	2140      	movs	r1, #64	@ 0x40
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f007 f953 	bl	8008d18 <sniprintf>
 8001a72:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a80:	6979      	ldr	r1, [r7, #20]
 8001a82:	b289      	uxth	r1, r1
 8001a84:	4610      	mov	r0, r2
 8001a86:	4798      	blx	r3

    return 0;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	0800979c 	.word	0x0800979c
 8001a98:	080097b8 	.word	0x080097b8

08001a9c <sh_stop>:


static int sh_stop(h_shell_t* h_shell, int argc, char** argv)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
    // Check if there is an argument passed after "SET_CCR"
    if (argc != 2)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d015      	beq.n	8001ada <sh_stop+0x3e>
    {
        int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Usage: SET_CCR <alpha>\r\n");
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001ab4:	4a16      	ldr	r2, [pc, #88]	@ (8001b10 <sh_stop+0x74>)
 8001ab6:	2140      	movs	r1, #64	@ 0x40
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f007 f92d 	bl	8008d18 <sniprintf>
 8001abe:	6138      	str	r0, [r7, #16]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001acc:	6939      	ldr	r1, [r7, #16]
 8001ace:	b289      	uxth	r1, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4798      	blx	r3
        return -1;
 8001ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad8:	e015      	b.n	8001b06 <sh_stop+0x6a>

    // Parse the argument as an integer (alpha)
    //int alpha = atoi(argv[1]);

    // Call the motor_init function with the parsed alpha
    stop();
 8001ada:	f7ff fd93 	bl	8001604 <stop>

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Motor stopped \r\n");
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8001b14 <sh_stop+0x78>)
 8001ae6:	2140      	movs	r1, #64	@ 0x40
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f007 f915 	bl	8008d18 <sniprintf>
 8001aee:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001afc:	6979      	ldr	r1, [r7, #20]
 8001afe:	b289      	uxth	r1, r1
 8001b00:	4610      	mov	r0, r2
 8001b02:	4798      	blx	r3

    return 0;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	0800979c 	.word	0x0800979c
 8001b14:	080097cc 	.word	0x080097cc

08001b18 <sh_start_adc>:


static int sh_start_adc(h_shell_t* h_shell, int argc, char** argv)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
    uint32_t data = start_adc();
 8001b24:	f7fe fd72 	bl	800060c <start_adc>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	617b      	str	r3, [r7, #20]

    // Respond with a confirmation
    int size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "ADC Value: %u\r\n", data);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	4a09      	ldr	r2, [pc, #36]	@ (8001b5c <sh_start_adc+0x44>)
 8001b36:	2140      	movs	r1, #64	@ 0x40
 8001b38:	f007 f8ee 	bl	8008d18 <sniprintf>
 8001b3c:	6138      	str	r0, [r7, #16]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b4a:	6939      	ldr	r1, [r7, #16]
 8001b4c:	b289      	uxth	r1, r1
 8001b4e:	4610      	mov	r0, r2
 8001b50:	4798      	blx	r3

    return 0;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	080097e0 	.word	0x080097e0

08001b60 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001b78:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf4 <shell_init+0x94>)
 8001b7a:	2140      	movs	r1, #64	@ 0x40
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f007 f8cb 	bl	8008d18 <sniprintf>
 8001b82:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b90:	68f9      	ldr	r1, [r7, #12]
 8001b92:	b289      	uxth	r1, r1
 8001b94:	4610      	mov	r0, r2
 8001b96:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b9e:	210d      	movs	r1, #13
 8001ba0:	4815      	ldr	r0, [pc, #84]	@ (8001bf8 <shell_init+0x98>)
 8001ba2:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001ba4:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <shell_init+0x9c>)
 8001ba6:	4a16      	ldr	r2, [pc, #88]	@ (8001c00 <shell_init+0xa0>)
 8001ba8:	4916      	ldr	r1, [pc, #88]	@ (8001c04 <shell_init+0xa4>)
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f84a 	bl	8001c44 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001bb0:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <shell_init+0xa8>)
 8001bb2:	4a16      	ldr	r2, [pc, #88]	@ (8001c0c <shell_init+0xac>)
 8001bb4:	4916      	ldr	r1, [pc, #88]	@ (8001c10 <shell_init+0xb0>)
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f844 	bl	8001c44 <shell_add>
	shell_add(h_shell, "SET_CCR", sh_set_ccr, "Set motor CCR");
 8001bbc:	4b15      	ldr	r3, [pc, #84]	@ (8001c14 <shell_init+0xb4>)
 8001bbe:	4a16      	ldr	r2, [pc, #88]	@ (8001c18 <shell_init+0xb8>)
 8001bc0:	4916      	ldr	r1, [pc, #88]	@ (8001c1c <shell_init+0xbc>)
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f83e 	bl	8001c44 <shell_add>
	shell_add(h_shell, "start", sh_start, "Start motor");
 8001bc8:	4b15      	ldr	r3, [pc, #84]	@ (8001c20 <shell_init+0xc0>)
 8001bca:	4a16      	ldr	r2, [pc, #88]	@ (8001c24 <shell_init+0xc4>)
 8001bcc:	4916      	ldr	r1, [pc, #88]	@ (8001c28 <shell_init+0xc8>)
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f838 	bl	8001c44 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Stop motor");
 8001bd4:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <shell_init+0xcc>)
 8001bd6:	4a16      	ldr	r2, [pc, #88]	@ (8001c30 <shell_init+0xd0>)
 8001bd8:	4916      	ldr	r1, [pc, #88]	@ (8001c34 <shell_init+0xd4>)
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f832 	bl	8001c44 <shell_add>
	shell_add(h_shell, "adcValue", sh_start_adc, "ADC Value:");
 8001be0:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <shell_init+0xd8>)
 8001be2:	4a16      	ldr	r2, [pc, #88]	@ (8001c3c <shell_init+0xdc>)
 8001be4:	4916      	ldr	r1, [pc, #88]	@ (8001c40 <shell_init+0xe0>)
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f82c 	bl	8001c44 <shell_add>
}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	080097f0 	.word	0x080097f0
 8001bf8:	08009824 	.word	0x08009824
 8001bfc:	08009834 	.word	0x08009834
 8001c00:	08001865 	.word	0x08001865
 8001c04:	0800983c 	.word	0x0800983c
 8001c08:	08009844 	.word	0x08009844
 8001c0c:	08001935 	.word	0x08001935
 8001c10:	08009850 	.word	0x08009850
 8001c14:	08009858 	.word	0x08009858
 8001c18:	08001995 	.word	0x08001995
 8001c1c:	08009868 	.word	0x08009868
 8001c20:	08009870 	.word	0x08009870
 8001c24:	08001a21 	.word	0x08001a21
 8001c28:	0800987c 	.word	0x0800987c
 8001c2c:	08009884 	.word	0x08009884
 8001c30:	08001a9d 	.word	0x08001a9d
 8001c34:	08009890 	.word	0x08009890
 8001c38:	08009898 	.word	0x08009898
 8001c3c:	08001b19 	.word	0x08001b19
 8001c40:	080098a4 	.word	0x080098a4

08001c44 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001c52:	68b8      	ldr	r0, [r7, #8]
 8001c54:	f7ff fddb 	bl	800180e <is_string_valid>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d02b      	beq.n	8001cb6 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c64:	dc27      	bgt.n	8001cb6 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68f9      	ldr	r1, [r7, #12]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4413      	add	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	440b      	add	r3, r1
 8001c76:	3304      	adds	r3, #4
 8001c78:	68ba      	ldr	r2, [r7, #8]
 8001c7a:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68f9      	ldr	r1, [r7, #12]
 8001c82:	4613      	mov	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	3308      	adds	r3, #8
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68f9      	ldr	r1, [r7, #12]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	440b      	add	r3, r1
 8001ca2:	330c      	adds	r3, #12
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	601a      	str	r2, [r3, #0]
			return 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e001      	b.n	8001cba <shell_add+0x76>
		}
	}
	return -1;
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08e      	sub	sp, #56	@ 0x38
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cda:	e013      	b.n	8001d04 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b20      	cmp	r3, #32
 8001ce2:	d10c      	bne.n	8001cfe <shell_exec+0x3a>
		{
			*p = '\0';
 8001ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	633a      	str	r2, [r7, #48]	@ 0x30
 8001cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cf2:	3201      	adds	r2, #1
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	3338      	adds	r3, #56	@ 0x38
 8001cf8:	443b      	add	r3, r7
 8001cfa:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d00:	3301      	adds	r3, #1
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d002      	beq.n	8001d12 <shell_exec+0x4e>
 8001d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d0e:	2b07      	cmp	r3, #7
 8001d10:	dde4      	ble.n	8001cdc <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001d12:	2300      	movs	r3, #0
 8001d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d16:	e023      	b.n	8001d60 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001d18:	6879      	ldr	r1, [r7, #4]
 8001d1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	3304      	adds	r3, #4
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fa76 	bl	8000220 <strcmp>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10f      	bne.n	8001d5a <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	3308      	adds	r3, #8
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f107 0208 	add.w	r2, r7, #8
 8001d50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	4798      	blx	r3
 8001d56:	4603      	mov	r3, r0
 8001d58:	e01c      	b.n	8001d94 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d66:	429a      	cmp	r2, r3
 8001d68:	dbd6      	blt.n	8001d18 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <shell_exec+0xd8>)
 8001d74:	2140      	movs	r1, #64	@ 0x40
 8001d76:	f006 ffcf 	bl	8008d18 <sniprintf>
 8001d7a:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d8a:	b289      	uxth	r1, r1
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4798      	blx	r3
	return -1;
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3738      	adds	r7, #56	@ 0x38
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	080098b0 	.word	0x080098b0

08001da0 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001dae:	f107 020b 	add.w	r2, r7, #11
 8001db2:	2101      	movs	r1, #1
 8001db4:	4610      	mov	r0, r2
 8001db6:	4798      	blx	r3

	switch(c)
 8001db8:	7afb      	ldrb	r3, [r7, #11]
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d02f      	beq.n	8001e1e <shell_run+0x7e>
 8001dbe:	2b0d      	cmp	r3, #13
 8001dc0:	d144      	bne.n	8001e4c <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001dc8:	4a33      	ldr	r2, [pc, #204]	@ (8001e98 <shell_run+0xf8>)
 8001dca:	2140      	movs	r1, #64	@ 0x40
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f006 ffa3 	bl	8008d18 <sniprintf>
 8001dd2:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001de0:	68f9      	ldr	r1, [r7, #12]
 8001de2:	b289      	uxth	r1, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001de8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e9c <shell_run+0xfc>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	492b      	ldr	r1, [pc, #172]	@ (8001e9c <shell_run+0xfc>)
 8001df0:	600a      	str	r2, [r1, #0]
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001dfc:	4b27      	ldr	r3, [pc, #156]	@ (8001e9c <shell_run+0xfc>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7ff ff5a 	bl	8001cc4 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e16:	210d      	movs	r1, #13
 8001e18:	4821      	ldr	r0, [pc, #132]	@ (8001ea0 <shell_run+0x100>)
 8001e1a:	4798      	blx	r3
		break;
 8001e1c:	e036      	b.n	8001e8c <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e9c <shell_run+0xfc>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	dd31      	ble.n	8001e8a <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001e26:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <shell_run+0xfc>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001e34:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <shell_run+0xfc>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	4a18      	ldr	r2, [pc, #96]	@ (8001e9c <shell_run+0xfc>)
 8001e3c:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e44:	2103      	movs	r1, #3
 8001e46:	4817      	ldr	r0, [pc, #92]	@ (8001ea4 <shell_run+0x104>)
 8001e48:	4798      	blx	r3
		}
		break;
 8001e4a:	e01e      	b.n	8001e8a <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <shell_run+0xfc>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e52:	dc1b      	bgt.n	8001e8c <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001e54:	7afb      	ldrb	r3, [r7, #11]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fcb0 	bl	80017bc <is_character_valid>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d014      	beq.n	8001e8c <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e68:	f107 020b 	add.w	r2, r7, #11
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <shell_run+0xfc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	4908      	ldr	r1, [pc, #32]	@ (8001e9c <shell_run+0xfc>)
 8001e7a:	600a      	str	r2, [r1, #0]
 8001e7c:	7af9      	ldrb	r1, [r7, #11]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	460a      	mov	r2, r1
 8001e84:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001e88:	e000      	b.n	8001e8c <shell_run+0xec>
		break;
 8001e8a:	bf00      	nop
			}
		}
	}
	return 0;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	080098c8 	.word	0x080098c8
 8001e9c:	200006f4 	.word	0x200006f4
 8001ea0:	08009824 	.word	0x08009824
 8001ea4:	080098cc 	.word	0x080098cc

08001ea8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ea8:	480d      	ldr	r0, [pc, #52]	@ (8001ee0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001eaa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eac:	f7ff f824 	bl	8000ef8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eb0:	480c      	ldr	r0, [pc, #48]	@ (8001ee4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001eb2:	490d      	ldr	r1, [pc, #52]	@ (8001ee8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <LoopForever+0xe>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001eb8:	e002      	b.n	8001ec0 <LoopCopyDataInit>

08001eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ebe:	3304      	adds	r3, #4

08001ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec4:	d3f9      	bcc.n	8001eba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ec8:	4c0a      	ldr	r4, [pc, #40]	@ (8001ef4 <LoopForever+0x16>)
  movs r3, #0
 8001eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ecc:	e001      	b.n	8001ed2 <LoopFillZerobss>

08001ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed0:	3204      	adds	r2, #4

08001ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed4:	d3fb      	bcc.n	8001ece <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ed6:	f006 ff63 	bl	8008da0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eda:	f7fe fe81 	bl	8000be0 <main>

08001ede <LoopForever>:

LoopForever:
    b LoopForever
 8001ede:	e7fe      	b.n	8001ede <LoopForever>
  ldr   r0, =_estack
 8001ee0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001eec:	08009a54 	.word	0x08009a54
  ldr r2, =_sbss
 8001ef0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001ef4:	20000844 	.word	0x20000844

08001ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC1_2_IRQHandler>

08001efa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f04:	2003      	movs	r0, #3
 8001f06:	f001 fcae 	bl	8003866 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f0a:	200f      	movs	r0, #15
 8001f0c:	f7fe ff06 	bl	8000d1c <HAL_InitTick>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d002      	beq.n	8001f1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	71fb      	strb	r3, [r7, #7]
 8001f1a:	e001      	b.n	8001f20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f1c:	f7fe feda 	bl	8000cd4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f20:	79fb      	ldrb	r3, [r7, #7]

}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f30:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <HAL_IncTick+0x1c>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <HAL_IncTick+0x20>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a03      	ldr	r2, [pc, #12]	@ (8001f48 <HAL_IncTick+0x1c>)
 8001f3c:	6013      	str	r3, [r2, #0]
}
 8001f3e:	bf00      	nop
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	200006f8 	.word	0x200006f8
 8001f4c:	20000008 	.word	0x20000008

08001f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return uwTick;
 8001f54:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <HAL_GetTick+0x14>)
 8001f56:	681b      	ldr	r3, [r3, #0]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	200006f8 	.word	0x200006f8

08001f68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	609a      	str	r2, [r3, #8]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b087      	sub	sp, #28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	3360      	adds	r3, #96	@ 0x60
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b08      	ldr	r3, [pc, #32]	@ (8002014 <LL_ADC_SetOffset+0x44>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	4313      	orrs	r3, r2
 8002000:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002008:	bf00      	nop
 800200a:	371c      	adds	r7, #28
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	03fff000 	.word	0x03fff000

08002018 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3360      	adds	r3, #96	@ 0x60
 8002026:	461a      	mov	r2, r3
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	3360      	adds	r3, #96	@ 0x60
 8002054:	461a      	mov	r2, r3
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	431a      	orrs	r2, r3
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800206e:	bf00      	nop
 8002070:	371c      	adds	r7, #28
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800207a:	b480      	push	{r7}
 800207c:	b087      	sub	sp, #28
 800207e:	af00      	add	r7, sp, #0
 8002080:	60f8      	str	r0, [r7, #12]
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	3360      	adds	r3, #96	@ 0x60
 800208a:	461a      	mov	r2, r3
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	431a      	orrs	r2, r3
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b087      	sub	sp, #28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	3360      	adds	r3, #96	@ 0x60
 80020c0:	461a      	mov	r2, r3
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
 80020ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	431a      	orrs	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	615a      	str	r2, [r3, #20]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800210c:	b480      	push	{r7}
 800210e:	b087      	sub	sp, #28
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3330      	adds	r3, #48	@ 0x30
 800211c:	461a      	mov	r2, r3
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	4413      	add	r3, r2
 800212a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f003 031f 	and.w	r3, r3, #31
 8002136:	211f      	movs	r1, #31
 8002138:	fa01 f303 	lsl.w	r3, r1, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	401a      	ands	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	0e9b      	lsrs	r3, r3, #26
 8002144:	f003 011f 	and.w	r1, r3, #31
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f003 031f 	and.w	r3, r3, #31
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	431a      	orrs	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002158:	bf00      	nop
 800215a:	371c      	adds	r7, #28
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002164:	b480      	push	{r7}
 8002166:	b087      	sub	sp, #28
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	3314      	adds	r3, #20
 8002174:	461a      	mov	r2, r3
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	0e5b      	lsrs	r3, r3, #25
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	0d1b      	lsrs	r3, r3, #20
 800218c:	f003 031f 	and.w	r3, r3, #31
 8002190:	2107      	movs	r1, #7
 8002192:	fa01 f303 	lsl.w	r3, r1, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	401a      	ands	r2, r3
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	431a      	orrs	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021ae:	bf00      	nop
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
	...

080021bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d4:	43db      	mvns	r3, r3
 80021d6:	401a      	ands	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f003 0318 	and.w	r3, r3, #24
 80021de:	4908      	ldr	r1, [pc, #32]	@ (8002200 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021e0:	40d9      	lsrs	r1, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	400b      	ands	r3, r1
 80021e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ea:	431a      	orrs	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021f2:	bf00      	nop
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	0007ffff 	.word	0x0007ffff

08002204 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 031f 	and.w	r3, r3, #31
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002230:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6093      	str	r3, [r2, #8]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002258:	d101      	bne.n	800225e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800227c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002280:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022a8:	d101      	bne.n	80022ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022aa:	2301      	movs	r3, #1
 80022ac:	e000      	b.n	80022b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022d0:	f043 0201 	orr.w	r2, r3, #1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022f8:	f043 0202 	orr.w	r2, r3, #2
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b01      	cmp	r3, #1
 800231e:	d101      	bne.n	8002324 <LL_ADC_IsEnabled+0x18>
 8002320:	2301      	movs	r3, #1
 8002322:	e000      	b.n	8002326 <LL_ADC_IsEnabled+0x1a>
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b02      	cmp	r3, #2
 8002344:	d101      	bne.n	800234a <LL_ADC_IsDisableOngoing+0x18>
 8002346:	2301      	movs	r3, #1
 8002348:	e000      	b.n	800234c <LL_ADC_IsDisableOngoing+0x1a>
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002368:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800236c:	f043 0204 	orr.w	r2, r3, #4
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b04      	cmp	r3, #4
 8002392:	d101      	bne.n	8002398 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b08      	cmp	r3, #8
 80023b8:	d101      	bne.n	80023be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b089      	sub	sp, #36	@ 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e1a9      	b.n	800273a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7fe f9f9 	bl	80007ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff19 	bl	8002244 <LL_ADC_IsDeepPowerDownEnabled>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d004      	beq.n	8002422 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff feff 	bl	8002220 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff34 	bl	8002294 <LL_ADC_IsInternalRegulatorEnabled>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d115      	bne.n	800245e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff18 	bl	800226c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800243c:	4b9c      	ldr	r3, [pc, #624]	@ (80026b0 <HAL_ADC_Init+0x2e4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	099b      	lsrs	r3, r3, #6
 8002442:	4a9c      	ldr	r2, [pc, #624]	@ (80026b4 <HAL_ADC_Init+0x2e8>)
 8002444:	fba2 2303 	umull	r2, r3, r2, r3
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	3301      	adds	r3, #1
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002450:	e002      	b.n	8002458 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3b01      	subs	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f9      	bne.n	8002452 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff16 	bl	8002294 <LL_ADC_IsInternalRegulatorEnabled>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10d      	bne.n	800248a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ff76 	bl	8002380 <LL_ADC_REG_IsConversionOngoing>
 8002494:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f040 8142 	bne.w	8002728 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f040 813e 	bne.w	8002728 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024b4:	f043 0202 	orr.w	r2, r3, #2
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff23 	bl	800230c <LL_ADC_IsEnabled>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d141      	bne.n	8002550 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024d4:	d004      	beq.n	80024e0 <HAL_ADC_Init+0x114>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a77      	ldr	r2, [pc, #476]	@ (80026b8 <HAL_ADC_Init+0x2ec>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d10f      	bne.n	8002500 <HAL_ADC_Init+0x134>
 80024e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80024e4:	f7ff ff12 	bl	800230c <LL_ADC_IsEnabled>
 80024e8:	4604      	mov	r4, r0
 80024ea:	4873      	ldr	r0, [pc, #460]	@ (80026b8 <HAL_ADC_Init+0x2ec>)
 80024ec:	f7ff ff0e 	bl	800230c <LL_ADC_IsEnabled>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4323      	orrs	r3, r4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	e012      	b.n	8002526 <HAL_ADC_Init+0x15a>
 8002500:	486e      	ldr	r0, [pc, #440]	@ (80026bc <HAL_ADC_Init+0x2f0>)
 8002502:	f7ff ff03 	bl	800230c <LL_ADC_IsEnabled>
 8002506:	4604      	mov	r4, r0
 8002508:	486d      	ldr	r0, [pc, #436]	@ (80026c0 <HAL_ADC_Init+0x2f4>)
 800250a:	f7ff feff 	bl	800230c <LL_ADC_IsEnabled>
 800250e:	4603      	mov	r3, r0
 8002510:	431c      	orrs	r4, r3
 8002512:	486c      	ldr	r0, [pc, #432]	@ (80026c4 <HAL_ADC_Init+0x2f8>)
 8002514:	f7ff fefa 	bl	800230c <LL_ADC_IsEnabled>
 8002518:	4603      	mov	r3, r0
 800251a:	4323      	orrs	r3, r4
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf0c      	ite	eq
 8002520:	2301      	moveq	r3, #1
 8002522:	2300      	movne	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d012      	beq.n	8002550 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002532:	d004      	beq.n	800253e <HAL_ADC_Init+0x172>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a5f      	ldr	r2, [pc, #380]	@ (80026b8 <HAL_ADC_Init+0x2ec>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d101      	bne.n	8002542 <HAL_ADC_Init+0x176>
 800253e:	4a62      	ldr	r2, [pc, #392]	@ (80026c8 <HAL_ADC_Init+0x2fc>)
 8002540:	e000      	b.n	8002544 <HAL_ADC_Init+0x178>
 8002542:	4a62      	ldr	r2, [pc, #392]	@ (80026cc <HAL_ADC_Init+0x300>)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	4619      	mov	r1, r3
 800254a:	4610      	mov	r0, r2
 800254c:	f7ff fd0c 	bl	8001f68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	7f5b      	ldrb	r3, [r3, #29]
 8002554:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800255a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002560:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002566:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800256e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800257a:	2b01      	cmp	r3, #1
 800257c:	d106      	bne.n	800258c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002582:	3b01      	subs	r3, #1
 8002584:	045b      	lsls	r3, r3, #17
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4313      	orrs	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d009      	beq.n	80025a8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002598:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	4b48      	ldr	r3, [pc, #288]	@ (80026d0 <HAL_ADC_Init+0x304>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6812      	ldr	r2, [r2, #0]
 80025b6:	69b9      	ldr	r1, [r7, #24]
 80025b8:	430b      	orrs	r3, r1
 80025ba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fee5 	bl	80023a6 <LL_ADC_INJ_IsConversionOngoing>
 80025dc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d17f      	bne.n	80026e4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d17c      	bne.n	80026e4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025ee:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025f6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002606:	f023 0302 	bic.w	r3, r3, #2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	69b9      	ldr	r1, [r7, #24]
 8002610:	430b      	orrs	r3, r1
 8002612:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d017      	beq.n	800264c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	691a      	ldr	r2, [r3, #16]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800262a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002634:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002638:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6911      	ldr	r1, [r2, #16]
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	430b      	orrs	r3, r1
 8002646:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800264a:	e013      	b.n	8002674 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800265a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800266c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002670:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800267a:	2b01      	cmp	r3, #1
 800267c:	d12a      	bne.n	80026d4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002688:	f023 0304 	bic.w	r3, r3, #4
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002694:	4311      	orrs	r1, r2
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800269a:	4311      	orrs	r1, r2
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026a0:	430a      	orrs	r2, r1
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f042 0201 	orr.w	r2, r2, #1
 80026ac:	611a      	str	r2, [r3, #16]
 80026ae:	e019      	b.n	80026e4 <HAL_ADC_Init+0x318>
 80026b0:	20000000 	.word	0x20000000
 80026b4:	053e2d63 	.word	0x053e2d63
 80026b8:	50000100 	.word	0x50000100
 80026bc:	50000400 	.word	0x50000400
 80026c0:	50000500 	.word	0x50000500
 80026c4:	50000600 	.word	0x50000600
 80026c8:	50000300 	.word	0x50000300
 80026cc:	50000700 	.word	0x50000700
 80026d0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	691a      	ldr	r2, [r3, #16]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0201 	bic.w	r2, r2, #1
 80026e2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d10c      	bne.n	8002706 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f023 010f 	bic.w	r1, r3, #15
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	1e5a      	subs	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	631a      	str	r2, [r3, #48]	@ 0x30
 8002704:	e007      	b.n	8002716 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 020f 	bic.w	r2, r2, #15
 8002714:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271a:	f023 0303 	bic.w	r3, r3, #3
 800271e:	f043 0201 	orr.w	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002726:	e007      	b.n	8002738 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272c:	f043 0210 	orr.w	r2, r3, #16
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002738:	7ffb      	ldrb	r3, [r7, #31]
}
 800273a:	4618      	mov	r0, r3
 800273c:	3724      	adds	r7, #36	@ 0x24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd90      	pop	{r4, r7, pc}
 8002742:	bf00      	nop

08002744 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002754:	d004      	beq.n	8002760 <HAL_ADC_Start+0x1c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a67      	ldr	r2, [pc, #412]	@ (80028f8 <HAL_ADC_Start+0x1b4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d101      	bne.n	8002764 <HAL_ADC_Start+0x20>
 8002760:	4b66      	ldr	r3, [pc, #408]	@ (80028fc <HAL_ADC_Start+0x1b8>)
 8002762:	e000      	b.n	8002766 <HAL_ADC_Start+0x22>
 8002764:	4b66      	ldr	r3, [pc, #408]	@ (8002900 <HAL_ADC_Start+0x1bc>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff fd4c 	bl	8002204 <LL_ADC_GetMultimode>
 800276c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fe04 	bl	8002380 <LL_ADC_REG_IsConversionOngoing>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	f040 80b4 	bne.w	80028e8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_ADC_Start+0x4a>
 800278a:	2302      	movs	r3, #2
 800278c:	e0af      	b.n	80028ee <HAL_ADC_Start+0x1aa>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 fd06 	bl	80031a8 <ADC_Enable>
 800279c:	4603      	mov	r3, r0
 800279e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027a0:	7dfb      	ldrb	r3, [r7, #23]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f040 809b 	bne.w	80028de <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80027b0:	f023 0301 	bic.w	r3, r3, #1
 80027b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a4d      	ldr	r2, [pc, #308]	@ (80028f8 <HAL_ADC_Start+0x1b4>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d009      	beq.n	80027da <HAL_ADC_Start+0x96>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a4e      	ldr	r2, [pc, #312]	@ (8002904 <HAL_ADC_Start+0x1c0>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d002      	beq.n	80027d6 <HAL_ADC_Start+0x92>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	e003      	b.n	80027de <HAL_ADC_Start+0x9a>
 80027d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002908 <HAL_ADC_Start+0x1c4>)
 80027d8:	e001      	b.n	80027de <HAL_ADC_Start+0x9a>
 80027da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6812      	ldr	r2, [r2, #0]
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d002      	beq.n	80027ec <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d105      	bne.n	80027f8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002804:	d106      	bne.n	8002814 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280a:	f023 0206 	bic.w	r2, r3, #6
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	661a      	str	r2, [r3, #96]	@ 0x60
 8002812:	e002      	b.n	800281a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	221c      	movs	r2, #28
 8002820:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a32      	ldr	r2, [pc, #200]	@ (80028f8 <HAL_ADC_Start+0x1b4>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d009      	beq.n	8002848 <HAL_ADC_Start+0x104>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a32      	ldr	r2, [pc, #200]	@ (8002904 <HAL_ADC_Start+0x1c0>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d002      	beq.n	8002844 <HAL_ADC_Start+0x100>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	e003      	b.n	800284c <HAL_ADC_Start+0x108>
 8002844:	4b30      	ldr	r3, [pc, #192]	@ (8002908 <HAL_ADC_Start+0x1c4>)
 8002846:	e001      	b.n	800284c <HAL_ADC_Start+0x108>
 8002848:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	4293      	cmp	r3, r2
 8002852:	d008      	beq.n	8002866 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d005      	beq.n	8002866 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	2b05      	cmp	r3, #5
 800285e:	d002      	beq.n	8002866 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	2b09      	cmp	r3, #9
 8002864:	d114      	bne.n	8002890 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d007      	beq.n	8002884 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002878:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800287c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fd65 	bl	8002358 <LL_ADC_REG_StartConversion>
 800288e:	e02d      	b.n	80028ec <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002894:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a15      	ldr	r2, [pc, #84]	@ (80028f8 <HAL_ADC_Start+0x1b4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d009      	beq.n	80028ba <HAL_ADC_Start+0x176>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a16      	ldr	r2, [pc, #88]	@ (8002904 <HAL_ADC_Start+0x1c0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d002      	beq.n	80028b6 <HAL_ADC_Start+0x172>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	e003      	b.n	80028be <HAL_ADC_Start+0x17a>
 80028b6:	4b14      	ldr	r3, [pc, #80]	@ (8002908 <HAL_ADC_Start+0x1c4>)
 80028b8:	e001      	b.n	80028be <HAL_ADC_Start+0x17a>
 80028ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028be:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00f      	beq.n	80028ec <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028dc:	e006      	b.n	80028ec <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80028e6:	e001      	b.n	80028ec <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028e8:	2302      	movs	r3, #2
 80028ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	50000100 	.word	0x50000100
 80028fc:	50000300 	.word	0x50000300
 8002900:	50000700 	.word	0x50000700
 8002904:	50000500 	.word	0x50000500
 8002908:	50000400 	.word	0x50000400

0800290c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b0b6      	sub	sp, #216	@ 0xd8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002942:	2b01      	cmp	r3, #1
 8002944:	d102      	bne.n	800294c <HAL_ADC_ConfigChannel+0x24>
 8002946:	2302      	movs	r3, #2
 8002948:	f000 bc13 	b.w	8003172 <HAL_ADC_ConfigChannel+0x84a>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff fd11 	bl	8002380 <LL_ADC_REG_IsConversionOngoing>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	f040 83f3 	bne.w	800314c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	6859      	ldr	r1, [r3, #4]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	f7ff fbca 	bl	800210c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fcff 	bl	8002380 <LL_ADC_REG_IsConversionOngoing>
 8002982:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff fd0b 	bl	80023a6 <LL_ADC_INJ_IsConversionOngoing>
 8002990:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002994:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002998:	2b00      	cmp	r3, #0
 800299a:	f040 81d9 	bne.w	8002d50 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800299e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f040 81d4 	bne.w	8002d50 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029b0:	d10f      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2200      	movs	r2, #0
 80029bc:	4619      	mov	r1, r3
 80029be:	f7ff fbd1 	bl	8002164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff fb8b 	bl	80020e6 <LL_ADC_SetSamplingTimeCommonConfig>
 80029d0:	e00e      	b.n	80029f0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	6819      	ldr	r1, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	461a      	mov	r2, r3
 80029e0:	f7ff fbc0 	bl	8002164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fb7b 	bl	80020e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	695a      	ldr	r2, [r3, #20]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	08db      	lsrs	r3, r3, #3
 80029fc:	f003 0303 	and.w	r3, r3, #3
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d022      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6818      	ldr	r0, [r3, #0]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	6919      	ldr	r1, [r3, #16]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a22:	f7ff fad5 	bl	8001fd0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6818      	ldr	r0, [r3, #0]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	6919      	ldr	r1, [r3, #16]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	461a      	mov	r2, r3
 8002a34:	f7ff fb21 	bl	800207a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d102      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x126>
 8002a48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a4c:	e000      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x128>
 8002a4e:	2300      	movs	r3, #0
 8002a50:	461a      	mov	r2, r3
 8002a52:	f7ff fb2d 	bl	80020b0 <LL_ADC_SetOffsetSaturation>
 8002a56:	e17b      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fada 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10a      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x15c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2100      	movs	r1, #0
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff facf 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	0e9b      	lsrs	r3, r3, #26
 8002a7e:	f003 021f 	and.w	r2, r3, #31
 8002a82:	e01e      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x19a>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fac4 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002aa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aa6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002aaa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	e004      	b.n	8002ac0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x1b2>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	0e9b      	lsrs	r3, r3, #26
 8002ad4:	f003 031f 	and.w	r3, r3, #31
 8002ad8:	e018      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x1e4>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002af2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002af6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002afe:	2320      	movs	r3, #32
 8002b00:	e004      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002b02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d106      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2200      	movs	r2, #0
 8002b16:	2100      	movs	r1, #0
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fa93 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2101      	movs	r1, #1
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff fa77 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10a      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x222>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fa6c 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	0e9b      	lsrs	r3, r3, #26
 8002b44:	f003 021f 	and.w	r2, r3, #31
 8002b48:	e01e      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x260>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fa61 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002b56:	4603      	mov	r3, r0
 8002b58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b60:	fa93 f3a3 	rbit	r3, r3
 8002b64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002b68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002b70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002b78:	2320      	movs	r3, #32
 8002b7a:	e004      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002b7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d105      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x278>
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	0e9b      	lsrs	r3, r3, #26
 8002b9a:	f003 031f 	and.w	r3, r3, #31
 8002b9e:	e018      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x2aa>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002bbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002bc4:	2320      	movs	r3, #32
 8002bc6:	e004      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002bc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bcc:	fab3 f383 	clz	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d106      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2101      	movs	r1, #1
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff fa30 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2102      	movs	r1, #2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fa14 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10a      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x2e8>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2102      	movs	r1, #2
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fa09 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002c06:	4603      	mov	r3, r0
 8002c08:	0e9b      	lsrs	r3, r3, #26
 8002c0a:	f003 021f 	and.w	r2, r3, #31
 8002c0e:	e01e      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x326>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2102      	movs	r1, #2
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff f9fe 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c26:	fa93 f3a3 	rbit	r3, r3
 8002c2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002c36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002c3e:	2320      	movs	r3, #32
 8002c40:	e004      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002c42:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c46:	fab3 f383 	clz	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d105      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x33e>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	0e9b      	lsrs	r3, r3, #26
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	e016      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x36c>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c72:	fa93 f3a3 	rbit	r3, r3
 8002c76:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002c78:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002c7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002c86:	2320      	movs	r3, #32
 8002c88:	e004      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002c8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c8e:	fab3 f383 	clz	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d106      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	2102      	movs	r1, #2
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff f9cf 	bl	8002044 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2103      	movs	r1, #3
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff f9b3 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10a      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x3aa>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2103      	movs	r1, #3
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff f9a8 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	0e9b      	lsrs	r3, r3, #26
 8002ccc:	f003 021f 	and.w	r2, r3, #31
 8002cd0:	e017      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x3da>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2103      	movs	r1, #3
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff f99d 	bl	8002018 <LL_ADC_GetOffsetChannel>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002cea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cec:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002cee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002cf4:	2320      	movs	r3, #32
 8002cf6:	e003      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cfa:	fab3 f383 	clz	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d105      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x3f2>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	0e9b      	lsrs	r3, r3, #26
 8002d14:	f003 031f 	and.w	r3, r3, #31
 8002d18:	e011      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x416>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d22:	fa93 f3a3 	rbit	r3, r3
 8002d26:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002d2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002d32:	2320      	movs	r3, #32
 8002d34:	e003      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002d36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d38:	fab3 f383 	clz	r3, r3
 8002d3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d106      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2200      	movs	r2, #0
 8002d48:	2103      	movs	r1, #3
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff f97a 	bl	8002044 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fad9 	bl	800230c <LL_ADC_IsEnabled>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f040 813d 	bne.w	8002fdc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6819      	ldr	r1, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f7ff fa24 	bl	80021bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	4aa2      	ldr	r2, [pc, #648]	@ (8003004 <HAL_ADC_ConfigChannel+0x6dc>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	f040 812e 	bne.w	8002fdc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10b      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x480>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	0e9b      	lsrs	r3, r3, #26
 8002d96:	3301      	adds	r3, #1
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	2b09      	cmp	r3, #9
 8002d9e:	bf94      	ite	ls
 8002da0:	2301      	movls	r3, #1
 8002da2:	2300      	movhi	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	e019      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x4b4>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002db0:	fa93 f3a3 	rbit	r3, r3
 8002db4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002db6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002db8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002dba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002dc0:	2320      	movs	r3, #32
 8002dc2:	e003      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002dc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dc6:	fab3 f383 	clz	r3, r3
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	3301      	adds	r3, #1
 8002dce:	f003 031f 	and.w	r3, r3, #31
 8002dd2:	2b09      	cmp	r3, #9
 8002dd4:	bf94      	ite	ls
 8002dd6:	2301      	movls	r3, #1
 8002dd8:	2300      	movhi	r3, #0
 8002dda:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d079      	beq.n	8002ed4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d107      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x4d4>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	0e9b      	lsrs	r3, r3, #26
 8002df2:	3301      	adds	r3, #1
 8002df4:	069b      	lsls	r3, r3, #26
 8002df6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dfa:	e015      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x500>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e0c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002e14:	2320      	movs	r3, #32
 8002e16:	e003      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002e18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	3301      	adds	r3, #1
 8002e22:	069b      	lsls	r3, r3, #26
 8002e24:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x520>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	0e9b      	lsrs	r3, r3, #26
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	f003 031f 	and.w	r3, r3, #31
 8002e40:	2101      	movs	r1, #1
 8002e42:	fa01 f303 	lsl.w	r3, r1, r3
 8002e46:	e017      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x550>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e58:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002e5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002e60:	2320      	movs	r3, #32
 8002e62:	e003      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002e64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	f003 031f 	and.w	r3, r3, #31
 8002e72:	2101      	movs	r1, #1
 8002e74:	fa01 f303 	lsl.w	r3, r1, r3
 8002e78:	ea42 0103 	orr.w	r1, r2, r3
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10a      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x576>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	0e9b      	lsrs	r3, r3, #26
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4613      	mov	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	4413      	add	r3, r2
 8002e9a:	051b      	lsls	r3, r3, #20
 8002e9c:	e018      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x5a8>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ea6:	fa93 f3a3 	rbit	r3, r3
 8002eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002eb6:	2320      	movs	r3, #32
 8002eb8:	e003      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	f003 021f 	and.w	r2, r3, #31
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed0:	430b      	orrs	r3, r1
 8002ed2:	e07e      	b.n	8002fd2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d107      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x5c8>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	0e9b      	lsrs	r3, r3, #26
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	069b      	lsls	r3, r3, #26
 8002eea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eee:	e015      	b.n	8002f1c <HAL_ADC_ConfigChannel+0x5f4>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f00:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002f08:	2320      	movs	r3, #32
 8002f0a:	e003      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0e:	fab3 f383 	clz	r3, r3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	3301      	adds	r3, #1
 8002f16:	069b      	lsls	r3, r3, #26
 8002f18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d109      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x614>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	0e9b      	lsrs	r3, r3, #26
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3a:	e017      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x644>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	fa93 f3a3 	rbit	r3, r3
 8002f48:	61fb      	str	r3, [r7, #28]
  return result;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002f54:	2320      	movs	r3, #32
 8002f56:	e003      	b.n	8002f60 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	fab3 f383 	clz	r3, r3
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f003 031f 	and.w	r3, r3, #31
 8002f66:	2101      	movs	r1, #1
 8002f68:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6c:	ea42 0103 	orr.w	r1, r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10d      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x670>
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	0e9b      	lsrs	r3, r3, #26
 8002f82:	3301      	adds	r3, #1
 8002f84:	f003 021f 	and.w	r2, r3, #31
 8002f88:	4613      	mov	r3, r2
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	4413      	add	r3, r2
 8002f8e:	3b1e      	subs	r3, #30
 8002f90:	051b      	lsls	r3, r3, #20
 8002f92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f96:	e01b      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x6a8>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	613b      	str	r3, [r7, #16]
  return result;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	e003      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f003 021f 	and.w	r2, r3, #31
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b1e      	subs	r3, #30
 8002fca:	051b      	lsls	r3, r3, #20
 8002fcc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fd0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f7ff f8c4 	bl	8002164 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4b09      	ldr	r3, [pc, #36]	@ (8003008 <HAL_ADC_ConfigChannel+0x6e0>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80be 	beq.w	8003166 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ff2:	d004      	beq.n	8002ffe <HAL_ADC_ConfigChannel+0x6d6>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a04      	ldr	r2, [pc, #16]	@ (800300c <HAL_ADC_ConfigChannel+0x6e4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d10a      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x6ec>
 8002ffe:	4b04      	ldr	r3, [pc, #16]	@ (8003010 <HAL_ADC_ConfigChannel+0x6e8>)
 8003000:	e009      	b.n	8003016 <HAL_ADC_ConfigChannel+0x6ee>
 8003002:	bf00      	nop
 8003004:	407f0000 	.word	0x407f0000
 8003008:	80080000 	.word	0x80080000
 800300c:	50000100 	.word	0x50000100
 8003010:	50000300 	.word	0x50000300
 8003014:	4b59      	ldr	r3, [pc, #356]	@ (800317c <HAL_ADC_ConfigChannel+0x854>)
 8003016:	4618      	mov	r0, r3
 8003018:	f7fe ffcc 	bl	8001fb4 <LL_ADC_GetCommonPathInternalCh>
 800301c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a56      	ldr	r2, [pc, #344]	@ (8003180 <HAL_ADC_ConfigChannel+0x858>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d004      	beq.n	8003034 <HAL_ADC_ConfigChannel+0x70c>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a55      	ldr	r2, [pc, #340]	@ (8003184 <HAL_ADC_ConfigChannel+0x85c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d13a      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003034:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003038:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d134      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003048:	d005      	beq.n	8003056 <HAL_ADC_ConfigChannel+0x72e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a4e      	ldr	r2, [pc, #312]	@ (8003188 <HAL_ADC_ConfigChannel+0x860>)
 8003050:	4293      	cmp	r3, r2
 8003052:	f040 8085 	bne.w	8003160 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800305e:	d004      	beq.n	800306a <HAL_ADC_ConfigChannel+0x742>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a49      	ldr	r2, [pc, #292]	@ (800318c <HAL_ADC_ConfigChannel+0x864>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d101      	bne.n	800306e <HAL_ADC_ConfigChannel+0x746>
 800306a:	4a49      	ldr	r2, [pc, #292]	@ (8003190 <HAL_ADC_ConfigChannel+0x868>)
 800306c:	e000      	b.n	8003070 <HAL_ADC_ConfigChannel+0x748>
 800306e:	4a43      	ldr	r2, [pc, #268]	@ (800317c <HAL_ADC_ConfigChannel+0x854>)
 8003070:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003074:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003078:	4619      	mov	r1, r3
 800307a:	4610      	mov	r0, r2
 800307c:	f7fe ff87 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003080:	4b44      	ldr	r3, [pc, #272]	@ (8003194 <HAL_ADC_ConfigChannel+0x86c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	099b      	lsrs	r3, r3, #6
 8003086:	4a44      	ldr	r2, [pc, #272]	@ (8003198 <HAL_ADC_ConfigChannel+0x870>)
 8003088:	fba2 2303 	umull	r2, r3, r2, r3
 800308c:	099b      	lsrs	r3, r3, #6
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	4613      	mov	r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800309a:	e002      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	3b01      	subs	r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f9      	bne.n	800309c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030a8:	e05a      	b.n	8003160 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a3b      	ldr	r2, [pc, #236]	@ (800319c <HAL_ADC_ConfigChannel+0x874>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d125      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d11f      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a31      	ldr	r2, [pc, #196]	@ (800318c <HAL_ADC_ConfigChannel+0x864>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d104      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x7ac>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a34      	ldr	r2, [pc, #208]	@ (80031a0 <HAL_ADC_ConfigChannel+0x878>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d047      	beq.n	8003164 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030dc:	d004      	beq.n	80030e8 <HAL_ADC_ConfigChannel+0x7c0>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a2a      	ldr	r2, [pc, #168]	@ (800318c <HAL_ADC_ConfigChannel+0x864>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d101      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x7c4>
 80030e8:	4a29      	ldr	r2, [pc, #164]	@ (8003190 <HAL_ADC_ConfigChannel+0x868>)
 80030ea:	e000      	b.n	80030ee <HAL_ADC_ConfigChannel+0x7c6>
 80030ec:	4a23      	ldr	r2, [pc, #140]	@ (800317c <HAL_ADC_ConfigChannel+0x854>)
 80030ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030f6:	4619      	mov	r1, r3
 80030f8:	4610      	mov	r0, r2
 80030fa:	f7fe ff48 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030fe:	e031      	b.n	8003164 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a27      	ldr	r2, [pc, #156]	@ (80031a4 <HAL_ADC_ConfigChannel+0x87c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d12d      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800310a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800310e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d127      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a1c      	ldr	r2, [pc, #112]	@ (800318c <HAL_ADC_ConfigChannel+0x864>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d022      	beq.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003128:	d004      	beq.n	8003134 <HAL_ADC_ConfigChannel+0x80c>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a17      	ldr	r2, [pc, #92]	@ (800318c <HAL_ADC_ConfigChannel+0x864>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d101      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x810>
 8003134:	4a16      	ldr	r2, [pc, #88]	@ (8003190 <HAL_ADC_ConfigChannel+0x868>)
 8003136:	e000      	b.n	800313a <HAL_ADC_ConfigChannel+0x812>
 8003138:	4a10      	ldr	r2, [pc, #64]	@ (800317c <HAL_ADC_ConfigChannel+0x854>)
 800313a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800313e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003142:	4619      	mov	r1, r3
 8003144:	4610      	mov	r0, r2
 8003146:	f7fe ff22 	bl	8001f8e <LL_ADC_SetCommonPathInternalCh>
 800314a:	e00c      	b.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003150:	f043 0220 	orr.w	r2, r3, #32
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800315e:	e002      	b.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003160:	bf00      	nop
 8003162:	e000      	b.n	8003166 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003164:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800316e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003172:	4618      	mov	r0, r3
 8003174:	37d8      	adds	r7, #216	@ 0xd8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	50000700 	.word	0x50000700
 8003180:	c3210000 	.word	0xc3210000
 8003184:	90c00010 	.word	0x90c00010
 8003188:	50000600 	.word	0x50000600
 800318c:	50000100 	.word	0x50000100
 8003190:	50000300 	.word	0x50000300
 8003194:	20000000 	.word	0x20000000
 8003198:	053e2d63 	.word	0x053e2d63
 800319c:	c7520000 	.word	0xc7520000
 80031a0:	50000500 	.word	0x50000500
 80031a4:	cb840000 	.word	0xcb840000

080031a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff f8a7 	bl	800230c <LL_ADC_IsEnabled>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d176      	bne.n	80032b2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	4b3c      	ldr	r3, [pc, #240]	@ (80032bc <ADC_Enable+0x114>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00d      	beq.n	80031ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d6:	f043 0210 	orr.w	r2, r3, #16
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	f043 0201 	orr.w	r2, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e062      	b.n	80032b4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff f862 	bl	80022bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003200:	d004      	beq.n	800320c <ADC_Enable+0x64>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a2e      	ldr	r2, [pc, #184]	@ (80032c0 <ADC_Enable+0x118>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d101      	bne.n	8003210 <ADC_Enable+0x68>
 800320c:	4b2d      	ldr	r3, [pc, #180]	@ (80032c4 <ADC_Enable+0x11c>)
 800320e:	e000      	b.n	8003212 <ADC_Enable+0x6a>
 8003210:	4b2d      	ldr	r3, [pc, #180]	@ (80032c8 <ADC_Enable+0x120>)
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe fece 	bl	8001fb4 <LL_ADC_GetCommonPathInternalCh>
 8003218:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800321a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800321e:	2b00      	cmp	r3, #0
 8003220:	d013      	beq.n	800324a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003222:	4b2a      	ldr	r3, [pc, #168]	@ (80032cc <ADC_Enable+0x124>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	099b      	lsrs	r3, r3, #6
 8003228:	4a29      	ldr	r2, [pc, #164]	@ (80032d0 <ADC_Enable+0x128>)
 800322a:	fba2 2303 	umull	r2, r3, r2, r3
 800322e:	099b      	lsrs	r3, r3, #6
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	4613      	mov	r3, r2
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	4413      	add	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800323c:	e002      	b.n	8003244 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	3b01      	subs	r3, #1
 8003242:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f9      	bne.n	800323e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800324a:	f7fe fe81 	bl	8001f50 <HAL_GetTick>
 800324e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003250:	e028      	b.n	80032a4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff f858 	bl	800230c <LL_ADC_IsEnabled>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d104      	bne.n	800326c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff f828 	bl	80022bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800326c:	f7fe fe70 	bl	8001f50 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d914      	bls.n	80032a4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	2b01      	cmp	r3, #1
 8003286:	d00d      	beq.n	80032a4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328c:	f043 0210 	orr.w	r2, r3, #16
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003298:	f043 0201 	orr.w	r2, r3, #1
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e007      	b.n	80032b4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d1cf      	bne.n	8003252 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	8000003f 	.word	0x8000003f
 80032c0:	50000100 	.word	0x50000100
 80032c4:	50000300 	.word	0x50000300
 80032c8:	50000700 	.word	0x50000700
 80032cc:	20000000 	.word	0x20000000
 80032d0:	053e2d63 	.word	0x053e2d63

080032d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff f826 	bl	8002332 <LL_ADC_IsDisableOngoing>
 80032e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff f80d 	bl	800230c <LL_ADC_IsEnabled>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d047      	beq.n	8003388 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d144      	bne.n	8003388 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 030d 	and.w	r3, r3, #13
 8003308:	2b01      	cmp	r3, #1
 800330a:	d10c      	bne.n	8003326 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe ffe7 	bl	80022e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2203      	movs	r2, #3
 800331c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800331e:	f7fe fe17 	bl	8001f50 <HAL_GetTick>
 8003322:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003324:	e029      	b.n	800337a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332a:	f043 0210 	orr.w	r2, r3, #16
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e023      	b.n	800338a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003342:	f7fe fe05 	bl	8001f50 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d914      	bls.n	800337a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	f043 0210 	orr.w	r2, r3, #16
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336e:	f043 0201 	orr.w	r2, r3, #1
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e007      	b.n	800338a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1dc      	bne.n	8003342 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <LL_ADC_IsEnabled>:
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d101      	bne.n	80033aa <LL_ADC_IsEnabled+0x18>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <LL_ADC_IsEnabled+0x1a>
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_ADC_StartCalibration>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80033ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	609a      	str	r2, [r3, #8]
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <LL_ADC_IsCalibrationOnGoing>:
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033fe:	d101      	bne.n	8003404 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003400:	2301      	movs	r3, #1
 8003402:	e000      	b.n	8003406 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <LL_ADC_REG_IsConversionOngoing>:
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	2b04      	cmp	r3, #4
 8003424:	d101      	bne.n	800342a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003442:	2300      	movs	r3, #0
 8003444:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <HAL_ADCEx_Calibration_Start+0x1c>
 8003450:	2302      	movs	r3, #2
 8003452:	e04d      	b.n	80034f0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff ff39 	bl	80032d4 <ADC_Disable>
 8003462:	4603      	mov	r3, r0
 8003464:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d136      	bne.n	80034da <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003470:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003474:	f023 0302 	bic.w	r3, r3, #2
 8003478:	f043 0202 	orr.w	r2, r3, #2
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6839      	ldr	r1, [r7, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff ff96 	bl	80033b8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800348c:	e014      	b.n	80034b8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	3301      	adds	r3, #1
 8003492:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4a18      	ldr	r2, [pc, #96]	@ (80034f8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d90d      	bls.n	80034b8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a0:	f023 0312 	bic.w	r3, r3, #18
 80034a4:	f043 0210 	orr.w	r2, r3, #16
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e01b      	b.n	80034f0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff94 	bl	80033ea <LL_ADC_IsCalibrationOnGoing>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1e2      	bne.n	800348e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034cc:	f023 0303 	bic.w	r3, r3, #3
 80034d0:	f043 0201 	orr.w	r2, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034d8:	e005      	b.n	80034e6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034de:	f043 0210 	orr.w	r2, r3, #16
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	0004de01 	.word	0x0004de01

080034fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b0a1      	sub	sp, #132	@ 0x84
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003512:	2b01      	cmp	r3, #1
 8003514:	d101      	bne.n	800351a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003516:	2302      	movs	r3, #2
 8003518:	e0e7      	b.n	80036ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003522:	2300      	movs	r3, #0
 8003524:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003526:	2300      	movs	r3, #0
 8003528:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003532:	d102      	bne.n	800353a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003534:	4b6f      	ldr	r3, [pc, #444]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	e009      	b.n	800354e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a6e      	ldr	r2, [pc, #440]	@ (80036f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d102      	bne.n	800354a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003544:	4b6d      	ldr	r3, [pc, #436]	@ (80036fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003546:	60bb      	str	r3, [r7, #8]
 8003548:	e001      	b.n	800354e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003558:	f043 0220 	orr.w	r2, r3, #32
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e0be      	b.n	80036ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff ff4f 	bl	8003412 <LL_ADC_REG_IsConversionOngoing>
 8003574:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff ff49 	bl	8003412 <LL_ADC_REG_IsConversionOngoing>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 80a0 	bne.w	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800358a:	2b00      	cmp	r3, #0
 800358c:	f040 809c 	bne.w	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003598:	d004      	beq.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a55      	ldr	r2, [pc, #340]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d101      	bne.n	80035a8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80035a4:	4b56      	ldr	r3, [pc, #344]	@ (8003700 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80035a6:	e000      	b.n	80035aa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80035a8:	4b56      	ldr	r3, [pc, #344]	@ (8003704 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80035aa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d04b      	beq.n	800364c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80035b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80035c6:	035b      	lsls	r3, r3, #13
 80035c8:	430b      	orrs	r3, r1
 80035ca:	431a      	orrs	r2, r3
 80035cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035d8:	d004      	beq.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a45      	ldr	r2, [pc, #276]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d10f      	bne.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80035e4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80035e8:	f7ff fed3 	bl	8003392 <LL_ADC_IsEnabled>
 80035ec:	4604      	mov	r4, r0
 80035ee:	4841      	ldr	r0, [pc, #260]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035f0:	f7ff fecf 	bl	8003392 <LL_ADC_IsEnabled>
 80035f4:	4603      	mov	r3, r0
 80035f6:	4323      	orrs	r3, r4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bf0c      	ite	eq
 80035fc:	2301      	moveq	r3, #1
 80035fe:	2300      	movne	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	e012      	b.n	800362a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003604:	483c      	ldr	r0, [pc, #240]	@ (80036f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003606:	f7ff fec4 	bl	8003392 <LL_ADC_IsEnabled>
 800360a:	4604      	mov	r4, r0
 800360c:	483b      	ldr	r0, [pc, #236]	@ (80036fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800360e:	f7ff fec0 	bl	8003392 <LL_ADC_IsEnabled>
 8003612:	4603      	mov	r3, r0
 8003614:	431c      	orrs	r4, r3
 8003616:	483c      	ldr	r0, [pc, #240]	@ (8003708 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003618:	f7ff febb 	bl	8003392 <LL_ADC_IsEnabled>
 800361c:	4603      	mov	r3, r0
 800361e:	4323      	orrs	r3, r4
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf0c      	ite	eq
 8003624:	2301      	moveq	r3, #1
 8003626:	2300      	movne	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d056      	beq.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800362e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003636:	f023 030f 	bic.w	r3, r3, #15
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	6811      	ldr	r1, [r2, #0]
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	6892      	ldr	r2, [r2, #8]
 8003642:	430a      	orrs	r2, r1
 8003644:	431a      	orrs	r2, r3
 8003646:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003648:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800364a:	e047      	b.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800364c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003654:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003656:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003660:	d004      	beq.n	800366c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a23      	ldr	r2, [pc, #140]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d10f      	bne.n	800368c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800366c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003670:	f7ff fe8f 	bl	8003392 <LL_ADC_IsEnabled>
 8003674:	4604      	mov	r4, r0
 8003676:	481f      	ldr	r0, [pc, #124]	@ (80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003678:	f7ff fe8b 	bl	8003392 <LL_ADC_IsEnabled>
 800367c:	4603      	mov	r3, r0
 800367e:	4323      	orrs	r3, r4
 8003680:	2b00      	cmp	r3, #0
 8003682:	bf0c      	ite	eq
 8003684:	2301      	moveq	r3, #1
 8003686:	2300      	movne	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	e012      	b.n	80036b2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800368c:	481a      	ldr	r0, [pc, #104]	@ (80036f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800368e:	f7ff fe80 	bl	8003392 <LL_ADC_IsEnabled>
 8003692:	4604      	mov	r4, r0
 8003694:	4819      	ldr	r0, [pc, #100]	@ (80036fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003696:	f7ff fe7c 	bl	8003392 <LL_ADC_IsEnabled>
 800369a:	4603      	mov	r3, r0
 800369c:	431c      	orrs	r4, r3
 800369e:	481a      	ldr	r0, [pc, #104]	@ (8003708 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80036a0:	f7ff fe77 	bl	8003392 <LL_ADC_IsEnabled>
 80036a4:	4603      	mov	r3, r0
 80036a6:	4323      	orrs	r3, r4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf0c      	ite	eq
 80036ac:	2301      	moveq	r3, #1
 80036ae:	2300      	movne	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d012      	beq.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036be:	f023 030f 	bic.w	r3, r3, #15
 80036c2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80036c4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036c6:	e009      	b.n	80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80036da:	e000      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80036e6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3784      	adds	r7, #132	@ 0x84
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd90      	pop	{r4, r7, pc}
 80036f2:	bf00      	nop
 80036f4:	50000100 	.word	0x50000100
 80036f8:	50000400 	.word	0x50000400
 80036fc:	50000500 	.word	0x50000500
 8003700:	50000300 	.word	0x50000300
 8003704:	50000700 	.word	0x50000700
 8003708:	50000600 	.word	0x50000600

0800370c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800371c:	4b0c      	ldr	r3, [pc, #48]	@ (8003750 <__NVIC_SetPriorityGrouping+0x44>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003728:	4013      	ands	r3, r2
 800372a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003734:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800373c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373e:	4a04      	ldr	r2, [pc, #16]	@ (8003750 <__NVIC_SetPriorityGrouping+0x44>)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	60d3      	str	r3, [r2, #12]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00

08003754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003758:	4b04      	ldr	r3, [pc, #16]	@ (800376c <__NVIC_GetPriorityGrouping+0x18>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	0a1b      	lsrs	r3, r3, #8
 800375e:	f003 0307 	and.w	r3, r3, #7
}
 8003762:	4618      	mov	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000ed00 	.word	0xe000ed00

08003770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377e:	2b00      	cmp	r3, #0
 8003780:	db0b      	blt.n	800379a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	f003 021f 	and.w	r2, r3, #31
 8003788:	4907      	ldr	r1, [pc, #28]	@ (80037a8 <__NVIC_EnableIRQ+0x38>)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	2001      	movs	r0, #1
 8003792:	fa00 f202 	lsl.w	r2, r0, r2
 8003796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	e000e100 	.word	0xe000e100

080037ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	6039      	str	r1, [r7, #0]
 80037b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	db0a      	blt.n	80037d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	490c      	ldr	r1, [pc, #48]	@ (80037f8 <__NVIC_SetPriority+0x4c>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	0112      	lsls	r2, r2, #4
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	440b      	add	r3, r1
 80037d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d4:	e00a      	b.n	80037ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	b2da      	uxtb	r2, r3
 80037da:	4908      	ldr	r1, [pc, #32]	@ (80037fc <__NVIC_SetPriority+0x50>)
 80037dc:	79fb      	ldrb	r3, [r7, #7]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	3b04      	subs	r3, #4
 80037e4:	0112      	lsls	r2, r2, #4
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	440b      	add	r3, r1
 80037ea:	761a      	strb	r2, [r3, #24]
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr
 80037f8:	e000e100 	.word	0xe000e100
 80037fc:	e000ed00 	.word	0xe000ed00

08003800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003800:	b480      	push	{r7}
 8003802:	b089      	sub	sp, #36	@ 0x24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	f1c3 0307 	rsb	r3, r3, #7
 800381a:	2b04      	cmp	r3, #4
 800381c:	bf28      	it	cs
 800381e:	2304      	movcs	r3, #4
 8003820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3304      	adds	r3, #4
 8003826:	2b06      	cmp	r3, #6
 8003828:	d902      	bls.n	8003830 <NVIC_EncodePriority+0x30>
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3b03      	subs	r3, #3
 800382e:	e000      	b.n	8003832 <NVIC_EncodePriority+0x32>
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003834:	f04f 32ff 	mov.w	r2, #4294967295
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43da      	mvns	r2, r3
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	401a      	ands	r2, r3
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003848:	f04f 31ff 	mov.w	r1, #4294967295
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	43d9      	mvns	r1, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003858:	4313      	orrs	r3, r2
         );
}
 800385a:	4618      	mov	r0, r3
 800385c:	3724      	adds	r7, #36	@ 0x24
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7ff ff4c 	bl	800370c <__NVIC_SetPriorityGrouping>
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800388a:	f7ff ff63 	bl	8003754 <__NVIC_GetPriorityGrouping>
 800388e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	6978      	ldr	r0, [r7, #20]
 8003896:	f7ff ffb3 	bl	8003800 <NVIC_EncodePriority>
 800389a:	4602      	mov	r2, r0
 800389c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038a0:	4611      	mov	r1, r2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff ff82 	bl	80037ac <__NVIC_SetPriority>
}
 80038a8:	bf00      	nop
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff ff56 	bl	8003770 <__NVIC_EnableIRQ>
}
 80038c4:	bf00      	nop
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d005      	beq.n	80038f0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2204      	movs	r2, #4
 80038e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
 80038ee:	e037      	b.n	8003960 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 020e 	bic.w	r2, r2, #14
 80038fe:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800390e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0201 	bic.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003924:	f003 021f 	and.w	r2, r3, #31
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	2101      	movs	r1, #1
 800392e:	fa01 f202 	lsl.w	r2, r1, r2
 8003932:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800393c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00c      	beq.n	8003960 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003950:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003954:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800395e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003970:	7bfb      	ldrb	r3, [r7, #15]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b084      	sub	sp, #16
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d00d      	beq.n	80039b2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2204      	movs	r2, #4
 800399a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	e047      	b.n	8003a42 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 020e 	bic.w	r2, r2, #14
 80039c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 0201 	bic.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	f003 021f 	and.w	r2, r3, #31
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	2101      	movs	r1, #1
 80039f0:	fa01 f202 	lsl.w	r2, r1, r2
 80039f4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039fe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00c      	beq.n	8003a22 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a16:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a20:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
    }
  }
  return status;
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003a5a:	e15a      	b.n	8003d12 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	2101      	movs	r1, #1
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	fa01 f303 	lsl.w	r3, r1, r3
 8003a68:	4013      	ands	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 814c 	beq.w	8003d0c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d005      	beq.n	8003a8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d130      	bne.n	8003aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	2203      	movs	r2, #3
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43db      	mvns	r3, r3
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	091b      	lsrs	r3, r3, #4
 8003ad8:	f003 0201 	and.w	r2, r3, #1
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d017      	beq.n	8003b2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	2203      	movs	r2, #3
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d123      	bne.n	8003b7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	08da      	lsrs	r2, r3, #3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	3208      	adds	r2, #8
 8003b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	220f      	movs	r2, #15
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	691a      	ldr	r2, [r3, #16]
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f003 0307 	and.w	r3, r3, #7
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	08da      	lsrs	r2, r3, #3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3208      	adds	r2, #8
 8003b78:	6939      	ldr	r1, [r7, #16]
 8003b7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	2203      	movs	r2, #3
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	4013      	ands	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 0203 	and.w	r2, r3, #3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f000 80a6 	beq.w	8003d0c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc0:	4b5b      	ldr	r3, [pc, #364]	@ (8003d30 <HAL_GPIO_Init+0x2e4>)
 8003bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8003d30 <HAL_GPIO_Init+0x2e4>)
 8003bc6:	f043 0301 	orr.w	r3, r3, #1
 8003bca:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bcc:	4b58      	ldr	r3, [pc, #352]	@ (8003d30 <HAL_GPIO_Init+0x2e4>)
 8003bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	60bb      	str	r3, [r7, #8]
 8003bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bd8:	4a56      	ldr	r2, [pc, #344]	@ (8003d34 <HAL_GPIO_Init+0x2e8>)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	089b      	lsrs	r3, r3, #2
 8003bde:	3302      	adds	r3, #2
 8003be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	f003 0303 	and.w	r3, r3, #3
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	220f      	movs	r2, #15
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c02:	d01f      	beq.n	8003c44 <HAL_GPIO_Init+0x1f8>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a4c      	ldr	r2, [pc, #304]	@ (8003d38 <HAL_GPIO_Init+0x2ec>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d019      	beq.n	8003c40 <HAL_GPIO_Init+0x1f4>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003d3c <HAL_GPIO_Init+0x2f0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d013      	beq.n	8003c3c <HAL_GPIO_Init+0x1f0>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a4a      	ldr	r2, [pc, #296]	@ (8003d40 <HAL_GPIO_Init+0x2f4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d00d      	beq.n	8003c38 <HAL_GPIO_Init+0x1ec>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a49      	ldr	r2, [pc, #292]	@ (8003d44 <HAL_GPIO_Init+0x2f8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d007      	beq.n	8003c34 <HAL_GPIO_Init+0x1e8>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a48      	ldr	r2, [pc, #288]	@ (8003d48 <HAL_GPIO_Init+0x2fc>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d101      	bne.n	8003c30 <HAL_GPIO_Init+0x1e4>
 8003c2c:	2305      	movs	r3, #5
 8003c2e:	e00a      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c30:	2306      	movs	r3, #6
 8003c32:	e008      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c34:	2304      	movs	r3, #4
 8003c36:	e006      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e004      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e002      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c44:	2300      	movs	r3, #0
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	f002 0203 	and.w	r2, r2, #3
 8003c4c:	0092      	lsls	r2, r2, #2
 8003c4e:	4093      	lsls	r3, r2
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c56:	4937      	ldr	r1, [pc, #220]	@ (8003d34 <HAL_GPIO_Init+0x2e8>)
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	089b      	lsrs	r3, r3, #2
 8003c5c:	3302      	adds	r3, #2
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c64:	4b39      	ldr	r3, [pc, #228]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	43db      	mvns	r3, r3
 8003c6e:	693a      	ldr	r2, [r7, #16]
 8003c70:	4013      	ands	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c88:	4a30      	ldr	r2, [pc, #192]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	43db      	mvns	r3, r3
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cb2:	4a26      	ldr	r2, [pc, #152]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003cb8:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	43db      	mvns	r3, r3
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d06:	4a11      	ldr	r2, [pc, #68]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f ae9d 	bne.w	8003a5c <HAL_GPIO_Init+0x10>
  }
}
 8003d22:	bf00      	nop
 8003d24:	bf00      	nop
 8003d26:	371c      	adds	r7, #28
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40010000 	.word	0x40010000
 8003d38:	48000400 	.word	0x48000400
 8003d3c:	48000800 	.word	0x48000800
 8003d40:	48000c00 	.word	0x48000c00
 8003d44:	48001000 	.word	0x48001000
 8003d48:	48001400 	.word	0x48001400
 8003d4c:	40010400 	.word	0x40010400

08003d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	807b      	strh	r3, [r7, #2]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d60:	787b      	ldrb	r3, [r7, #1]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d66:	887a      	ldrh	r2, [r7, #2]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d6c:	e002      	b.n	8003d74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d6e:	887a      	ldrh	r2, [r7, #2]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d92:	887a      	ldrh	r2, [r7, #2]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4013      	ands	r3, r2
 8003d98:	041a      	lsls	r2, r3, #16
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	43d9      	mvns	r1, r3
 8003d9e:	887b      	ldrh	r3, [r7, #2]
 8003da0:	400b      	ands	r3, r1
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	619a      	str	r2, [r3, #24]
}
 8003da8:	bf00      	nop
 8003daa:	3714      	adds	r7, #20
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003dbe:	4b08      	ldr	r3, [pc, #32]	@ (8003de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dc0:	695a      	ldr	r2, [r3, #20]
 8003dc2:	88fb      	ldrh	r3, [r7, #6]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d006      	beq.n	8003dd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dca:	4a05      	ldr	r2, [pc, #20]	@ (8003de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dcc:	88fb      	ldrh	r3, [r7, #6]
 8003dce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003dd0:	88fb      	ldrh	r3, [r7, #6]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f806 	bl	8003de4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003dd8:	bf00      	nop
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40010400 	.word	0x40010400

08003de4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
	...

08003dfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d141      	bne.n	8003e8e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e0a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e16:	d131      	bne.n	8003e7c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e18:	4b47      	ldr	r3, [pc, #284]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1e:	4a46      	ldr	r2, [pc, #280]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e28:	4b43      	ldr	r3, [pc, #268]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e30:	4a41      	ldr	r2, [pc, #260]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e38:	4b40      	ldr	r3, [pc, #256]	@ (8003f3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2232      	movs	r2, #50	@ 0x32
 8003e3e:	fb02 f303 	mul.w	r3, r2, r3
 8003e42:	4a3f      	ldr	r2, [pc, #252]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e44:	fba2 2303 	umull	r2, r3, r2, r3
 8003e48:	0c9b      	lsrs	r3, r3, #18
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e4e:	e002      	b.n	8003e56 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e56:	4b38      	ldr	r3, [pc, #224]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e62:	d102      	bne.n	8003e6a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f2      	bne.n	8003e50 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e6a:	4b33      	ldr	r3, [pc, #204]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e76:	d158      	bne.n	8003f2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e057      	b.n	8003f2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e82:	4a2d      	ldr	r2, [pc, #180]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e8c:	e04d      	b.n	8003f2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e94:	d141      	bne.n	8003f1a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e96:	4b28      	ldr	r3, [pc, #160]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea2:	d131      	bne.n	8003f08 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ea4:	4b24      	ldr	r3, [pc, #144]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eaa:	4a23      	ldr	r2, [pc, #140]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eb4:	4b20      	ldr	r3, [pc, #128]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ec2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2232      	movs	r2, #50	@ 0x32
 8003eca:	fb02 f303 	mul.w	r3, r2, r3
 8003ece:	4a1c      	ldr	r2, [pc, #112]	@ (8003f40 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed4:	0c9b      	lsrs	r3, r3, #18
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eda:	e002      	b.n	8003ee2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ee2:	4b15      	ldr	r3, [pc, #84]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eee:	d102      	bne.n	8003ef6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f2      	bne.n	8003edc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ef6:	4b10      	ldr	r3, [pc, #64]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f02:	d112      	bne.n	8003f2a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e011      	b.n	8003f2c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f08:	4b0b      	ldr	r3, [pc, #44]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f18:	e007      	b.n	8003f2a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f1a:	4b07      	ldr	r3, [pc, #28]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f22:	4a05      	ldr	r2, [pc, #20]	@ (8003f38 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f28:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	40007000 	.word	0x40007000
 8003f3c:	20000000 	.word	0x20000000
 8003f40:	431bde83 	.word	0x431bde83

08003f44 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4a04      	ldr	r2, [pc, #16]	@ (8003f60 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003f4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f52:	6093      	str	r3, [r2, #8]
}
 8003f54:	bf00      	nop
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40007000 	.word	0x40007000

08003f64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e2fe      	b.n	8004574 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d075      	beq.n	800406e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f82:	4b97      	ldr	r3, [pc, #604]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 030c 	and.w	r3, r3, #12
 8003f8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f8c:	4b94      	ldr	r3, [pc, #592]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f003 0303 	and.w	r3, r3, #3
 8003f94:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	2b0c      	cmp	r3, #12
 8003f9a:	d102      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x3e>
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d002      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x44>
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d10b      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa8:	4b8d      	ldr	r3, [pc, #564]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d05b      	beq.n	800406c <HAL_RCC_OscConfig+0x108>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d157      	bne.n	800406c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e2d9      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc8:	d106      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x74>
 8003fca:	4b85      	ldr	r3, [pc, #532]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a84      	ldr	r2, [pc, #528]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	e01d      	b.n	8004014 <HAL_RCC_OscConfig+0xb0>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fe0:	d10c      	bne.n	8003ffc <HAL_RCC_OscConfig+0x98>
 8003fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003fe8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fec:	6013      	str	r3, [r2, #0]
 8003fee:	4b7c      	ldr	r3, [pc, #496]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a7b      	ldr	r2, [pc, #492]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	e00b      	b.n	8004014 <HAL_RCC_OscConfig+0xb0>
 8003ffc:	4b78      	ldr	r3, [pc, #480]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a77      	ldr	r2, [pc, #476]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004006:	6013      	str	r3, [r2, #0]
 8004008:	4b75      	ldr	r3, [pc, #468]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a74      	ldr	r2, [pc, #464]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800400e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d013      	beq.n	8004044 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401c:	f7fd ff98 	bl	8001f50 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004024:	f7fd ff94 	bl	8001f50 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b64      	cmp	r3, #100	@ 0x64
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e29e      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004036:	4b6a      	ldr	r3, [pc, #424]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0xc0>
 8004042:	e014      	b.n	800406e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004044:	f7fd ff84 	bl	8001f50 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800404a:	e008      	b.n	800405e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800404c:	f7fd ff80 	bl	8001f50 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b64      	cmp	r3, #100	@ 0x64
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e28a      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800405e:	4b60      	ldr	r3, [pc, #384]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1f0      	bne.n	800404c <HAL_RCC_OscConfig+0xe8>
 800406a:	e000      	b.n	800406e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d075      	beq.n	8004166 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800407a:	4b59      	ldr	r3, [pc, #356]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 030c 	and.w	r3, r3, #12
 8004082:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004084:	4b56      	ldr	r3, [pc, #344]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0303 	and.w	r3, r3, #3
 800408c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b0c      	cmp	r3, #12
 8004092:	d102      	bne.n	800409a <HAL_RCC_OscConfig+0x136>
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d002      	beq.n	80040a0 <HAL_RCC_OscConfig+0x13c>
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	2b04      	cmp	r3, #4
 800409e:	d11f      	bne.n	80040e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040a0:	4b4f      	ldr	r3, [pc, #316]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_RCC_OscConfig+0x154>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e25d      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b8:	4b49      	ldr	r3, [pc, #292]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	061b      	lsls	r3, r3, #24
 80040c6:	4946      	ldr	r1, [pc, #280]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80040cc:	4b45      	ldr	r3, [pc, #276]	@ (80041e4 <HAL_RCC_OscConfig+0x280>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc fe23 	bl	8000d1c <HAL_InitTick>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d043      	beq.n	8004164 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e249      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d023      	beq.n	8004130 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e8:	4b3d      	ldr	r3, [pc, #244]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a3c      	ldr	r2, [pc, #240]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80040ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f4:	f7fd ff2c 	bl	8001f50 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040fc:	f7fd ff28 	bl	8001f50 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e232      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800410e:	4b34      	ldr	r3, [pc, #208]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0f0      	beq.n	80040fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800411a:	4b31      	ldr	r3, [pc, #196]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	061b      	lsls	r3, r3, #24
 8004128:	492d      	ldr	r1, [pc, #180]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800412a:	4313      	orrs	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
 800412e:	e01a      	b.n	8004166 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004130:	4b2b      	ldr	r3, [pc, #172]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2a      	ldr	r2, [pc, #168]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004136:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800413a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800413c:	f7fd ff08 	bl	8001f50 <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004144:	f7fd ff04 	bl	8001f50 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e20e      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004156:	4b22      	ldr	r3, [pc, #136]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1f0      	bne.n	8004144 <HAL_RCC_OscConfig+0x1e0>
 8004162:	e000      	b.n	8004166 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004164:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d041      	beq.n	80041f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d01c      	beq.n	80041b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800417a:	4b19      	ldr	r3, [pc, #100]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 800417c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004180:	4a17      	ldr	r2, [pc, #92]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418a:	f7fd fee1 	bl	8001f50 <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004192:	f7fd fedd 	bl	8001f50 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e1e7      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041a4:	4b0e      	ldr	r3, [pc, #56]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80041a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0ef      	beq.n	8004192 <HAL_RCC_OscConfig+0x22e>
 80041b2:	e020      	b.n	80041f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041b4:	4b0a      	ldr	r3, [pc, #40]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80041b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ba:	4a09      	ldr	r2, [pc, #36]	@ (80041e0 <HAL_RCC_OscConfig+0x27c>)
 80041bc:	f023 0301 	bic.w	r3, r3, #1
 80041c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041c4:	f7fd fec4 	bl	8001f50 <HAL_GetTick>
 80041c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041ca:	e00d      	b.n	80041e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041cc:	f7fd fec0 	bl	8001f50 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d906      	bls.n	80041e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e1ca      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
 80041de:	bf00      	nop
 80041e0:	40021000 	.word	0x40021000
 80041e4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041e8:	4b8c      	ldr	r3, [pc, #560]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80041ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1ea      	bne.n	80041cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0304 	and.w	r3, r3, #4
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 80a6 	beq.w	8004350 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004204:	2300      	movs	r3, #0
 8004206:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004208:	4b84      	ldr	r3, [pc, #528]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 800420a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_RCC_OscConfig+0x2b4>
 8004214:	2301      	movs	r3, #1
 8004216:	e000      	b.n	800421a <HAL_RCC_OscConfig+0x2b6>
 8004218:	2300      	movs	r3, #0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800421e:	4b7f      	ldr	r3, [pc, #508]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004222:	4a7e      	ldr	r2, [pc, #504]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004228:	6593      	str	r3, [r2, #88]	@ 0x58
 800422a:	4b7c      	ldr	r3, [pc, #496]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 800422c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004236:	2301      	movs	r3, #1
 8004238:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800423a:	4b79      	ldr	r3, [pc, #484]	@ (8004420 <HAL_RCC_OscConfig+0x4bc>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004242:	2b00      	cmp	r3, #0
 8004244:	d118      	bne.n	8004278 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004246:	4b76      	ldr	r3, [pc, #472]	@ (8004420 <HAL_RCC_OscConfig+0x4bc>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a75      	ldr	r2, [pc, #468]	@ (8004420 <HAL_RCC_OscConfig+0x4bc>)
 800424c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004252:	f7fd fe7d 	bl	8001f50 <HAL_GetTick>
 8004256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800425a:	f7fd fe79 	bl	8001f50 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e183      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426c:	4b6c      	ldr	r3, [pc, #432]	@ (8004420 <HAL_RCC_OscConfig+0x4bc>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0f0      	beq.n	800425a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d108      	bne.n	8004292 <HAL_RCC_OscConfig+0x32e>
 8004280:	4b66      	ldr	r3, [pc, #408]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004286:	4a65      	ldr	r2, [pc, #404]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004290:	e024      	b.n	80042dc <HAL_RCC_OscConfig+0x378>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	2b05      	cmp	r3, #5
 8004298:	d110      	bne.n	80042bc <HAL_RCC_OscConfig+0x358>
 800429a:	4b60      	ldr	r3, [pc, #384]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a0:	4a5e      	ldr	r2, [pc, #376]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042a2:	f043 0304 	orr.w	r3, r3, #4
 80042a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042aa:	4b5c      	ldr	r3, [pc, #368]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b0:	4a5a      	ldr	r2, [pc, #360]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042b2:	f043 0301 	orr.w	r3, r3, #1
 80042b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042ba:	e00f      	b.n	80042dc <HAL_RCC_OscConfig+0x378>
 80042bc:	4b57      	ldr	r3, [pc, #348]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	4a56      	ldr	r2, [pc, #344]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042c4:	f023 0301 	bic.w	r3, r3, #1
 80042c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042cc:	4b53      	ldr	r3, [pc, #332]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d2:	4a52      	ldr	r2, [pc, #328]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80042d4:	f023 0304 	bic.w	r3, r3, #4
 80042d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d016      	beq.n	8004312 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e4:	f7fd fe34 	bl	8001f50 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ea:	e00a      	b.n	8004302 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ec:	f7fd fe30 	bl	8001f50 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e138      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004302:	4b46      	ldr	r3, [pc, #280]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0ed      	beq.n	80042ec <HAL_RCC_OscConfig+0x388>
 8004310:	e015      	b.n	800433e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004312:	f7fd fe1d 	bl	8001f50 <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004318:	e00a      	b.n	8004330 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800431a:	f7fd fe19 	bl	8001f50 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004328:	4293      	cmp	r3, r2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e121      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004330:	4b3a      	ldr	r3, [pc, #232]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1ed      	bne.n	800431a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800433e:	7ffb      	ldrb	r3, [r7, #31]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d105      	bne.n	8004350 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004344:	4b35      	ldr	r3, [pc, #212]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004348:	4a34      	ldr	r2, [pc, #208]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 800434a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800434e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d03c      	beq.n	80043d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01c      	beq.n	800439e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004364:	4b2d      	ldr	r3, [pc, #180]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004366:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800436a:	4a2c      	ldr	r2, [pc, #176]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004374:	f7fd fdec 	bl	8001f50 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800437c:	f7fd fde8 	bl	8001f50 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e0f2      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800438e:	4b23      	ldr	r3, [pc, #140]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 8004390:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ef      	beq.n	800437c <HAL_RCC_OscConfig+0x418>
 800439c:	e01b      	b.n	80043d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800439e:	4b1f      	ldr	r3, [pc, #124]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043a4:	4a1d      	ldr	r2, [pc, #116]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043a6:	f023 0301 	bic.w	r3, r3, #1
 80043aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ae:	f7fd fdcf 	bl	8001f50 <HAL_GetTick>
 80043b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043b4:	e008      	b.n	80043c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043b6:	f7fd fdcb 	bl	8001f50 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d901      	bls.n	80043c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80043c4:	2303      	movs	r3, #3
 80043c6:	e0d5      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043c8:	4b14      	ldr	r3, [pc, #80]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1ef      	bne.n	80043b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f000 80c9 	beq.w	8004572 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043e0:	4b0e      	ldr	r3, [pc, #56]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 030c 	and.w	r3, r3, #12
 80043e8:	2b0c      	cmp	r3, #12
 80043ea:	f000 8083 	beq.w	80044f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d15e      	bne.n	80044b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043f6:	4b09      	ldr	r3, [pc, #36]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a08      	ldr	r2, [pc, #32]	@ (800441c <HAL_RCC_OscConfig+0x4b8>)
 80043fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004402:	f7fd fda5 	bl	8001f50 <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004408:	e00c      	b.n	8004424 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800440a:	f7fd fda1 	bl	8001f50 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d905      	bls.n	8004424 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e0ab      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
 800441c:	40021000 	.word	0x40021000
 8004420:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004424:	4b55      	ldr	r3, [pc, #340]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1ec      	bne.n	800440a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004430:	4b52      	ldr	r3, [pc, #328]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	4b52      	ldr	r3, [pc, #328]	@ (8004580 <HAL_RCC_OscConfig+0x61c>)
 8004436:	4013      	ands	r3, r2
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	6a11      	ldr	r1, [r2, #32]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004440:	3a01      	subs	r2, #1
 8004442:	0112      	lsls	r2, r2, #4
 8004444:	4311      	orrs	r1, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800444a:	0212      	lsls	r2, r2, #8
 800444c:	4311      	orrs	r1, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004452:	0852      	lsrs	r2, r2, #1
 8004454:	3a01      	subs	r2, #1
 8004456:	0552      	lsls	r2, r2, #21
 8004458:	4311      	orrs	r1, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800445e:	0852      	lsrs	r2, r2, #1
 8004460:	3a01      	subs	r2, #1
 8004462:	0652      	lsls	r2, r2, #25
 8004464:	4311      	orrs	r1, r2
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800446a:	06d2      	lsls	r2, r2, #27
 800446c:	430a      	orrs	r2, r1
 800446e:	4943      	ldr	r1, [pc, #268]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004470:	4313      	orrs	r3, r2
 8004472:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004474:	4b41      	ldr	r3, [pc, #260]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a40      	ldr	r2, [pc, #256]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 800447a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800447e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004480:	4b3e      	ldr	r3, [pc, #248]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	4a3d      	ldr	r2, [pc, #244]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800448a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fd fd60 	bl	8001f50 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fd fd5c 	bl	8001f50 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e066      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044a6:	4b35      	ldr	r3, [pc, #212]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f0      	beq.n	8004494 <HAL_RCC_OscConfig+0x530>
 80044b2:	e05e      	b.n	8004572 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b4:	4b31      	ldr	r3, [pc, #196]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a30      	ldr	r2, [pc, #192]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7fd fd46 	bl	8001f50 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c8:	f7fd fd42 	bl	8001f50 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e04c      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044da:	4b28      	ldr	r3, [pc, #160]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1f0      	bne.n	80044c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80044e6:	4b25      	ldr	r3, [pc, #148]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	4924      	ldr	r1, [pc, #144]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 80044ec:	4b25      	ldr	r3, [pc, #148]	@ (8004584 <HAL_RCC_OscConfig+0x620>)
 80044ee:	4013      	ands	r3, r2
 80044f0:	60cb      	str	r3, [r1, #12]
 80044f2:	e03e      	b.n	8004572 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e039      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004500:	4b1e      	ldr	r3, [pc, #120]	@ (800457c <HAL_RCC_OscConfig+0x618>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f003 0203 	and.w	r2, r3, #3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	429a      	cmp	r2, r3
 8004512:	d12c      	bne.n	800456e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	3b01      	subs	r3, #1
 8004520:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004522:	429a      	cmp	r2, r3
 8004524:	d123      	bne.n	800456e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004530:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004532:	429a      	cmp	r2, r3
 8004534:	d11b      	bne.n	800456e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004540:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004542:	429a      	cmp	r2, r3
 8004544:	d113      	bne.n	800456e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004550:	085b      	lsrs	r3, r3, #1
 8004552:	3b01      	subs	r3, #1
 8004554:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004556:	429a      	cmp	r2, r3
 8004558:	d109      	bne.n	800456e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004564:	085b      	lsrs	r3, r3, #1
 8004566:	3b01      	subs	r3, #1
 8004568:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800456a:	429a      	cmp	r2, r3
 800456c:	d001      	beq.n	8004572 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e000      	b.n	8004574 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3720      	adds	r7, #32
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40021000 	.word	0x40021000
 8004580:	019f800c 	.word	0x019f800c
 8004584:	feeefffc 	.word	0xfeeefffc

08004588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e11e      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b91      	ldr	r3, [pc, #580]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d910      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b8e      	ldr	r3, [pc, #568]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 020f 	bic.w	r2, r3, #15
 80045b6:	498c      	ldr	r1, [pc, #560]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b8a      	ldr	r3, [pc, #552]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e106      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d073      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2b03      	cmp	r3, #3
 80045e2:	d129      	bne.n	8004638 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045e4:	4b81      	ldr	r3, [pc, #516]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d101      	bne.n	80045f4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0f4      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80045f4:	f000 f9d0 	bl	8004998 <RCC_GetSysClockFreqFromPLLSource>
 80045f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	4a7c      	ldr	r2, [pc, #496]	@ (80047f0 <HAL_RCC_ClockConfig+0x268>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d93f      	bls.n	8004682 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004602:	4b7a      	ldr	r3, [pc, #488]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d009      	beq.n	8004622 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004616:	2b00      	cmp	r3, #0
 8004618:	d033      	beq.n	8004682 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800461e:	2b00      	cmp	r3, #0
 8004620:	d12f      	bne.n	8004682 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004622:	4b72      	ldr	r3, [pc, #456]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800462a:	4a70      	ldr	r2, [pc, #448]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 800462c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004630:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004632:	2380      	movs	r3, #128	@ 0x80
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e024      	b.n	8004682 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2b02      	cmp	r3, #2
 800463e:	d107      	bne.n	8004650 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004640:	4b6a      	ldr	r3, [pc, #424]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d109      	bne.n	8004660 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0c6      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004650:	4b66      	ldr	r3, [pc, #408]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e0be      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004660:	f000 f8ce 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 8004664:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4a61      	ldr	r2, [pc, #388]	@ (80047f0 <HAL_RCC_ClockConfig+0x268>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d909      	bls.n	8004682 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800466e:	4b5f      	ldr	r3, [pc, #380]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004676:	4a5d      	ldr	r2, [pc, #372]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800467c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800467e:	2380      	movs	r3, #128	@ 0x80
 8004680:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004682:	4b5a      	ldr	r3, [pc, #360]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f023 0203 	bic.w	r2, r3, #3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	4957      	ldr	r1, [pc, #348]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004690:	4313      	orrs	r3, r2
 8004692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004694:	f7fd fc5c 	bl	8001f50 <HAL_GetTick>
 8004698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	e00a      	b.n	80046b2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469c:	f7fd fc58 	bl	8001f50 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e095      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b2:	4b4e      	ldr	r3, [pc, #312]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 020c 	and.w	r2, r3, #12
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d1eb      	bne.n	800469c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d023      	beq.n	8004718 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046dc:	4b43      	ldr	r3, [pc, #268]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	4a42      	ldr	r2, [pc, #264]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80046e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80046e6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0308 	and.w	r3, r3, #8
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d007      	beq.n	8004704 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80046f4:	4b3d      	ldr	r3, [pc, #244]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046fc:	4a3b      	ldr	r2, [pc, #236]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80046fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004702:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004704:	4b39      	ldr	r3, [pc, #228]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	4936      	ldr	r1, [pc, #216]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004712:	4313      	orrs	r3, r2
 8004714:	608b      	str	r3, [r1, #8]
 8004716:	e008      	b.n	800472a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2b80      	cmp	r3, #128	@ 0x80
 800471c:	d105      	bne.n	800472a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800471e:	4b33      	ldr	r3, [pc, #204]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	4a32      	ldr	r2, [pc, #200]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004724:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004728:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800472a:	4b2f      	ldr	r3, [pc, #188]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d21d      	bcs.n	8004774 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004738:	4b2b      	ldr	r3, [pc, #172]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f023 020f 	bic.w	r2, r3, #15
 8004740:	4929      	ldr	r1, [pc, #164]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	4313      	orrs	r3, r2
 8004746:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004748:	f7fd fc02 	bl	8001f50 <HAL_GetTick>
 800474c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800474e:	e00a      	b.n	8004766 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004750:	f7fd fbfe 	bl	8001f50 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e03b      	b.n	80047de <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004766:	4b20      	ldr	r3, [pc, #128]	@ (80047e8 <HAL_RCC_ClockConfig+0x260>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d1ed      	bne.n	8004750 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0304 	and.w	r3, r3, #4
 800477c:	2b00      	cmp	r3, #0
 800477e:	d008      	beq.n	8004792 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004780:	4b1a      	ldr	r3, [pc, #104]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4917      	ldr	r1, [pc, #92]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 800478e:	4313      	orrs	r3, r2
 8004790:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800479e:	4b13      	ldr	r3, [pc, #76]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	490f      	ldr	r1, [pc, #60]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047b2:	f000 f825 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 80047b6:	4602      	mov	r2, r0
 80047b8:	4b0c      	ldr	r3, [pc, #48]	@ (80047ec <HAL_RCC_ClockConfig+0x264>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	091b      	lsrs	r3, r3, #4
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	490c      	ldr	r1, [pc, #48]	@ (80047f4 <HAL_RCC_ClockConfig+0x26c>)
 80047c4:	5ccb      	ldrb	r3, [r1, r3]
 80047c6:	f003 031f 	and.w	r3, r3, #31
 80047ca:	fa22 f303 	lsr.w	r3, r2, r3
 80047ce:	4a0a      	ldr	r2, [pc, #40]	@ (80047f8 <HAL_RCC_ClockConfig+0x270>)
 80047d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80047d2:	4b0a      	ldr	r3, [pc, #40]	@ (80047fc <HAL_RCC_ClockConfig+0x274>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fc faa0 	bl	8000d1c <HAL_InitTick>
 80047dc:	4603      	mov	r3, r0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3718      	adds	r7, #24
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	40022000 	.word	0x40022000
 80047ec:	40021000 	.word	0x40021000
 80047f0:	04c4b400 	.word	0x04c4b400
 80047f4:	080098d0 	.word	0x080098d0
 80047f8:	20000000 	.word	0x20000000
 80047fc:	20000004 	.word	0x20000004

08004800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004806:	4b2c      	ldr	r3, [pc, #176]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 030c 	and.w	r3, r3, #12
 800480e:	2b04      	cmp	r3, #4
 8004810:	d102      	bne.n	8004818 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004812:	4b2a      	ldr	r3, [pc, #168]	@ (80048bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	e047      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004818:	4b27      	ldr	r3, [pc, #156]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f003 030c 	and.w	r3, r3, #12
 8004820:	2b08      	cmp	r3, #8
 8004822:	d102      	bne.n	800482a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004824:	4b26      	ldr	r3, [pc, #152]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004826:	613b      	str	r3, [r7, #16]
 8004828:	e03e      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800482a:	4b23      	ldr	r3, [pc, #140]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 030c 	and.w	r3, r3, #12
 8004832:	2b0c      	cmp	r3, #12
 8004834:	d136      	bne.n	80048a4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004836:	4b20      	ldr	r3, [pc, #128]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004840:	4b1d      	ldr	r3, [pc, #116]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	091b      	lsrs	r3, r3, #4
 8004846:	f003 030f 	and.w	r3, r3, #15
 800484a:	3301      	adds	r3, #1
 800484c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2b03      	cmp	r3, #3
 8004852:	d10c      	bne.n	800486e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004854:	4a1a      	ldr	r2, [pc, #104]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	fbb2 f3f3 	udiv	r3, r2, r3
 800485c:	4a16      	ldr	r2, [pc, #88]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800485e:	68d2      	ldr	r2, [r2, #12]
 8004860:	0a12      	lsrs	r2, r2, #8
 8004862:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	617b      	str	r3, [r7, #20]
      break;
 800486c:	e00c      	b.n	8004888 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800486e:	4a13      	ldr	r2, [pc, #76]	@ (80048bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	fbb2 f3f3 	udiv	r3, r2, r3
 8004876:	4a10      	ldr	r2, [pc, #64]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004878:	68d2      	ldr	r2, [r2, #12]
 800487a:	0a12      	lsrs	r2, r2, #8
 800487c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004880:	fb02 f303 	mul.w	r3, r2, r3
 8004884:	617b      	str	r3, [r7, #20]
      break;
 8004886:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004888:	4b0b      	ldr	r3, [pc, #44]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	0e5b      	lsrs	r3, r3, #25
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	3301      	adds	r3, #1
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a0:	613b      	str	r3, [r7, #16]
 80048a2:	e001      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80048a8:	693b      	ldr	r3, [r7, #16]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000
 80048bc:	00f42400 	.word	0x00f42400
 80048c0:	016e3600 	.word	0x016e3600

080048c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048c8:	4b03      	ldr	r3, [pc, #12]	@ (80048d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80048ca:	681b      	ldr	r3, [r3, #0]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	20000000 	.word	0x20000000

080048dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80048e0:	f7ff fff0 	bl	80048c4 <HAL_RCC_GetHCLKFreq>
 80048e4:	4602      	mov	r2, r0
 80048e6:	4b06      	ldr	r3, [pc, #24]	@ (8004900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	0a1b      	lsrs	r3, r3, #8
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	4904      	ldr	r1, [pc, #16]	@ (8004904 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048f2:	5ccb      	ldrb	r3, [r1, r3]
 80048f4:	f003 031f 	and.w	r3, r3, #31
 80048f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40021000 	.word	0x40021000
 8004904:	080098e0 	.word	0x080098e0

08004908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800490c:	f7ff ffda 	bl	80048c4 <HAL_RCC_GetHCLKFreq>
 8004910:	4602      	mov	r2, r0
 8004912:	4b06      	ldr	r3, [pc, #24]	@ (800492c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	0adb      	lsrs	r3, r3, #11
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	4904      	ldr	r1, [pc, #16]	@ (8004930 <HAL_RCC_GetPCLK2Freq+0x28>)
 800491e:	5ccb      	ldrb	r3, [r1, r3]
 8004920:	f003 031f 	and.w	r3, r3, #31
 8004924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004928:	4618      	mov	r0, r3
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40021000 	.word	0x40021000
 8004930:	080098e0 	.word	0x080098e0

08004934 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	220f      	movs	r2, #15
 8004942:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004944:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 0203 	and.w	r2, r3, #3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004950:	4b0f      	ldr	r3, [pc, #60]	@ (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800495c:	4b0c      	ldr	r3, [pc, #48]	@ (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004968:	4b09      	ldr	r3, [pc, #36]	@ (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004976:	4b07      	ldr	r3, [pc, #28]	@ (8004994 <HAL_RCC_GetClockConfig+0x60>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 020f 	and.w	r2, r3, #15
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	601a      	str	r2, [r3, #0]
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	40021000 	.word	0x40021000
 8004994:	40022000 	.word	0x40022000

08004998 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004998:	b480      	push	{r7}
 800499a:	b087      	sub	sp, #28
 800499c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800499e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	091b      	lsrs	r3, r3, #4
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	3301      	adds	r3, #1
 80049b4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b03      	cmp	r3, #3
 80049ba:	d10c      	bne.n	80049d6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80049bc:	4a17      	ldr	r2, [pc, #92]	@ (8004a1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c4:	4a14      	ldr	r2, [pc, #80]	@ (8004a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049c6:	68d2      	ldr	r2, [r2, #12]
 80049c8:	0a12      	lsrs	r2, r2, #8
 80049ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80049ce:	fb02 f303 	mul.w	r3, r2, r3
 80049d2:	617b      	str	r3, [r7, #20]
    break;
 80049d4:	e00c      	b.n	80049f0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80049d6:	4a12      	ldr	r2, [pc, #72]	@ (8004a20 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	fbb2 f3f3 	udiv	r3, r2, r3
 80049de:	4a0e      	ldr	r2, [pc, #56]	@ (8004a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049e0:	68d2      	ldr	r2, [r2, #12]
 80049e2:	0a12      	lsrs	r2, r2, #8
 80049e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80049e8:	fb02 f303 	mul.w	r3, r2, r3
 80049ec:	617b      	str	r3, [r7, #20]
    break;
 80049ee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049f0:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	0e5b      	lsrs	r3, r3, #25
 80049f6:	f003 0303 	and.w	r3, r3, #3
 80049fa:	3301      	adds	r3, #1
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a08:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004a0a:	687b      	ldr	r3, [r7, #4]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	371c      	adds	r7, #28
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	016e3600 	.word	0x016e3600
 8004a20:	00f42400 	.word	0x00f42400

08004a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a30:	2300      	movs	r3, #0
 8004a32:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 8098 	beq.w	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a42:	2300      	movs	r3, #0
 8004a44:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a46:	4b43      	ldr	r3, [pc, #268]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10d      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a52:	4b40      	ldr	r3, [pc, #256]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	4a3f      	ldr	r2, [pc, #252]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a66:	60bb      	str	r3, [r7, #8]
 8004a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a6e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a39      	ldr	r2, [pc, #228]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a7a:	f7fd fa69 	bl	8001f50 <HAL_GetTick>
 8004a7e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a80:	e009      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a82:	f7fd fa65 	bl	8001f50 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d902      	bls.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	74fb      	strb	r3, [r7, #19]
        break;
 8004a94:	e005      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a96:	4b30      	ldr	r3, [pc, #192]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0ef      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004aa2:	7cfb      	ldrb	r3, [r7, #19]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d159      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d01e      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d019      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ac4:	4b23      	ldr	r3, [pc, #140]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ace:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ad0:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004af0:	4a18      	ldr	r2, [pc, #96]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d016      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b02:	f7fd fa25 	bl	8001f50 <HAL_GetTick>
 8004b06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b08:	e00b      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b0a:	f7fd fa21 	bl	8001f50 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d902      	bls.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	74fb      	strb	r3, [r7, #19]
            break;
 8004b20:	e006      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b22:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0ec      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004b30:	7cfb      	ldrb	r3, [r7, #19]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10b      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b44:	4903      	ldr	r1, [pc, #12]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004b4c:	e008      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	74bb      	strb	r3, [r7, #18]
 8004b52:	e005      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b5c:	7cfb      	ldrb	r3, [r7, #19]
 8004b5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b60:	7c7b      	ldrb	r3, [r7, #17]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d105      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b66:	4ba7      	ldr	r3, [pc, #668]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6a:	4aa6      	ldr	r2, [pc, #664]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b70:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00a      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b7e:	4ba1      	ldr	r3, [pc, #644]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b84:	f023 0203 	bic.w	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	499d      	ldr	r1, [pc, #628]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00a      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ba0:	4b98      	ldr	r3, [pc, #608]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba6:	f023 020c 	bic.w	r2, r3, #12
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	4995      	ldr	r1, [pc, #596]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0304 	and.w	r3, r3, #4
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bc2:	4b90      	ldr	r3, [pc, #576]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	498c      	ldr	r1, [pc, #560]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004be4:	4b87      	ldr	r3, [pc, #540]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	4984      	ldr	r1, [pc, #528]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0310 	and.w	r3, r3, #16
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c06:	4b7f      	ldr	r3, [pc, #508]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	497b      	ldr	r1, [pc, #492]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00a      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c28:	4b76      	ldr	r3, [pc, #472]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	4973      	ldr	r1, [pc, #460]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c4a:	4b6e      	ldr	r3, [pc, #440]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c50:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	496a      	ldr	r1, [pc, #424]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c6c:	4b65      	ldr	r3, [pc, #404]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c72:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	4962      	ldr	r1, [pc, #392]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	4959      	ldr	r1, [pc, #356]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004cb0:	4b54      	ldr	r3, [pc, #336]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cb6:	f023 0203 	bic.w	r2, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cbe:	4951      	ldr	r1, [pc, #324]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	4948      	ldr	r1, [pc, #288]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d015      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cf4:	4b43      	ldr	r3, [pc, #268]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d02:	4940      	ldr	r1, [pc, #256]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d12:	d105      	bne.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d14:	4b3b      	ldr	r3, [pc, #236]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	4a3a      	ldr	r2, [pc, #232]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d1e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d015      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d2c:	4b35      	ldr	r3, [pc, #212]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3a:	4932      	ldr	r1, [pc, #200]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d4a:	d105      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4a2c      	ldr	r2, [pc, #176]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d56:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d015      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004d64:	4b27      	ldr	r3, [pc, #156]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d6a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d72:	4924      	ldr	r1, [pc, #144]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d82:	d105      	bne.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d84:	4b1f      	ldr	r3, [pc, #124]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	4a1e      	ldr	r2, [pc, #120]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d8e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d015      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d9c:	4b19      	ldr	r3, [pc, #100]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004daa:	4916      	ldr	r1, [pc, #88]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dbc:	4b11      	ldr	r3, [pc, #68]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	4a10      	ldr	r2, [pc, #64]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dc6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d019      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	4908      	ldr	r1, [pc, #32]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004df2:	d109      	bne.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004df4:	4b03      	ldr	r3, [pc, #12]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	4a02      	ldr	r2, [pc, #8]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dfe:	60d3      	str	r3, [r2, #12]
 8004e00:	e002      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004e02:	bf00      	nop
 8004e04:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d015      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e14:	4b29      	ldr	r3, [pc, #164]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e1a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e22:	4926      	ldr	r1, [pc, #152]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e32:	d105      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004e34:	4b21      	ldr	r3, [pc, #132]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	4a20      	ldr	r2, [pc, #128]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e3e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d015      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e52:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e5a:	4918      	ldr	r1, [pc, #96]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6a:	d105      	bne.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004e6c:	4b13      	ldr	r3, [pc, #76]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	4a12      	ldr	r2, [pc, #72]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e76:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d015      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004e84:	4b0d      	ldr	r3, [pc, #52]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e92:	490a      	ldr	r1, [pc, #40]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ea2:	d105      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ea4:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	4a04      	ldr	r2, [pc, #16]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004eaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004eb0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40021000 	.word	0x40021000

08004ec0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e049      	b.n	8004f66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d106      	bne.n	8004eec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f841 	bl	8004f6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4619      	mov	r1, r3
 8004efe:	4610      	mov	r0, r2
 8004f00:	f000 fd4a 	bl	8005998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
	...

08004f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d001      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e054      	b.n	8005046 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0201 	orr.w	r2, r2, #1
 8004fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a26      	ldr	r2, [pc, #152]	@ (8005054 <HAL_TIM_Base_Start_IT+0xd0>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d022      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fc6:	d01d      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a22      	ldr	r2, [pc, #136]	@ (8005058 <HAL_TIM_Base_Start_IT+0xd4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d018      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a21      	ldr	r2, [pc, #132]	@ (800505c <HAL_TIM_Base_Start_IT+0xd8>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d013      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8005060 <HAL_TIM_Base_Start_IT+0xdc>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00e      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1e      	ldr	r2, [pc, #120]	@ (8005064 <HAL_TIM_Base_Start_IT+0xe0>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d009      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d004      	beq.n	8005004 <HAL_TIM_Base_Start_IT+0x80>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800506c <HAL_TIM_Base_Start_IT+0xe8>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d115      	bne.n	8005030 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <HAL_TIM_Base_Start_IT+0xec>)
 800500c:	4013      	ands	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2b06      	cmp	r3, #6
 8005014:	d015      	beq.n	8005042 <HAL_TIM_Base_Start_IT+0xbe>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501c:	d011      	beq.n	8005042 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f042 0201 	orr.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800502e:	e008      	b.n	8005042 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f042 0201 	orr.w	r2, r2, #1
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	e000      	b.n	8005044 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005042:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40012c00 	.word	0x40012c00
 8005058:	40000400 	.word	0x40000400
 800505c:	40000800 	.word	0x40000800
 8005060:	40000c00 	.word	0x40000c00
 8005064:	40013400 	.word	0x40013400
 8005068:	40014000 	.word	0x40014000
 800506c:	40015000 	.word	0x40015000
 8005070:	00010007 	.word	0x00010007

08005074 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e049      	b.n	800511a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7fc f838 	bl	8001110 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3304      	adds	r3, #4
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f000 fc70 	bl	8005998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d109      	bne.n	8005148 <HAL_TIM_PWM_Start+0x24>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b01      	cmp	r3, #1
 800513e:	bf14      	ite	ne
 8005140:	2301      	movne	r3, #1
 8005142:	2300      	moveq	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	e03c      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	2b04      	cmp	r3, #4
 800514c:	d109      	bne.n	8005162 <HAL_TIM_PWM_Start+0x3e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b01      	cmp	r3, #1
 8005158:	bf14      	ite	ne
 800515a:	2301      	movne	r3, #1
 800515c:	2300      	moveq	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	e02f      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d109      	bne.n	800517c <HAL_TIM_PWM_Start+0x58>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e022      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b0c      	cmp	r3, #12
 8005180:	d109      	bne.n	8005196 <HAL_TIM_PWM_Start+0x72>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	bf14      	ite	ne
 800518e:	2301      	movne	r3, #1
 8005190:	2300      	moveq	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	e015      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b10      	cmp	r3, #16
 800519a:	d109      	bne.n	80051b0 <HAL_TIM_PWM_Start+0x8c>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e008      	b.n	80051c2 <HAL_TIM_PWM_Start+0x9e>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	bf14      	ite	ne
 80051bc:	2301      	movne	r3, #1
 80051be:	2300      	moveq	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e0a6      	b.n	8005318 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <HAL_TIM_PWM_Start+0xb6>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d8:	e023      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0xc6>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051e8:	e01b      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_PWM_Start+0xd6>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051f8:	e013      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b0c      	cmp	r3, #12
 80051fe:	d104      	bne.n	800520a <HAL_TIM_PWM_Start+0xe6>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2202      	movs	r2, #2
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005208:	e00b      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b10      	cmp	r3, #16
 800520e:	d104      	bne.n	800521a <HAL_TIM_PWM_Start+0xf6>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005218:	e003      	b.n	8005222 <HAL_TIM_PWM_Start+0xfe>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2202      	movs	r2, #2
 800521e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2201      	movs	r2, #1
 8005228:	6839      	ldr	r1, [r7, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f001 f806 	bl	800623c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a3a      	ldr	r2, [pc, #232]	@ (8005320 <HAL_TIM_PWM_Start+0x1fc>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d018      	beq.n	800526c <HAL_TIM_PWM_Start+0x148>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a39      	ldr	r2, [pc, #228]	@ (8005324 <HAL_TIM_PWM_Start+0x200>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d013      	beq.n	800526c <HAL_TIM_PWM_Start+0x148>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a37      	ldr	r2, [pc, #220]	@ (8005328 <HAL_TIM_PWM_Start+0x204>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d00e      	beq.n	800526c <HAL_TIM_PWM_Start+0x148>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a36      	ldr	r2, [pc, #216]	@ (800532c <HAL_TIM_PWM_Start+0x208>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d009      	beq.n	800526c <HAL_TIM_PWM_Start+0x148>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a34      	ldr	r2, [pc, #208]	@ (8005330 <HAL_TIM_PWM_Start+0x20c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d004      	beq.n	800526c <HAL_TIM_PWM_Start+0x148>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a33      	ldr	r2, [pc, #204]	@ (8005334 <HAL_TIM_PWM_Start+0x210>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d101      	bne.n	8005270 <HAL_TIM_PWM_Start+0x14c>
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <HAL_TIM_PWM_Start+0x14e>
 8005270:	2300      	movs	r3, #0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d007      	beq.n	8005286 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005284:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a25      	ldr	r2, [pc, #148]	@ (8005320 <HAL_TIM_PWM_Start+0x1fc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d022      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005298:	d01d      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a26      	ldr	r2, [pc, #152]	@ (8005338 <HAL_TIM_PWM_Start+0x214>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d018      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a24      	ldr	r2, [pc, #144]	@ (800533c <HAL_TIM_PWM_Start+0x218>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d013      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a23      	ldr	r2, [pc, #140]	@ (8005340 <HAL_TIM_PWM_Start+0x21c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00e      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a19      	ldr	r2, [pc, #100]	@ (8005324 <HAL_TIM_PWM_Start+0x200>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d009      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a18      	ldr	r2, [pc, #96]	@ (8005328 <HAL_TIM_PWM_Start+0x204>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d004      	beq.n	80052d6 <HAL_TIM_PWM_Start+0x1b2>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a18      	ldr	r2, [pc, #96]	@ (8005334 <HAL_TIM_PWM_Start+0x210>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d115      	bne.n	8005302 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	4b19      	ldr	r3, [pc, #100]	@ (8005344 <HAL_TIM_PWM_Start+0x220>)
 80052de:	4013      	ands	r3, r2
 80052e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2b06      	cmp	r3, #6
 80052e6:	d015      	beq.n	8005314 <HAL_TIM_PWM_Start+0x1f0>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052ee:	d011      	beq.n	8005314 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005300:	e008      	b.n	8005314 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	e000      	b.n	8005316 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005314:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	40012c00 	.word	0x40012c00
 8005324:	40013400 	.word	0x40013400
 8005328:	40014000 	.word	0x40014000
 800532c:	40014400 	.word	0x40014400
 8005330:	40014800 	.word	0x40014800
 8005334:	40015000 	.word	0x40015000
 8005338:	40000400 	.word	0x40000400
 800533c:	40000800 	.word	0x40000800
 8005340:	40000c00 	.word	0x40000c00
 8005344:	00010007 	.word	0x00010007

08005348 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2200      	movs	r2, #0
 8005358:	6839      	ldr	r1, [r7, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f000 ff6e 	bl	800623c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a40      	ldr	r2, [pc, #256]	@ (8005468 <HAL_TIM_PWM_Stop+0x120>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d018      	beq.n	800539c <HAL_TIM_PWM_Stop+0x54>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a3f      	ldr	r2, [pc, #252]	@ (800546c <HAL_TIM_PWM_Stop+0x124>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d013      	beq.n	800539c <HAL_TIM_PWM_Stop+0x54>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a3d      	ldr	r2, [pc, #244]	@ (8005470 <HAL_TIM_PWM_Stop+0x128>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00e      	beq.n	800539c <HAL_TIM_PWM_Stop+0x54>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a3c      	ldr	r2, [pc, #240]	@ (8005474 <HAL_TIM_PWM_Stop+0x12c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d009      	beq.n	800539c <HAL_TIM_PWM_Stop+0x54>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a3a      	ldr	r2, [pc, #232]	@ (8005478 <HAL_TIM_PWM_Stop+0x130>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d004      	beq.n	800539c <HAL_TIM_PWM_Stop+0x54>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a39      	ldr	r2, [pc, #228]	@ (800547c <HAL_TIM_PWM_Stop+0x134>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d101      	bne.n	80053a0 <HAL_TIM_PWM_Stop+0x58>
 800539c:	2301      	movs	r3, #1
 800539e:	e000      	b.n	80053a2 <HAL_TIM_PWM_Stop+0x5a>
 80053a0:	2300      	movs	r3, #0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d017      	beq.n	80053d6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6a1a      	ldr	r2, [r3, #32]
 80053ac:	f241 1311 	movw	r3, #4369	@ 0x1111
 80053b0:	4013      	ands	r3, r2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10f      	bne.n	80053d6 <HAL_TIM_PWM_Stop+0x8e>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	f244 4344 	movw	r3, #17476	@ 0x4444
 80053c0:	4013      	ands	r3, r2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d107      	bne.n	80053d6 <HAL_TIM_PWM_Stop+0x8e>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6a1a      	ldr	r2, [r3, #32]
 80053dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80053e0:	4013      	ands	r3, r2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10f      	bne.n	8005406 <HAL_TIM_PWM_Stop+0xbe>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6a1a      	ldr	r2, [r3, #32]
 80053ec:	f244 4344 	movw	r3, #17476	@ 0x4444
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d107      	bne.n	8005406 <HAL_TIM_PWM_Stop+0xbe>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0201 	bic.w	r2, r2, #1
 8005404:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d104      	bne.n	8005416 <HAL_TIM_PWM_Stop+0xce>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005414:	e023      	b.n	800545e <HAL_TIM_PWM_Stop+0x116>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b04      	cmp	r3, #4
 800541a:	d104      	bne.n	8005426 <HAL_TIM_PWM_Stop+0xde>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005424:	e01b      	b.n	800545e <HAL_TIM_PWM_Stop+0x116>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b08      	cmp	r3, #8
 800542a:	d104      	bne.n	8005436 <HAL_TIM_PWM_Stop+0xee>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005434:	e013      	b.n	800545e <HAL_TIM_PWM_Stop+0x116>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b0c      	cmp	r3, #12
 800543a:	d104      	bne.n	8005446 <HAL_TIM_PWM_Stop+0xfe>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005444:	e00b      	b.n	800545e <HAL_TIM_PWM_Stop+0x116>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	2b10      	cmp	r3, #16
 800544a:	d104      	bne.n	8005456 <HAL_TIM_PWM_Stop+0x10e>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005454:	e003      	b.n	800545e <HAL_TIM_PWM_Stop+0x116>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3708      	adds	r7, #8
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	40012c00 	.word	0x40012c00
 800546c:	40013400 	.word	0x40013400
 8005470:	40014000 	.word	0x40014000
 8005474:	40014400 	.word	0x40014400
 8005478:	40014800 	.word	0x40014800
 800547c:	40015000 	.word	0x40015000

08005480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d020      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f003 0302 	and.w	r3, r3, #2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d01b      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f06f 0202 	mvn.w	r2, #2
 80054b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fa46 	bl	800595c <HAL_TIM_IC_CaptureCallback>
 80054d0:	e005      	b.n	80054de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 fa38 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f000 fa49 	bl	8005970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d020      	beq.n	8005530 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d01b      	beq.n	8005530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f06f 0204 	mvn.w	r2, #4
 8005500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2202      	movs	r2, #2
 8005506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 fa20 	bl	800595c <HAL_TIM_IC_CaptureCallback>
 800551c:	e005      	b.n	800552a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa12 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fa23 	bl	8005970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 0308 	and.w	r3, r3, #8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d020      	beq.n	800557c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f003 0308 	and.w	r3, r3, #8
 8005540:	2b00      	cmp	r3, #0
 8005542:	d01b      	beq.n	800557c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0208 	mvn.w	r2, #8
 800554c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2204      	movs	r2, #4
 8005552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f9fa 	bl	800595c <HAL_TIM_IC_CaptureCallback>
 8005568:	e005      	b.n	8005576 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f9ec 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f9fd 	bl	8005970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b00      	cmp	r3, #0
 8005584:	d020      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f003 0310 	and.w	r3, r3, #16
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01b      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f06f 0210 	mvn.w	r2, #16
 8005598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2208      	movs	r2, #8
 800559e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	69db      	ldr	r3, [r3, #28]
 80055a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f9d4 	bl	800595c <HAL_TIM_IC_CaptureCallback>
 80055b4:	e005      	b.n	80055c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f9c6 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f9d7 	bl	8005970 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00c      	beq.n	80055ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0201 	mvn.w	r2, #1
 80055e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fb fb5c 	bl	8000ca4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d104      	bne.n	8005600 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00c      	beq.n	800561a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f001 f94c 	bl	80068b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00c      	beq.n	800563e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562a:	2b00      	cmp	r3, #0
 800562c:	d007      	beq.n	800563e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f001 f944 	bl	80068c6 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00c      	beq.n	8005662 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800565a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 f991 	bl	8005984 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f003 0320 	and.w	r3, r3, #32
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00c      	beq.n	8005686 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	d007      	beq.n	8005686 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f06f 0220 	mvn.w	r2, #32
 800567e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f001 f90c 	bl	800689e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00c      	beq.n	80056aa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d007      	beq.n	80056aa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80056a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f001 f918 	bl	80068da <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00c      	beq.n	80056ce <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d007      	beq.n	80056ce <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80056c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f001 f910 	bl	80068ee <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00c      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d007      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80056ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 f908 	bl	8006902 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00c      	beq.n	8005716 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d007      	beq.n	8005716 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800570e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f001 f900 	bl	8006916 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005716:	bf00      	nop
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800572c:	2300      	movs	r3, #0
 800572e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005736:	2b01      	cmp	r3, #1
 8005738:	d101      	bne.n	800573e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800573a:	2302      	movs	r3, #2
 800573c:	e0ff      	b.n	800593e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b14      	cmp	r3, #20
 800574a:	f200 80f0 	bhi.w	800592e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800574e:	a201      	add	r2, pc, #4	@ (adr r2, 8005754 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005754:	080057a9 	.word	0x080057a9
 8005758:	0800592f 	.word	0x0800592f
 800575c:	0800592f 	.word	0x0800592f
 8005760:	0800592f 	.word	0x0800592f
 8005764:	080057e9 	.word	0x080057e9
 8005768:	0800592f 	.word	0x0800592f
 800576c:	0800592f 	.word	0x0800592f
 8005770:	0800592f 	.word	0x0800592f
 8005774:	0800582b 	.word	0x0800582b
 8005778:	0800592f 	.word	0x0800592f
 800577c:	0800592f 	.word	0x0800592f
 8005780:	0800592f 	.word	0x0800592f
 8005784:	0800586b 	.word	0x0800586b
 8005788:	0800592f 	.word	0x0800592f
 800578c:	0800592f 	.word	0x0800592f
 8005790:	0800592f 	.word	0x0800592f
 8005794:	080058ad 	.word	0x080058ad
 8005798:	0800592f 	.word	0x0800592f
 800579c:	0800592f 	.word	0x0800592f
 80057a0:	0800592f 	.word	0x0800592f
 80057a4:	080058ed 	.word	0x080058ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 f9a6 	bl	8005b00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	699a      	ldr	r2, [r3, #24]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0208 	orr.w	r2, r2, #8
 80057c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0204 	bic.w	r2, r2, #4
 80057d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6999      	ldr	r1, [r3, #24]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	691a      	ldr	r2, [r3, #16]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	619a      	str	r2, [r3, #24]
      break;
 80057e6:	e0a5      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fa20 	bl	8005c34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699a      	ldr	r2, [r3, #24]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6999      	ldr	r1, [r3, #24]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	021a      	lsls	r2, r3, #8
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	430a      	orrs	r2, r1
 8005826:	619a      	str	r2, [r3, #24]
      break;
 8005828:	e084      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68b9      	ldr	r1, [r7, #8]
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fa93 	bl	8005d5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69da      	ldr	r2, [r3, #28]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0208 	orr.w	r2, r2, #8
 8005844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69da      	ldr	r2, [r3, #28]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f022 0204 	bic.w	r2, r2, #4
 8005854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69d9      	ldr	r1, [r3, #28]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	691a      	ldr	r2, [r3, #16]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	61da      	str	r2, [r3, #28]
      break;
 8005868:	e064      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68b9      	ldr	r1, [r7, #8]
 8005870:	4618      	mov	r0, r3
 8005872:	f000 fb05 	bl	8005e80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	69da      	ldr	r2, [r3, #28]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	69da      	ldr	r2, [r3, #28]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69d9      	ldr	r1, [r3, #28]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	021a      	lsls	r2, r3, #8
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	61da      	str	r2, [r3, #28]
      break;
 80058aa:	e043      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68b9      	ldr	r1, [r7, #8]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 fb78 	bl	8005fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0208 	orr.w	r2, r2, #8
 80058c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 0204 	bic.w	r2, r2, #4
 80058d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	691a      	ldr	r2, [r3, #16]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80058ea:	e023      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 fbc2 	bl	800607c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005906:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005916:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	021a      	lsls	r2, r3, #8
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	430a      	orrs	r2, r1
 800592a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800592c:	e002      	b.n	8005934 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	75fb      	strb	r3, [r7, #23]
      break;
 8005932:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800593c:	7dfb      	ldrb	r3, [r7, #23]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3718      	adds	r7, #24
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop

08005948 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800598c:	bf00      	nop
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a4c      	ldr	r2, [pc, #304]	@ (8005adc <TIM_Base_SetConfig+0x144>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d017      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b6:	d013      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a49      	ldr	r2, [pc, #292]	@ (8005ae0 <TIM_Base_SetConfig+0x148>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00f      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a48      	ldr	r2, [pc, #288]	@ (8005ae4 <TIM_Base_SetConfig+0x14c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a47      	ldr	r2, [pc, #284]	@ (8005ae8 <TIM_Base_SetConfig+0x150>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a46      	ldr	r2, [pc, #280]	@ (8005aec <TIM_Base_SetConfig+0x154>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_Base_SetConfig+0x48>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a45      	ldr	r2, [pc, #276]	@ (8005af0 <TIM_Base_SetConfig+0x158>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d108      	bne.n	80059f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a39      	ldr	r2, [pc, #228]	@ (8005adc <TIM_Base_SetConfig+0x144>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d023      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a00:	d01f      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a36      	ldr	r2, [pc, #216]	@ (8005ae0 <TIM_Base_SetConfig+0x148>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d01b      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a35      	ldr	r2, [pc, #212]	@ (8005ae4 <TIM_Base_SetConfig+0x14c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d017      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a34      	ldr	r2, [pc, #208]	@ (8005ae8 <TIM_Base_SetConfig+0x150>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d013      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a33      	ldr	r2, [pc, #204]	@ (8005aec <TIM_Base_SetConfig+0x154>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00f      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a33      	ldr	r2, [pc, #204]	@ (8005af4 <TIM_Base_SetConfig+0x15c>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d00b      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a32      	ldr	r2, [pc, #200]	@ (8005af8 <TIM_Base_SetConfig+0x160>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d007      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a31      	ldr	r2, [pc, #196]	@ (8005afc <TIM_Base_SetConfig+0x164>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d003      	beq.n	8005a42 <TIM_Base_SetConfig+0xaa>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005af0 <TIM_Base_SetConfig+0x158>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d108      	bne.n	8005a54 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a18      	ldr	r2, [pc, #96]	@ (8005adc <TIM_Base_SetConfig+0x144>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d013      	beq.n	8005aa8 <TIM_Base_SetConfig+0x110>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a1a      	ldr	r2, [pc, #104]	@ (8005aec <TIM_Base_SetConfig+0x154>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d00f      	beq.n	8005aa8 <TIM_Base_SetConfig+0x110>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005af4 <TIM_Base_SetConfig+0x15c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00b      	beq.n	8005aa8 <TIM_Base_SetConfig+0x110>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a19      	ldr	r2, [pc, #100]	@ (8005af8 <TIM_Base_SetConfig+0x160>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d007      	beq.n	8005aa8 <TIM_Base_SetConfig+0x110>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a18      	ldr	r2, [pc, #96]	@ (8005afc <TIM_Base_SetConfig+0x164>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d003      	beq.n	8005aa8 <TIM_Base_SetConfig+0x110>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a13      	ldr	r2, [pc, #76]	@ (8005af0 <TIM_Base_SetConfig+0x158>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d103      	bne.n	8005ab0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	691a      	ldr	r2, [r3, #16]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d105      	bne.n	8005ace <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f023 0201 	bic.w	r2, r3, #1
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	611a      	str	r2, [r3, #16]
  }
}
 8005ace:	bf00      	nop
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	40012c00 	.word	0x40012c00
 8005ae0:	40000400 	.word	0x40000400
 8005ae4:	40000800 	.word	0x40000800
 8005ae8:	40000c00 	.word	0x40000c00
 8005aec:	40013400 	.word	0x40013400
 8005af0:	40015000 	.word	0x40015000
 8005af4:	40014000 	.word	0x40014000
 8005af8:	40014400 	.word	0x40014400
 8005afc:	40014800 	.word	0x40014800

08005b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f023 0201 	bic.w	r2, r3, #1
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f023 0303 	bic.w	r3, r3, #3
 8005b3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f023 0302 	bic.w	r3, r3, #2
 8005b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a30      	ldr	r2, [pc, #192]	@ (8005c1c <TIM_OC1_SetConfig+0x11c>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d013      	beq.n	8005b88 <TIM_OC1_SetConfig+0x88>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a2f      	ldr	r2, [pc, #188]	@ (8005c20 <TIM_OC1_SetConfig+0x120>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00f      	beq.n	8005b88 <TIM_OC1_SetConfig+0x88>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8005c24 <TIM_OC1_SetConfig+0x124>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00b      	beq.n	8005b88 <TIM_OC1_SetConfig+0x88>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a2d      	ldr	r2, [pc, #180]	@ (8005c28 <TIM_OC1_SetConfig+0x128>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d007      	beq.n	8005b88 <TIM_OC1_SetConfig+0x88>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a2c      	ldr	r2, [pc, #176]	@ (8005c2c <TIM_OC1_SetConfig+0x12c>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d003      	beq.n	8005b88 <TIM_OC1_SetConfig+0x88>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a2b      	ldr	r2, [pc, #172]	@ (8005c30 <TIM_OC1_SetConfig+0x130>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d10c      	bne.n	8005ba2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f023 0308 	bic.w	r3, r3, #8
 8005b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f023 0304 	bic.w	r3, r3, #4
 8005ba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c1c <TIM_OC1_SetConfig+0x11c>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d013      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xd2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a1c      	ldr	r2, [pc, #112]	@ (8005c20 <TIM_OC1_SetConfig+0x120>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00f      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xd2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c24 <TIM_OC1_SetConfig+0x124>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00b      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xd2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1a      	ldr	r2, [pc, #104]	@ (8005c28 <TIM_OC1_SetConfig+0x128>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d007      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xd2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a19      	ldr	r2, [pc, #100]	@ (8005c2c <TIM_OC1_SetConfig+0x12c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d003      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xd2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a18      	ldr	r2, [pc, #96]	@ (8005c30 <TIM_OC1_SetConfig+0x130>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d111      	bne.n	8005bf6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	621a      	str	r2, [r3, #32]
}
 8005c10:	bf00      	nop
 8005c12:	371c      	adds	r7, #28
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	40012c00 	.word	0x40012c00
 8005c20:	40013400 	.word	0x40013400
 8005c24:	40014000 	.word	0x40014000
 8005c28:	40014400 	.word	0x40014400
 8005c2c:	40014800 	.word	0x40014800
 8005c30:	40015000 	.word	0x40015000

08005c34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f023 0210 	bic.w	r2, r3, #16
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	021b      	lsls	r3, r3, #8
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f023 0320 	bic.w	r3, r3, #32
 8005c82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	011b      	lsls	r3, r3, #4
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a2c      	ldr	r2, [pc, #176]	@ (8005d44 <TIM_OC2_SetConfig+0x110>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d007      	beq.n	8005ca8 <TIM_OC2_SetConfig+0x74>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005d48 <TIM_OC2_SetConfig+0x114>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d003      	beq.n	8005ca8 <TIM_OC2_SetConfig+0x74>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d4c <TIM_OC2_SetConfig+0x118>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d10d      	bne.n	8005cc4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8005d44 <TIM_OC2_SetConfig+0x110>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d013      	beq.n	8005cf4 <TIM_OC2_SetConfig+0xc0>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <TIM_OC2_SetConfig+0x114>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00f      	beq.n	8005cf4 <TIM_OC2_SetConfig+0xc0>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d50 <TIM_OC2_SetConfig+0x11c>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00b      	beq.n	8005cf4 <TIM_OC2_SetConfig+0xc0>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a1d      	ldr	r2, [pc, #116]	@ (8005d54 <TIM_OC2_SetConfig+0x120>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d007      	beq.n	8005cf4 <TIM_OC2_SetConfig+0xc0>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d58 <TIM_OC2_SetConfig+0x124>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d003      	beq.n	8005cf4 <TIM_OC2_SetConfig+0xc0>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a17      	ldr	r2, [pc, #92]	@ (8005d4c <TIM_OC2_SetConfig+0x118>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d113      	bne.n	8005d1c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	695b      	ldr	r3, [r3, #20]
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685a      	ldr	r2, [r3, #4]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	621a      	str	r2, [r3, #32]
}
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40012c00 	.word	0x40012c00
 8005d48:	40013400 	.word	0x40013400
 8005d4c:	40015000 	.word	0x40015000
 8005d50:	40014000 	.word	0x40014000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800

08005d5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0303 	bic.w	r3, r3, #3
 8005d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005da8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	021b      	lsls	r3, r3, #8
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a2b      	ldr	r2, [pc, #172]	@ (8005e68 <TIM_OC3_SetConfig+0x10c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d007      	beq.n	8005dce <TIM_OC3_SetConfig+0x72>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8005e6c <TIM_OC3_SetConfig+0x110>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d003      	beq.n	8005dce <TIM_OC3_SetConfig+0x72>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a29      	ldr	r2, [pc, #164]	@ (8005e70 <TIM_OC3_SetConfig+0x114>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d10d      	bne.n	8005dea <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005dd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	021b      	lsls	r3, r3, #8
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005de8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a1e      	ldr	r2, [pc, #120]	@ (8005e68 <TIM_OC3_SetConfig+0x10c>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d013      	beq.n	8005e1a <TIM_OC3_SetConfig+0xbe>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a1d      	ldr	r2, [pc, #116]	@ (8005e6c <TIM_OC3_SetConfig+0x110>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d00f      	beq.n	8005e1a <TIM_OC3_SetConfig+0xbe>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8005e74 <TIM_OC3_SetConfig+0x118>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d00b      	beq.n	8005e1a <TIM_OC3_SetConfig+0xbe>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a1c      	ldr	r2, [pc, #112]	@ (8005e78 <TIM_OC3_SetConfig+0x11c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d007      	beq.n	8005e1a <TIM_OC3_SetConfig+0xbe>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005e7c <TIM_OC3_SetConfig+0x120>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d003      	beq.n	8005e1a <TIM_OC3_SetConfig+0xbe>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a16      	ldr	r2, [pc, #88]	@ (8005e70 <TIM_OC3_SetConfig+0x114>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d113      	bne.n	8005e42 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	621a      	str	r2, [r3, #32]
}
 8005e5c:	bf00      	nop
 8005e5e:	371c      	adds	r7, #28
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	40012c00 	.word	0x40012c00
 8005e6c:	40013400 	.word	0x40013400
 8005e70:	40015000 	.word	0x40015000
 8005e74:	40014000 	.word	0x40014000
 8005e78:	40014400 	.word	0x40014400
 8005e7c:	40014800 	.word	0x40014800

08005e80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	021b      	lsls	r3, r3, #8
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ece:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	031b      	lsls	r3, r3, #12
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a2c      	ldr	r2, [pc, #176]	@ (8005f90 <TIM_OC4_SetConfig+0x110>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d007      	beq.n	8005ef4 <TIM_OC4_SetConfig+0x74>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a2b      	ldr	r2, [pc, #172]	@ (8005f94 <TIM_OC4_SetConfig+0x114>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d003      	beq.n	8005ef4 <TIM_OC4_SetConfig+0x74>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a2a      	ldr	r2, [pc, #168]	@ (8005f98 <TIM_OC4_SetConfig+0x118>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d10d      	bne.n	8005f10 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005efa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	031b      	lsls	r3, r3, #12
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a1f      	ldr	r2, [pc, #124]	@ (8005f90 <TIM_OC4_SetConfig+0x110>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d013      	beq.n	8005f40 <TIM_OC4_SetConfig+0xc0>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005f94 <TIM_OC4_SetConfig+0x114>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d00f      	beq.n	8005f40 <TIM_OC4_SetConfig+0xc0>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a1e      	ldr	r2, [pc, #120]	@ (8005f9c <TIM_OC4_SetConfig+0x11c>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00b      	beq.n	8005f40 <TIM_OC4_SetConfig+0xc0>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a1d      	ldr	r2, [pc, #116]	@ (8005fa0 <TIM_OC4_SetConfig+0x120>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d007      	beq.n	8005f40 <TIM_OC4_SetConfig+0xc0>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a1c      	ldr	r2, [pc, #112]	@ (8005fa4 <TIM_OC4_SetConfig+0x124>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d003      	beq.n	8005f40 <TIM_OC4_SetConfig+0xc0>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a17      	ldr	r2, [pc, #92]	@ (8005f98 <TIM_OC4_SetConfig+0x118>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d113      	bne.n	8005f68 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f46:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f4e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	695b      	ldr	r3, [r3, #20]
 8005f54:	019b      	lsls	r3, r3, #6
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	621a      	str	r2, [r3, #32]
}
 8005f82:	bf00      	nop
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	40012c00 	.word	0x40012c00
 8005f94:	40013400 	.word	0x40013400
 8005f98:	40015000 	.word	0x40015000
 8005f9c:	40014000 	.word	0x40014000
 8005fa0:	40014400 	.word	0x40014400
 8005fa4:	40014800 	.word	0x40014800

08005fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005fec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	041b      	lsls	r3, r3, #16
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a19      	ldr	r2, [pc, #100]	@ (8006064 <TIM_OC5_SetConfig+0xbc>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d013      	beq.n	800602a <TIM_OC5_SetConfig+0x82>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a18      	ldr	r2, [pc, #96]	@ (8006068 <TIM_OC5_SetConfig+0xc0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d00f      	beq.n	800602a <TIM_OC5_SetConfig+0x82>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a17      	ldr	r2, [pc, #92]	@ (800606c <TIM_OC5_SetConfig+0xc4>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d00b      	beq.n	800602a <TIM_OC5_SetConfig+0x82>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a16      	ldr	r2, [pc, #88]	@ (8006070 <TIM_OC5_SetConfig+0xc8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d007      	beq.n	800602a <TIM_OC5_SetConfig+0x82>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a15      	ldr	r2, [pc, #84]	@ (8006074 <TIM_OC5_SetConfig+0xcc>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d003      	beq.n	800602a <TIM_OC5_SetConfig+0x82>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a14      	ldr	r2, [pc, #80]	@ (8006078 <TIM_OC5_SetConfig+0xd0>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d109      	bne.n	800603e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006030:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	021b      	lsls	r3, r3, #8
 8006038:	697a      	ldr	r2, [r7, #20]
 800603a:	4313      	orrs	r3, r2
 800603c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	697a      	ldr	r2, [r7, #20]
 8006042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685a      	ldr	r2, [r3, #4]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	621a      	str	r2, [r3, #32]
}
 8006058:	bf00      	nop
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr
 8006064:	40012c00 	.word	0x40012c00
 8006068:	40013400 	.word	0x40013400
 800606c:	40014000 	.word	0x40014000
 8006070:	40014400 	.word	0x40014400
 8006074:	40014800 	.word	0x40014800
 8006078:	40015000 	.word	0x40015000

0800607c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	021b      	lsls	r3, r3, #8
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	051b      	lsls	r3, r3, #20
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a1a      	ldr	r2, [pc, #104]	@ (800613c <TIM_OC6_SetConfig+0xc0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d013      	beq.n	8006100 <TIM_OC6_SetConfig+0x84>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a19      	ldr	r2, [pc, #100]	@ (8006140 <TIM_OC6_SetConfig+0xc4>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00f      	beq.n	8006100 <TIM_OC6_SetConfig+0x84>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a18      	ldr	r2, [pc, #96]	@ (8006144 <TIM_OC6_SetConfig+0xc8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d00b      	beq.n	8006100 <TIM_OC6_SetConfig+0x84>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a17      	ldr	r2, [pc, #92]	@ (8006148 <TIM_OC6_SetConfig+0xcc>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d007      	beq.n	8006100 <TIM_OC6_SetConfig+0x84>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a16      	ldr	r2, [pc, #88]	@ (800614c <TIM_OC6_SetConfig+0xd0>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d003      	beq.n	8006100 <TIM_OC6_SetConfig+0x84>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a15      	ldr	r2, [pc, #84]	@ (8006150 <TIM_OC6_SetConfig+0xd4>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d109      	bne.n	8006114 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006106:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	695b      	ldr	r3, [r3, #20]
 800610c:	029b      	lsls	r3, r3, #10
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	4313      	orrs	r3, r2
 8006112:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	40012c00 	.word	0x40012c00
 8006140:	40013400 	.word	0x40013400
 8006144:	40014000 	.word	0x40014000
 8006148:	40014400 	.word	0x40014400
 800614c:	40014800 	.word	0x40014800
 8006150:	40015000 	.word	0x40015000

08006154 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6a1b      	ldr	r3, [r3, #32]
 800616c:	f023 0201 	bic.w	r2, r3, #1
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a28      	ldr	r2, [pc, #160]	@ (8006220 <TIM_TI1_SetConfig+0xcc>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d01b      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006188:	d017      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4a25      	ldr	r2, [pc, #148]	@ (8006224 <TIM_TI1_SetConfig+0xd0>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d013      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4a24      	ldr	r2, [pc, #144]	@ (8006228 <TIM_TI1_SetConfig+0xd4>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00f      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4a23      	ldr	r2, [pc, #140]	@ (800622c <TIM_TI1_SetConfig+0xd8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00b      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4a22      	ldr	r2, [pc, #136]	@ (8006230 <TIM_TI1_SetConfig+0xdc>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d007      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	4a21      	ldr	r2, [pc, #132]	@ (8006234 <TIM_TI1_SetConfig+0xe0>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d003      	beq.n	80061ba <TIM_TI1_SetConfig+0x66>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4a20      	ldr	r2, [pc, #128]	@ (8006238 <TIM_TI1_SetConfig+0xe4>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d101      	bne.n	80061be <TIM_TI1_SetConfig+0x6a>
 80061ba:	2301      	movs	r3, #1
 80061bc:	e000      	b.n	80061c0 <TIM_TI1_SetConfig+0x6c>
 80061be:	2300      	movs	r3, #0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d008      	beq.n	80061d6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f023 0303 	bic.w	r3, r3, #3
 80061ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	e003      	b.n	80061de <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f043 0301 	orr.w	r3, r3, #1
 80061dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	011b      	lsls	r3, r3, #4
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	f023 030a 	bic.w	r3, r3, #10
 80061f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f003 030a 	and.w	r3, r3, #10
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40012c00 	.word	0x40012c00
 8006224:	40000400 	.word	0x40000400
 8006228:	40000800 	.word	0x40000800
 800622c:	40000c00 	.word	0x40000c00
 8006230:	40013400 	.word	0x40013400
 8006234:	40014000 	.word	0x40014000
 8006238:	40015000 	.word	0x40015000

0800623c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f003 031f 	and.w	r3, r3, #31
 800624e:	2201      	movs	r2, #1
 8006250:	fa02 f303 	lsl.w	r3, r2, r3
 8006254:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a1a      	ldr	r2, [r3, #32]
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	43db      	mvns	r3, r3
 800625e:	401a      	ands	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a1a      	ldr	r2, [r3, #32]
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f003 031f 	and.w	r3, r3, #31
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	fa01 f303 	lsl.w	r3, r1, r3
 8006274:	431a      	orrs	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	621a      	str	r2, [r3, #32]
}
 800627a:	bf00      	nop
 800627c:	371c      	adds	r7, #28
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b08a      	sub	sp, #40	@ 0x28
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e0a0      	b.n	80063dc <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fa ff4e 	bl	8001150 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	3304      	adds	r3, #4
 80062c4:	4619      	mov	r1, r3
 80062c6:	4610      	mov	r0, r2
 80062c8:	f7ff fb66 	bl	8005998 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	6819      	ldr	r1, [r3, #0]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2203      	movs	r2, #3
 80062da:	f7ff ff3b 	bl	8006154 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699a      	ldr	r2, [r3, #24]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 020c 	bic.w	r2, r2, #12
 80062ec:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6999      	ldr	r1, [r3, #24]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	430a      	orrs	r2, r1
 80062fe:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800630e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800631e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006322:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006332:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	6812      	ldr	r2, [r2, #0]
 800633e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006342:	f023 0307 	bic.w	r3, r3, #7
 8006346:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689a      	ldr	r2, [r3, #8]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0204 	orr.w	r2, r2, #4
 8006356:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006358:	2300      	movs	r3, #0
 800635a:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800635c:	2300      	movs	r3, #0
 800635e:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006360:	2370      	movs	r3, #112	@ 0x70
 8006362:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006364:	2300      	movs	r3, #0
 8006366:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006368:	2300      	movs	r3, #0
 800636a:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f107 020c 	add.w	r2, r7, #12
 800637e:	4611      	mov	r1, r2
 8006380:	4618      	mov	r0, r3
 8006382:	f7ff fc57 	bl	8005c34 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	6812      	ldr	r2, [r2, #0]
 8006390:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006398:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80063a8:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3728      	adds	r7, #40	@ 0x28
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d109      	bne.n	8006408 <HAL_TIMEx_PWMN_Start+0x24>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	bf14      	ite	ne
 8006400:	2301      	movne	r3, #1
 8006402:	2300      	moveq	r3, #0
 8006404:	b2db      	uxtb	r3, r3
 8006406:	e022      	b.n	800644e <HAL_TIMEx_PWMN_Start+0x6a>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b04      	cmp	r3, #4
 800640c:	d109      	bne.n	8006422 <HAL_TIMEx_PWMN_Start+0x3e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	bf14      	ite	ne
 800641a:	2301      	movne	r3, #1
 800641c:	2300      	moveq	r3, #0
 800641e:	b2db      	uxtb	r3, r3
 8006420:	e015      	b.n	800644e <HAL_TIMEx_PWMN_Start+0x6a>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d109      	bne.n	800643c <HAL_TIMEx_PWMN_Start+0x58>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800642e:	b2db      	uxtb	r3, r3
 8006430:	2b01      	cmp	r3, #1
 8006432:	bf14      	ite	ne
 8006434:	2301      	movne	r3, #1
 8006436:	2300      	moveq	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	e008      	b.n	800644e <HAL_TIMEx_PWMN_Start+0x6a>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	bf14      	ite	ne
 8006448:	2301      	movne	r3, #1
 800644a:	2300      	moveq	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e073      	b.n	800653e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d104      	bne.n	8006466 <HAL_TIMEx_PWMN_Start+0x82>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006464:	e013      	b.n	800648e <HAL_TIMEx_PWMN_Start+0xaa>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	2b04      	cmp	r3, #4
 800646a:	d104      	bne.n	8006476 <HAL_TIMEx_PWMN_Start+0x92>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2202      	movs	r2, #2
 8006470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006474:	e00b      	b.n	800648e <HAL_TIMEx_PWMN_Start+0xaa>
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b08      	cmp	r3, #8
 800647a:	d104      	bne.n	8006486 <HAL_TIMEx_PWMN_Start+0xa2>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006484:	e003      	b.n	800648e <HAL_TIMEx_PWMN_Start+0xaa>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2202      	movs	r2, #2
 800648a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2204      	movs	r2, #4
 8006494:	6839      	ldr	r1, [r7, #0]
 8006496:	4618      	mov	r0, r3
 8006498:	f000 fa47 	bl	800692a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064aa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a25      	ldr	r2, [pc, #148]	@ (8006548 <HAL_TIMEx_PWMN_Start+0x164>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d022      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064be:	d01d      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a21      	ldr	r2, [pc, #132]	@ (800654c <HAL_TIMEx_PWMN_Start+0x168>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d018      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a20      	ldr	r2, [pc, #128]	@ (8006550 <HAL_TIMEx_PWMN_Start+0x16c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d013      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006554 <HAL_TIMEx_PWMN_Start+0x170>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d00e      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1d      	ldr	r2, [pc, #116]	@ (8006558 <HAL_TIMEx_PWMN_Start+0x174>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d009      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a1b      	ldr	r2, [pc, #108]	@ (800655c <HAL_TIMEx_PWMN_Start+0x178>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d004      	beq.n	80064fc <HAL_TIMEx_PWMN_Start+0x118>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006560 <HAL_TIMEx_PWMN_Start+0x17c>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d115      	bne.n	8006528 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	4b18      	ldr	r3, [pc, #96]	@ (8006564 <HAL_TIMEx_PWMN_Start+0x180>)
 8006504:	4013      	ands	r3, r2
 8006506:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b06      	cmp	r3, #6
 800650c:	d015      	beq.n	800653a <HAL_TIMEx_PWMN_Start+0x156>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006514:	d011      	beq.n	800653a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f042 0201 	orr.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006526:	e008      	b.n	800653a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]
 8006538:	e000      	b.n	800653c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	40012c00 	.word	0x40012c00
 800654c:	40000400 	.word	0x40000400
 8006550:	40000800 	.word	0x40000800
 8006554:	40000c00 	.word	0x40000c00
 8006558:	40013400 	.word	0x40013400
 800655c:	40014000 	.word	0x40014000
 8006560:	40015000 	.word	0x40015000
 8006564:	00010007 	.word	0x00010007

08006568 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2200      	movs	r2, #0
 8006578:	6839      	ldr	r1, [r7, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f000 f9d5 	bl	800692a <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6a1a      	ldr	r2, [r3, #32]
 8006586:	f241 1311 	movw	r3, #4369	@ 0x1111
 800658a:	4013      	ands	r3, r2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10f      	bne.n	80065b0 <HAL_TIMEx_PWMN_Stop+0x48>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	6a1a      	ldr	r2, [r3, #32]
 8006596:	f244 4344 	movw	r3, #17476	@ 0x4444
 800659a:	4013      	ands	r3, r2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d107      	bne.n	80065b0 <HAL_TIMEx_PWMN_Stop+0x48>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6a1a      	ldr	r2, [r3, #32]
 80065b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80065ba:	4013      	ands	r3, r2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10f      	bne.n	80065e0 <HAL_TIMEx_PWMN_Stop+0x78>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6a1a      	ldr	r2, [r3, #32]
 80065c6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80065ca:	4013      	ands	r3, r2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d107      	bne.n	80065e0 <HAL_TIMEx_PWMN_Stop+0x78>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0201 	bic.w	r2, r2, #1
 80065de:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d104      	bne.n	80065f0 <HAL_TIMEx_PWMN_Stop+0x88>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065ee:	e013      	b.n	8006618 <HAL_TIMEx_PWMN_Stop+0xb0>
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	d104      	bne.n	8006600 <HAL_TIMEx_PWMN_Stop+0x98>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065fe:	e00b      	b.n	8006618 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b08      	cmp	r3, #8
 8006604:	d104      	bne.n	8006610 <HAL_TIMEx_PWMN_Stop+0xa8>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800660e:	e003      	b.n	8006618 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3708      	adds	r7, #8
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006634:	2b01      	cmp	r3, #1
 8006636:	d101      	bne.n	800663c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006638:	2302      	movs	r3, #2
 800663a:	e074      	b.n	8006726 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a34      	ldr	r2, [pc, #208]	@ (8006734 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d009      	beq.n	800667a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a33      	ldr	r2, [pc, #204]	@ (8006738 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d004      	beq.n	800667a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a31      	ldr	r2, [pc, #196]	@ (800673c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d108      	bne.n	800668c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006680:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006696:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a21      	ldr	r2, [pc, #132]	@ (8006734 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d022      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066bc:	d01d      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006740 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d018      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006744 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d013      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006748 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00e      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a15      	ldr	r2, [pc, #84]	@ (8006738 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d009      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a18      	ldr	r2, [pc, #96]	@ (800674c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d004      	beq.n	80066fa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a11      	ldr	r2, [pc, #68]	@ (800673c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d10c      	bne.n	8006714 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006700:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	4313      	orrs	r3, r2
 800670a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3714      	adds	r7, #20
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	40012c00 	.word	0x40012c00
 8006738:	40013400 	.word	0x40013400
 800673c:	40015000 	.word	0x40015000
 8006740:	40000400 	.word	0x40000400
 8006744:	40000800 	.word	0x40000800
 8006748:	40000c00 	.word	0x40000c00
 800674c:	40014000 	.word	0x40014000

08006750 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800675a:	2300      	movs	r3, #0
 800675c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006768:	2302      	movs	r3, #2
 800676a:	e078      	b.n	800685e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	4313      	orrs	r3, r2
 800678e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	041b      	lsls	r3, r3, #16
 80067e2:	4313      	orrs	r3, r2
 80067e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1c      	ldr	r2, [pc, #112]	@ (800686c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d009      	beq.n	8006812 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1b      	ldr	r2, [pc, #108]	@ (8006870 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d004      	beq.n	8006812 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a19      	ldr	r2, [pc, #100]	@ (8006874 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d11c      	bne.n	800684c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681c:	051b      	lsls	r3, r3, #20
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006848:	4313      	orrs	r3, r2
 800684a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40012c00 	.word	0x40012c00
 8006870:	40013400 	.word	0x40013400
 8006874:	40015000 	.word	0x40015000

08006878 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800688e:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068ba:	bf00      	nop
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068ce:	bf00      	nop
 80068d0:	370c      	adds	r7, #12
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80068da:	b480      	push	{r7}
 80068dc:	b083      	sub	sp, #12
 80068de:	af00      	add	r7, sp, #0
 80068e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80068e2:	bf00      	nop
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006902:	b480      	push	{r7}
 8006904:	b083      	sub	sp, #12
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800690a:	bf00      	nop
 800690c:	370c      	adds	r7, #12
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800692a:	b480      	push	{r7}
 800692c:	b087      	sub	sp, #28
 800692e:	af00      	add	r7, sp, #0
 8006930:	60f8      	str	r0, [r7, #12]
 8006932:	60b9      	str	r1, [r7, #8]
 8006934:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	f003 030f 	and.w	r3, r3, #15
 800693c:	2204      	movs	r2, #4
 800693e:	fa02 f303 	lsl.w	r3, r2, r3
 8006942:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6a1a      	ldr	r2, [r3, #32]
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	43db      	mvns	r3, r3
 800694c:	401a      	ands	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a1a      	ldr	r2, [r3, #32]
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	f003 030f 	and.w	r3, r3, #15
 800695c:	6879      	ldr	r1, [r7, #4]
 800695e:	fa01 f303 	lsl.w	r3, r1, r3
 8006962:	431a      	orrs	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	621a      	str	r2, [r3, #32]
}
 8006968:	bf00      	nop
 800696a:	371c      	adds	r7, #28
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e042      	b.n	8006a0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800698c:	2b00      	cmp	r3, #0
 800698e:	d106      	bne.n	800699e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f7fa fd3b 	bl	8001414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2224      	movs	r2, #36	@ 0x24
 80069a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0201 	bic.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d002      	beq.n	80069c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 ff60 	bl	8007884 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fc61 	bl	800728c <UART_SetConfig>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e01b      	b.n	8006a0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	685a      	ldr	r2, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689a      	ldr	r2, [r3, #8]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f042 0201 	orr.w	r2, r2, #1
 8006a02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 ffdf 	bl	80079c8 <UART_CheckIdleState>
 8006a0a:	4603      	mov	r3, r0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b08a      	sub	sp, #40	@ 0x28
 8006a18:	af02      	add	r7, sp, #8
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	603b      	str	r3, [r7, #0]
 8006a20:	4613      	mov	r3, r2
 8006a22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2a:	2b20      	cmp	r3, #32
 8006a2c:	d17b      	bne.n	8006b26 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <HAL_UART_Transmit+0x26>
 8006a34:	88fb      	ldrh	r3, [r7, #6]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e074      	b.n	8006b28 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2221      	movs	r2, #33	@ 0x21
 8006a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a4e:	f7fb fa7f 	bl	8001f50 <HAL_GetTick>
 8006a52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	88fa      	ldrh	r2, [r7, #6]
 8006a58:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	88fa      	ldrh	r2, [r7, #6]
 8006a60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a6c:	d108      	bne.n	8006a80 <HAL_UART_Transmit+0x6c>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d104      	bne.n	8006a80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a76:	2300      	movs	r3, #0
 8006a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	61bb      	str	r3, [r7, #24]
 8006a7e:	e003      	b.n	8006a88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a84:	2300      	movs	r3, #0
 8006a86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a88:	e030      	b.n	8006aec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	9300      	str	r3, [sp, #0]
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	2200      	movs	r2, #0
 8006a92:	2180      	movs	r1, #128	@ 0x80
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	f001 f841 	bl	8007b1c <UART_WaitOnFlagUntilTimeout>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d005      	beq.n	8006aac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e03d      	b.n	8006b28 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d10b      	bne.n	8006aca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	881b      	ldrh	r3, [r3, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ac0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	3302      	adds	r3, #2
 8006ac6:	61bb      	str	r3, [r7, #24]
 8006ac8:	e007      	b.n	8006ada <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	781a      	ldrb	r2, [r3, #0]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1c8      	bne.n	8006a8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	2200      	movs	r2, #0
 8006b00:	2140      	movs	r1, #64	@ 0x40
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f001 f80a 	bl	8007b1c <UART_WaitOnFlagUntilTimeout>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d005      	beq.n	8006b1a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006b16:	2303      	movs	r3, #3
 8006b18:	e006      	b.n	8006b28 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006b22:	2300      	movs	r3, #0
 8006b24:	e000      	b.n	8006b28 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006b26:	2302      	movs	r3, #2
  }
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3720      	adds	r7, #32
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b08a      	sub	sp, #40	@ 0x28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b44:	2b20      	cmp	r3, #32
 8006b46:	d137      	bne.n	8006bb8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <HAL_UART_Receive_IT+0x24>
 8006b4e:	88fb      	ldrh	r3, [r7, #6]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d101      	bne.n	8006b58 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e030      	b.n	8006bba <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a18      	ldr	r2, [pc, #96]	@ (8006bc4 <HAL_UART_Receive_IT+0x94>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d01f      	beq.n	8006ba8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d018      	beq.n	8006ba8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	e853 3f00 	ldrex	r3, [r3]
 8006b82:	613b      	str	r3, [r7, #16]
   return(result);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b94:	623b      	str	r3, [r7, #32]
 8006b96:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b98:	69f9      	ldr	r1, [r7, #28]
 8006b9a:	6a3a      	ldr	r2, [r7, #32]
 8006b9c:	e841 2300 	strex	r3, r2, [r1]
 8006ba0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d1e6      	bne.n	8006b76 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ba8:	88fb      	ldrh	r3, [r7, #6]
 8006baa:	461a      	mov	r2, r3
 8006bac:	68b9      	ldr	r1, [r7, #8]
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f001 f822 	bl	8007bf8 <UART_Start_Receive_IT>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	e000      	b.n	8006bba <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006bb8:	2302      	movs	r3, #2
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3728      	adds	r7, #40	@ 0x28
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	40008000 	.word	0x40008000

08006bc8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b0ba      	sub	sp, #232	@ 0xe8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006bee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006bf2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006bfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d11b      	bne.n	8006c3c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c08:	f003 0320 	and.w	r3, r3, #32
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d015      	beq.n	8006c3c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c14:	f003 0320 	and.w	r3, r3, #32
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d105      	bne.n	8006c28 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d009      	beq.n	8006c3c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f000 8300 	beq.w	8007232 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	4798      	blx	r3
      }
      return;
 8006c3a:	e2fa      	b.n	8007232 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006c3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 8123 	beq.w	8006e8c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006c46:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006c4a:	4b8d      	ldr	r3, [pc, #564]	@ (8006e80 <HAL_UART_IRQHandler+0x2b8>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d106      	bne.n	8006c60 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006c52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006c56:	4b8b      	ldr	r3, [pc, #556]	@ (8006e84 <HAL_UART_IRQHandler+0x2bc>)
 8006c58:	4013      	ands	r3, r2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f000 8116 	beq.w	8006e8c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d011      	beq.n	8006c90 <HAL_UART_IRQHandler+0xc8>
 8006c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00b      	beq.n	8006c90 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c86:	f043 0201 	orr.w	r2, r3, #1
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d011      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xf8>
 8006c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00b      	beq.n	8006cc0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2202      	movs	r2, #2
 8006cae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb6:	f043 0204 	orr.w	r2, r3, #4
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cc4:	f003 0304 	and.w	r3, r3, #4
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d011      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x128>
 8006ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d00b      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2204      	movs	r2, #4
 8006cde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce6:	f043 0202 	orr.w	r2, r3, #2
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf4:	f003 0308 	and.w	r3, r3, #8
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d017      	beq.n	8006d2c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d00:	f003 0320 	and.w	r3, r3, #32
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d105      	bne.n	8006d14 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d08:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006d0c:	4b5c      	ldr	r3, [pc, #368]	@ (8006e80 <HAL_UART_IRQHandler+0x2b8>)
 8006d0e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00b      	beq.n	8006d2c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2208      	movs	r2, #8
 8006d1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d22:	f043 0208 	orr.w	r2, r3, #8
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d012      	beq.n	8006d5e <HAL_UART_IRQHandler+0x196>
 8006d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d00c      	beq.n	8006d5e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d54:	f043 0220 	orr.w	r2, r3, #32
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f000 8266 	beq.w	8007236 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d013      	beq.n	8006d9e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d7a:	f003 0320 	and.w	r3, r3, #32
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d105      	bne.n	8006d8e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006d82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d007      	beq.n	8006d9e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006da4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db2:	2b40      	cmp	r3, #64	@ 0x40
 8006db4:	d005      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006db6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006dba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d054      	beq.n	8006e6c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f001 f83a 	bl	8007e3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd2:	2b40      	cmp	r3, #64	@ 0x40
 8006dd4:	d146      	bne.n	8006e64 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3308      	adds	r3, #8
 8006ddc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006de4:	e853 3f00 	ldrex	r3, [r3]
 8006de8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006dec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006df0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006df4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	3308      	adds	r3, #8
 8006dfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e12:	e841 2300 	strex	r3, r2, [r1]
 8006e16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1d9      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d017      	beq.n	8006e5c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e32:	4a15      	ldr	r2, [pc, #84]	@ (8006e88 <HAL_UART_IRQHandler+0x2c0>)
 8006e34:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fc fd9e 	bl	800397e <HAL_DMA_Abort_IT>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d019      	beq.n	8006e7c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006e56:	4610      	mov	r0, r2
 8006e58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e5a:	e00f      	b.n	8006e7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f9ff 	bl	8007260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e62:	e00b      	b.n	8006e7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f9fb 	bl	8007260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e6a:	e007      	b.n	8006e7c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f9f7 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006e7a:	e1dc      	b.n	8007236 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e7c:	bf00      	nop
    return;
 8006e7e:	e1da      	b.n	8007236 <HAL_UART_IRQHandler+0x66e>
 8006e80:	10000001 	.word	0x10000001
 8006e84:	04000120 	.word	0x04000120
 8006e88:	08007f09 	.word	0x08007f09

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	f040 8170 	bne.w	8007176 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e9a:	f003 0310 	and.w	r3, r3, #16
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 8169 	beq.w	8007176 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea8:	f003 0310 	and.w	r3, r3, #16
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 8162 	beq.w	8007176 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2210      	movs	r2, #16
 8006eb8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec4:	2b40      	cmp	r3, #64	@ 0x40
 8006ec6:	f040 80d8 	bne.w	800707a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ed8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	f000 80af 	beq.w	8007040 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ee8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006eec:	429a      	cmp	r2, r3
 8006eee:	f080 80a7 	bcs.w	8007040 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ef8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f040 8087 	bne.w	800701e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	461a      	mov	r2, r3
 8006f36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f3e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f46:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1da      	bne.n	8006f10 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3308      	adds	r3, #8
 8006f60:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f64:	e853 3f00 	ldrex	r3, [r3]
 8006f68:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006f6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f6c:	f023 0301 	bic.w	r3, r3, #1
 8006f70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3308      	adds	r3, #8
 8006f7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006f7e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006f82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006f86:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006f90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e1      	bne.n	8006f5a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3308      	adds	r3, #8
 8006f9c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fa0:	e853 3f00 	ldrex	r3, [r3]
 8006fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006fba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006fbc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006fc0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006fc2:	e841 2300 	strex	r3, r2, [r1]
 8006fc6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006fc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1e3      	bne.n	8006f96 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2220      	movs	r2, #32
 8006fd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fe4:	e853 3f00 	ldrex	r3, [r3]
 8006fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006fea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fec:	f023 0310 	bic.w	r3, r3, #16
 8006ff0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ffe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007000:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007002:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007006:	e841 2300 	strex	r3, r2, [r1]
 800700a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800700c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1e4      	bne.n	8006fdc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007018:	4618      	mov	r0, r3
 800701a:	f7fc fc57 	bl	80038cc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2202      	movs	r2, #2
 8007022:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007030:	b29b      	uxth	r3, r3
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	b29b      	uxth	r3, r3
 8007036:	4619      	mov	r1, r3
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f91b 	bl	8007274 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800703e:	e0fc      	b.n	800723a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007046:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800704a:	429a      	cmp	r2, r3
 800704c:	f040 80f5 	bne.w	800723a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0320 	and.w	r3, r3, #32
 800705e:	2b20      	cmp	r3, #32
 8007060:	f040 80eb 	bne.w	800723a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007070:	4619      	mov	r1, r3
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f8fe 	bl	8007274 <HAL_UARTEx_RxEventCallback>
      return;
 8007078:	e0df      	b.n	800723a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007086:	b29b      	uxth	r3, r3
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007094:	b29b      	uxth	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	f000 80d1 	beq.w	800723e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800709c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f000 80cc 	beq.w	800723e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ae:	e853 3f00 	ldrex	r3, [r3]
 80070b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
 80070c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80070c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80070ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070d0:	e841 2300 	strex	r3, r2, [r1]
 80070d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1e4      	bne.n	80070a6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	3308      	adds	r3, #8
 80070e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e6:	e853 3f00 	ldrex	r3, [r3]
 80070ea:	623b      	str	r3, [r7, #32]
   return(result);
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070f2:	f023 0301 	bic.w	r3, r3, #1
 80070f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3308      	adds	r3, #8
 8007100:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007104:	633a      	str	r2, [r7, #48]	@ 0x30
 8007106:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007108:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800710a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800710c:	e841 2300 	strex	r3, r2, [r1]
 8007110:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1e1      	bne.n	80070dc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2220      	movs	r2, #32
 800711c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	60fb      	str	r3, [r7, #12]
   return(result);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f023 0310 	bic.w	r3, r3, #16
 8007140:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	461a      	mov	r2, r3
 800714a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800714e:	61fb      	str	r3, [r7, #28]
 8007150:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	69b9      	ldr	r1, [r7, #24]
 8007154:	69fa      	ldr	r2, [r7, #28]
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	617b      	str	r3, [r7, #20]
   return(result);
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e4      	bne.n	800712c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2202      	movs	r2, #2
 8007166:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007168:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800716c:	4619      	mov	r1, r3
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f880 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007174:	e063      	b.n	800723e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800717a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00e      	beq.n	80071a0 <HAL_UART_IRQHandler+0x5d8>
 8007182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d008      	beq.n	80071a0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007196:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f001 fc13 	bl	80089c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800719e:	e051      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80071a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d014      	beq.n	80071d6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80071ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d105      	bne.n	80071c4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80071b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d008      	beq.n	80071d6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d03a      	beq.n	8007242 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	4798      	blx	r3
    }
    return;
 80071d4:	e035      	b.n	8007242 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d009      	beq.n	80071f6 <HAL_UART_IRQHandler+0x62e>
 80071e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fe9c 	bl	8007f2c <UART_EndTransmit_IT>
    return;
 80071f4:	e026      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80071f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d009      	beq.n	8007216 <HAL_UART_IRQHandler+0x64e>
 8007202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007206:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 fbec 	bl	80089ec <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007214:	e016      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800721a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d010      	beq.n	8007244 <HAL_UART_IRQHandler+0x67c>
 8007222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007226:	2b00      	cmp	r3, #0
 8007228:	da0c      	bge.n	8007244 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f001 fbd4 	bl	80089d8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007230:	e008      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
      return;
 8007232:	bf00      	nop
 8007234:	e006      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
    return;
 8007236:	bf00      	nop
 8007238:	e004      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
      return;
 800723a:	bf00      	nop
 800723c:	e002      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
      return;
 800723e:	bf00      	nop
 8007240:	e000      	b.n	8007244 <HAL_UART_IRQHandler+0x67c>
    return;
 8007242:	bf00      	nop
  }
}
 8007244:	37e8      	adds	r7, #232	@ 0xe8
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop

0800724c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800728c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007290:	b08c      	sub	sp, #48	@ 0x30
 8007292:	af00      	add	r7, sp, #0
 8007294:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007296:	2300      	movs	r3, #0
 8007298:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	689a      	ldr	r2, [r3, #8]
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	431a      	orrs	r2, r3
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	431a      	orrs	r2, r3
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	4baa      	ldr	r3, [pc, #680]	@ (8007564 <UART_SetConfig+0x2d8>)
 80072bc:	4013      	ands	r3, r2
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	6812      	ldr	r2, [r2, #0]
 80072c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072c4:	430b      	orrs	r3, r1
 80072c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	68da      	ldr	r2, [r3, #12]
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a9f      	ldr	r2, [pc, #636]	@ (8007568 <UART_SetConfig+0x2dc>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d004      	beq.n	80072f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072f4:	4313      	orrs	r3, r2
 80072f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007302:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	6812      	ldr	r2, [r2, #0]
 800730a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800730c:	430b      	orrs	r3, r1
 800730e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007316:	f023 010f 	bic.w	r1, r3, #15
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a90      	ldr	r2, [pc, #576]	@ (800756c <UART_SetConfig+0x2e0>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d125      	bne.n	800737c <UART_SetConfig+0xf0>
 8007330:	4b8f      	ldr	r3, [pc, #572]	@ (8007570 <UART_SetConfig+0x2e4>)
 8007332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007336:	f003 0303 	and.w	r3, r3, #3
 800733a:	2b03      	cmp	r3, #3
 800733c:	d81a      	bhi.n	8007374 <UART_SetConfig+0xe8>
 800733e:	a201      	add	r2, pc, #4	@ (adr r2, 8007344 <UART_SetConfig+0xb8>)
 8007340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007344:	08007355 	.word	0x08007355
 8007348:	08007365 	.word	0x08007365
 800734c:	0800735d 	.word	0x0800735d
 8007350:	0800736d 	.word	0x0800736d
 8007354:	2301      	movs	r3, #1
 8007356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800735a:	e116      	b.n	800758a <UART_SetConfig+0x2fe>
 800735c:	2302      	movs	r3, #2
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007362:	e112      	b.n	800758a <UART_SetConfig+0x2fe>
 8007364:	2304      	movs	r3, #4
 8007366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736a:	e10e      	b.n	800758a <UART_SetConfig+0x2fe>
 800736c:	2308      	movs	r3, #8
 800736e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007372:	e10a      	b.n	800758a <UART_SetConfig+0x2fe>
 8007374:	2310      	movs	r3, #16
 8007376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737a:	e106      	b.n	800758a <UART_SetConfig+0x2fe>
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a7c      	ldr	r2, [pc, #496]	@ (8007574 <UART_SetConfig+0x2e8>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d138      	bne.n	80073f8 <UART_SetConfig+0x16c>
 8007386:	4b7a      	ldr	r3, [pc, #488]	@ (8007570 <UART_SetConfig+0x2e4>)
 8007388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800738c:	f003 030c 	and.w	r3, r3, #12
 8007390:	2b0c      	cmp	r3, #12
 8007392:	d82d      	bhi.n	80073f0 <UART_SetConfig+0x164>
 8007394:	a201      	add	r2, pc, #4	@ (adr r2, 800739c <UART_SetConfig+0x110>)
 8007396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739a:	bf00      	nop
 800739c:	080073d1 	.word	0x080073d1
 80073a0:	080073f1 	.word	0x080073f1
 80073a4:	080073f1 	.word	0x080073f1
 80073a8:	080073f1 	.word	0x080073f1
 80073ac:	080073e1 	.word	0x080073e1
 80073b0:	080073f1 	.word	0x080073f1
 80073b4:	080073f1 	.word	0x080073f1
 80073b8:	080073f1 	.word	0x080073f1
 80073bc:	080073d9 	.word	0x080073d9
 80073c0:	080073f1 	.word	0x080073f1
 80073c4:	080073f1 	.word	0x080073f1
 80073c8:	080073f1 	.word	0x080073f1
 80073cc:	080073e9 	.word	0x080073e9
 80073d0:	2300      	movs	r3, #0
 80073d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073d6:	e0d8      	b.n	800758a <UART_SetConfig+0x2fe>
 80073d8:	2302      	movs	r3, #2
 80073da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073de:	e0d4      	b.n	800758a <UART_SetConfig+0x2fe>
 80073e0:	2304      	movs	r3, #4
 80073e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073e6:	e0d0      	b.n	800758a <UART_SetConfig+0x2fe>
 80073e8:	2308      	movs	r3, #8
 80073ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ee:	e0cc      	b.n	800758a <UART_SetConfig+0x2fe>
 80073f0:	2310      	movs	r3, #16
 80073f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073f6:	e0c8      	b.n	800758a <UART_SetConfig+0x2fe>
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a5e      	ldr	r2, [pc, #376]	@ (8007578 <UART_SetConfig+0x2ec>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d125      	bne.n	800744e <UART_SetConfig+0x1c2>
 8007402:	4b5b      	ldr	r3, [pc, #364]	@ (8007570 <UART_SetConfig+0x2e4>)
 8007404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007408:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800740c:	2b30      	cmp	r3, #48	@ 0x30
 800740e:	d016      	beq.n	800743e <UART_SetConfig+0x1b2>
 8007410:	2b30      	cmp	r3, #48	@ 0x30
 8007412:	d818      	bhi.n	8007446 <UART_SetConfig+0x1ba>
 8007414:	2b20      	cmp	r3, #32
 8007416:	d00a      	beq.n	800742e <UART_SetConfig+0x1a2>
 8007418:	2b20      	cmp	r3, #32
 800741a:	d814      	bhi.n	8007446 <UART_SetConfig+0x1ba>
 800741c:	2b00      	cmp	r3, #0
 800741e:	d002      	beq.n	8007426 <UART_SetConfig+0x19a>
 8007420:	2b10      	cmp	r3, #16
 8007422:	d008      	beq.n	8007436 <UART_SetConfig+0x1aa>
 8007424:	e00f      	b.n	8007446 <UART_SetConfig+0x1ba>
 8007426:	2300      	movs	r3, #0
 8007428:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800742c:	e0ad      	b.n	800758a <UART_SetConfig+0x2fe>
 800742e:	2302      	movs	r3, #2
 8007430:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007434:	e0a9      	b.n	800758a <UART_SetConfig+0x2fe>
 8007436:	2304      	movs	r3, #4
 8007438:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800743c:	e0a5      	b.n	800758a <UART_SetConfig+0x2fe>
 800743e:	2308      	movs	r3, #8
 8007440:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007444:	e0a1      	b.n	800758a <UART_SetConfig+0x2fe>
 8007446:	2310      	movs	r3, #16
 8007448:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800744c:	e09d      	b.n	800758a <UART_SetConfig+0x2fe>
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a4a      	ldr	r2, [pc, #296]	@ (800757c <UART_SetConfig+0x2f0>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d125      	bne.n	80074a4 <UART_SetConfig+0x218>
 8007458:	4b45      	ldr	r3, [pc, #276]	@ (8007570 <UART_SetConfig+0x2e4>)
 800745a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007462:	2bc0      	cmp	r3, #192	@ 0xc0
 8007464:	d016      	beq.n	8007494 <UART_SetConfig+0x208>
 8007466:	2bc0      	cmp	r3, #192	@ 0xc0
 8007468:	d818      	bhi.n	800749c <UART_SetConfig+0x210>
 800746a:	2b80      	cmp	r3, #128	@ 0x80
 800746c:	d00a      	beq.n	8007484 <UART_SetConfig+0x1f8>
 800746e:	2b80      	cmp	r3, #128	@ 0x80
 8007470:	d814      	bhi.n	800749c <UART_SetConfig+0x210>
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <UART_SetConfig+0x1f0>
 8007476:	2b40      	cmp	r3, #64	@ 0x40
 8007478:	d008      	beq.n	800748c <UART_SetConfig+0x200>
 800747a:	e00f      	b.n	800749c <UART_SetConfig+0x210>
 800747c:	2300      	movs	r3, #0
 800747e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007482:	e082      	b.n	800758a <UART_SetConfig+0x2fe>
 8007484:	2302      	movs	r3, #2
 8007486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748a:	e07e      	b.n	800758a <UART_SetConfig+0x2fe>
 800748c:	2304      	movs	r3, #4
 800748e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007492:	e07a      	b.n	800758a <UART_SetConfig+0x2fe>
 8007494:	2308      	movs	r3, #8
 8007496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800749a:	e076      	b.n	800758a <UART_SetConfig+0x2fe>
 800749c:	2310      	movs	r3, #16
 800749e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a2:	e072      	b.n	800758a <UART_SetConfig+0x2fe>
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a35      	ldr	r2, [pc, #212]	@ (8007580 <UART_SetConfig+0x2f4>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d12a      	bne.n	8007504 <UART_SetConfig+0x278>
 80074ae:	4b30      	ldr	r3, [pc, #192]	@ (8007570 <UART_SetConfig+0x2e4>)
 80074b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074bc:	d01a      	beq.n	80074f4 <UART_SetConfig+0x268>
 80074be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c2:	d81b      	bhi.n	80074fc <UART_SetConfig+0x270>
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c8:	d00c      	beq.n	80074e4 <UART_SetConfig+0x258>
 80074ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074ce:	d815      	bhi.n	80074fc <UART_SetConfig+0x270>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <UART_SetConfig+0x250>
 80074d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074d8:	d008      	beq.n	80074ec <UART_SetConfig+0x260>
 80074da:	e00f      	b.n	80074fc <UART_SetConfig+0x270>
 80074dc:	2300      	movs	r3, #0
 80074de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e2:	e052      	b.n	800758a <UART_SetConfig+0x2fe>
 80074e4:	2302      	movs	r3, #2
 80074e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ea:	e04e      	b.n	800758a <UART_SetConfig+0x2fe>
 80074ec:	2304      	movs	r3, #4
 80074ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f2:	e04a      	b.n	800758a <UART_SetConfig+0x2fe>
 80074f4:	2308      	movs	r3, #8
 80074f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074fa:	e046      	b.n	800758a <UART_SetConfig+0x2fe>
 80074fc:	2310      	movs	r3, #16
 80074fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007502:	e042      	b.n	800758a <UART_SetConfig+0x2fe>
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a17      	ldr	r2, [pc, #92]	@ (8007568 <UART_SetConfig+0x2dc>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d13a      	bne.n	8007584 <UART_SetConfig+0x2f8>
 800750e:	4b18      	ldr	r3, [pc, #96]	@ (8007570 <UART_SetConfig+0x2e4>)
 8007510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007514:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007518:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800751c:	d01a      	beq.n	8007554 <UART_SetConfig+0x2c8>
 800751e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007522:	d81b      	bhi.n	800755c <UART_SetConfig+0x2d0>
 8007524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007528:	d00c      	beq.n	8007544 <UART_SetConfig+0x2b8>
 800752a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800752e:	d815      	bhi.n	800755c <UART_SetConfig+0x2d0>
 8007530:	2b00      	cmp	r3, #0
 8007532:	d003      	beq.n	800753c <UART_SetConfig+0x2b0>
 8007534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007538:	d008      	beq.n	800754c <UART_SetConfig+0x2c0>
 800753a:	e00f      	b.n	800755c <UART_SetConfig+0x2d0>
 800753c:	2300      	movs	r3, #0
 800753e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007542:	e022      	b.n	800758a <UART_SetConfig+0x2fe>
 8007544:	2302      	movs	r3, #2
 8007546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754a:	e01e      	b.n	800758a <UART_SetConfig+0x2fe>
 800754c:	2304      	movs	r3, #4
 800754e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007552:	e01a      	b.n	800758a <UART_SetConfig+0x2fe>
 8007554:	2308      	movs	r3, #8
 8007556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800755a:	e016      	b.n	800758a <UART_SetConfig+0x2fe>
 800755c:	2310      	movs	r3, #16
 800755e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007562:	e012      	b.n	800758a <UART_SetConfig+0x2fe>
 8007564:	cfff69f3 	.word	0xcfff69f3
 8007568:	40008000 	.word	0x40008000
 800756c:	40013800 	.word	0x40013800
 8007570:	40021000 	.word	0x40021000
 8007574:	40004400 	.word	0x40004400
 8007578:	40004800 	.word	0x40004800
 800757c:	40004c00 	.word	0x40004c00
 8007580:	40005000 	.word	0x40005000
 8007584:	2310      	movs	r3, #16
 8007586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4aae      	ldr	r2, [pc, #696]	@ (8007848 <UART_SetConfig+0x5bc>)
 8007590:	4293      	cmp	r3, r2
 8007592:	f040 8097 	bne.w	80076c4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007596:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800759a:	2b08      	cmp	r3, #8
 800759c:	d823      	bhi.n	80075e6 <UART_SetConfig+0x35a>
 800759e:	a201      	add	r2, pc, #4	@ (adr r2, 80075a4 <UART_SetConfig+0x318>)
 80075a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a4:	080075c9 	.word	0x080075c9
 80075a8:	080075e7 	.word	0x080075e7
 80075ac:	080075d1 	.word	0x080075d1
 80075b0:	080075e7 	.word	0x080075e7
 80075b4:	080075d7 	.word	0x080075d7
 80075b8:	080075e7 	.word	0x080075e7
 80075bc:	080075e7 	.word	0x080075e7
 80075c0:	080075e7 	.word	0x080075e7
 80075c4:	080075df 	.word	0x080075df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075c8:	f7fd f988 	bl	80048dc <HAL_RCC_GetPCLK1Freq>
 80075cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075ce:	e010      	b.n	80075f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075d0:	4b9e      	ldr	r3, [pc, #632]	@ (800784c <UART_SetConfig+0x5c0>)
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075d4:	e00d      	b.n	80075f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075d6:	f7fd f913 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 80075da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075dc:	e009      	b.n	80075f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075e4:	e005      	b.n	80075f2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80075e6:	2300      	movs	r3, #0
 80075e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80075f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 8130 	beq.w	800785a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	4a94      	ldr	r2, [pc, #592]	@ (8007850 <UART_SetConfig+0x5c4>)
 8007600:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007604:	461a      	mov	r2, r3
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007608:	fbb3 f3f2 	udiv	r3, r3, r2
 800760c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	4613      	mov	r3, r2
 8007614:	005b      	lsls	r3, r3, #1
 8007616:	4413      	add	r3, r2
 8007618:	69ba      	ldr	r2, [r7, #24]
 800761a:	429a      	cmp	r2, r3
 800761c:	d305      	bcc.n	800762a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	429a      	cmp	r2, r3
 8007628:	d903      	bls.n	8007632 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007630:	e113      	b.n	800785a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	2200      	movs	r2, #0
 8007636:	60bb      	str	r3, [r7, #8]
 8007638:	60fa      	str	r2, [r7, #12]
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763e:	4a84      	ldr	r2, [pc, #528]	@ (8007850 <UART_SetConfig+0x5c4>)
 8007640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007644:	b29b      	uxth	r3, r3
 8007646:	2200      	movs	r2, #0
 8007648:	603b      	str	r3, [r7, #0]
 800764a:	607a      	str	r2, [r7, #4]
 800764c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007650:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007654:	f7f8 fe44 	bl	80002e0 <__aeabi_uldivmod>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4610      	mov	r0, r2
 800765e:	4619      	mov	r1, r3
 8007660:	f04f 0200 	mov.w	r2, #0
 8007664:	f04f 0300 	mov.w	r3, #0
 8007668:	020b      	lsls	r3, r1, #8
 800766a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800766e:	0202      	lsls	r2, r0, #8
 8007670:	6979      	ldr	r1, [r7, #20]
 8007672:	6849      	ldr	r1, [r1, #4]
 8007674:	0849      	lsrs	r1, r1, #1
 8007676:	2000      	movs	r0, #0
 8007678:	460c      	mov	r4, r1
 800767a:	4605      	mov	r5, r0
 800767c:	eb12 0804 	adds.w	r8, r2, r4
 8007680:	eb43 0905 	adc.w	r9, r3, r5
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	469a      	mov	sl, r3
 800768c:	4693      	mov	fp, r2
 800768e:	4652      	mov	r2, sl
 8007690:	465b      	mov	r3, fp
 8007692:	4640      	mov	r0, r8
 8007694:	4649      	mov	r1, r9
 8007696:	f7f8 fe23 	bl	80002e0 <__aeabi_uldivmod>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4613      	mov	r3, r2
 80076a0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076a8:	d308      	bcc.n	80076bc <UART_SetConfig+0x430>
 80076aa:	6a3b      	ldr	r3, [r7, #32]
 80076ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076b0:	d204      	bcs.n	80076bc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	6a3a      	ldr	r2, [r7, #32]
 80076b8:	60da      	str	r2, [r3, #12]
 80076ba:	e0ce      	b.n	800785a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076c2:	e0ca      	b.n	800785a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	69db      	ldr	r3, [r3, #28]
 80076c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076cc:	d166      	bne.n	800779c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80076ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076d2:	2b08      	cmp	r3, #8
 80076d4:	d827      	bhi.n	8007726 <UART_SetConfig+0x49a>
 80076d6:	a201      	add	r2, pc, #4	@ (adr r2, 80076dc <UART_SetConfig+0x450>)
 80076d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076dc:	08007701 	.word	0x08007701
 80076e0:	08007709 	.word	0x08007709
 80076e4:	08007711 	.word	0x08007711
 80076e8:	08007727 	.word	0x08007727
 80076ec:	08007717 	.word	0x08007717
 80076f0:	08007727 	.word	0x08007727
 80076f4:	08007727 	.word	0x08007727
 80076f8:	08007727 	.word	0x08007727
 80076fc:	0800771f 	.word	0x0800771f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007700:	f7fd f8ec 	bl	80048dc <HAL_RCC_GetPCLK1Freq>
 8007704:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007706:	e014      	b.n	8007732 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007708:	f7fd f8fe 	bl	8004908 <HAL_RCC_GetPCLK2Freq>
 800770c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800770e:	e010      	b.n	8007732 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007710:	4b4e      	ldr	r3, [pc, #312]	@ (800784c <UART_SetConfig+0x5c0>)
 8007712:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007714:	e00d      	b.n	8007732 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007716:	f7fd f873 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 800771a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800771c:	e009      	b.n	8007732 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007724:	e005      	b.n	8007732 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007730:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8090 	beq.w	800785a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773e:	4a44      	ldr	r2, [pc, #272]	@ (8007850 <UART_SetConfig+0x5c4>)
 8007740:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007744:	461a      	mov	r2, r3
 8007746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007748:	fbb3 f3f2 	udiv	r3, r3, r2
 800774c:	005a      	lsls	r2, r3, #1
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	085b      	lsrs	r3, r3, #1
 8007754:	441a      	add	r2, r3
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	fbb2 f3f3 	udiv	r3, r2, r3
 800775e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007760:	6a3b      	ldr	r3, [r7, #32]
 8007762:	2b0f      	cmp	r3, #15
 8007764:	d916      	bls.n	8007794 <UART_SetConfig+0x508>
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800776c:	d212      	bcs.n	8007794 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	b29b      	uxth	r3, r3
 8007772:	f023 030f 	bic.w	r3, r3, #15
 8007776:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007778:	6a3b      	ldr	r3, [r7, #32]
 800777a:	085b      	lsrs	r3, r3, #1
 800777c:	b29b      	uxth	r3, r3
 800777e:	f003 0307 	and.w	r3, r3, #7
 8007782:	b29a      	uxth	r2, r3
 8007784:	8bfb      	ldrh	r3, [r7, #30]
 8007786:	4313      	orrs	r3, r2
 8007788:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	8bfa      	ldrh	r2, [r7, #30]
 8007790:	60da      	str	r2, [r3, #12]
 8007792:	e062      	b.n	800785a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800779a:	e05e      	b.n	800785a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800779c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d828      	bhi.n	80077f6 <UART_SetConfig+0x56a>
 80077a4:	a201      	add	r2, pc, #4	@ (adr r2, 80077ac <UART_SetConfig+0x520>)
 80077a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077aa:	bf00      	nop
 80077ac:	080077d1 	.word	0x080077d1
 80077b0:	080077d9 	.word	0x080077d9
 80077b4:	080077e1 	.word	0x080077e1
 80077b8:	080077f7 	.word	0x080077f7
 80077bc:	080077e7 	.word	0x080077e7
 80077c0:	080077f7 	.word	0x080077f7
 80077c4:	080077f7 	.word	0x080077f7
 80077c8:	080077f7 	.word	0x080077f7
 80077cc:	080077ef 	.word	0x080077ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077d0:	f7fd f884 	bl	80048dc <HAL_RCC_GetPCLK1Freq>
 80077d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077d6:	e014      	b.n	8007802 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077d8:	f7fd f896 	bl	8004908 <HAL_RCC_GetPCLK2Freq>
 80077dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077de:	e010      	b.n	8007802 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077e0:	4b1a      	ldr	r3, [pc, #104]	@ (800784c <UART_SetConfig+0x5c0>)
 80077e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077e4:	e00d      	b.n	8007802 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077e6:	f7fd f80b 	bl	8004800 <HAL_RCC_GetSysClockFreq>
 80077ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077ec:	e009      	b.n	8007802 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077f4:	e005      	b.n	8007802 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007800:	bf00      	nop
    }

    if (pclk != 0U)
 8007802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007804:	2b00      	cmp	r3, #0
 8007806:	d028      	beq.n	800785a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780c:	4a10      	ldr	r2, [pc, #64]	@ (8007850 <UART_SetConfig+0x5c4>)
 800780e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007812:	461a      	mov	r2, r3
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	fbb3 f2f2 	udiv	r2, r3, r2
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	085b      	lsrs	r3, r3, #1
 8007820:	441a      	add	r2, r3
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	fbb2 f3f3 	udiv	r3, r2, r3
 800782a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800782c:	6a3b      	ldr	r3, [r7, #32]
 800782e:	2b0f      	cmp	r3, #15
 8007830:	d910      	bls.n	8007854 <UART_SetConfig+0x5c8>
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007838:	d20c      	bcs.n	8007854 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800783a:	6a3b      	ldr	r3, [r7, #32]
 800783c:	b29a      	uxth	r2, r3
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	60da      	str	r2, [r3, #12]
 8007844:	e009      	b.n	800785a <UART_SetConfig+0x5ce>
 8007846:	bf00      	nop
 8007848:	40008000 	.word	0x40008000
 800784c:	00f42400 	.word	0x00f42400
 8007850:	080098e8 	.word	0x080098e8
      }
      else
      {
        ret = HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2201      	movs	r2, #1
 800785e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	2201      	movs	r2, #1
 8007866:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	2200      	movs	r2, #0
 800786e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	2200      	movs	r2, #0
 8007874:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007876:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800787a:	4618      	mov	r0, r3
 800787c:	3730      	adds	r7, #48	@ 0x30
 800787e:	46bd      	mov	sp, r7
 8007880:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007890:	f003 0308 	and.w	r3, r3, #8
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00a      	beq.n	80078ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	430a      	orrs	r2, r1
 80078ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00a      	beq.n	80078d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	430a      	orrs	r2, r1
 80078ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00a      	beq.n	80078f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	430a      	orrs	r2, r1
 80078f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00a      	beq.n	8007914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	430a      	orrs	r2, r1
 8007912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00a      	beq.n	8007936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	430a      	orrs	r2, r1
 8007934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800793a:	f003 0320 	and.w	r3, r3, #32
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00a      	beq.n	8007958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	430a      	orrs	r2, r1
 8007956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800795c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007960:	2b00      	cmp	r3, #0
 8007962:	d01a      	beq.n	800799a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	430a      	orrs	r2, r1
 8007978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800797e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007982:	d10a      	bne.n	800799a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	430a      	orrs	r2, r1
 8007998:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800799e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d00a      	beq.n	80079bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	430a      	orrs	r2, r1
 80079ba:	605a      	str	r2, [r3, #4]
  }
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b098      	sub	sp, #96	@ 0x60
 80079cc:	af02      	add	r7, sp, #8
 80079ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079d8:	f7fa faba 	bl	8001f50 <HAL_GetTick>
 80079dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0308 	and.w	r3, r3, #8
 80079e8:	2b08      	cmp	r3, #8
 80079ea:	d12f      	bne.n	8007a4c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079f0:	9300      	str	r3, [sp, #0]
 80079f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f4:	2200      	movs	r2, #0
 80079f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 f88e 	bl	8007b1c <UART_WaitOnFlagUntilTimeout>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d022      	beq.n	8007a4c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0e:	e853 3f00 	ldrex	r3, [r3]
 8007a12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	461a      	mov	r2, r3
 8007a22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a2c:	e841 2300 	strex	r3, r2, [r1]
 8007a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1e6      	bne.n	8007a06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2220      	movs	r2, #32
 8007a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	e063      	b.n	8007b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 0304 	and.w	r3, r3, #4
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	d149      	bne.n	8007aee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a5a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a62:	2200      	movs	r2, #0
 8007a64:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f857 	bl	8007b1c <UART_WaitOnFlagUntilTimeout>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d03c      	beq.n	8007aee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	e853 3f00 	ldrex	r3, [r3]
 8007a80:	623b      	str	r3, [r7, #32]
   return(result);
 8007a82:	6a3b      	ldr	r3, [r7, #32]
 8007a84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a92:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a94:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1e6      	bne.n	8007a74 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	3308      	adds	r3, #8
 8007aac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	e853 3f00 	ldrex	r3, [r3]
 8007ab4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f023 0301 	bic.w	r3, r3, #1
 8007abc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ac6:	61fa      	str	r2, [r7, #28]
 8007ac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	69b9      	ldr	r1, [r7, #24]
 8007acc:	69fa      	ldr	r2, [r7, #28]
 8007ace:	e841 2300 	strex	r3, r2, [r1]
 8007ad2:	617b      	str	r3, [r7, #20]
   return(result);
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d1e5      	bne.n	8007aa6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2220      	movs	r2, #32
 8007ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e012      	b.n	8007b14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2220      	movs	r2, #32
 8007afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3758      	adds	r7, #88	@ 0x58
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	603b      	str	r3, [r7, #0]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b2c:	e04f      	b.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b34:	d04b      	beq.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b36:	f7fa fa0b 	bl	8001f50 <HAL_GetTick>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	69ba      	ldr	r2, [r7, #24]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d302      	bcc.n	8007b4c <UART_WaitOnFlagUntilTimeout+0x30>
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d101      	bne.n	8007b50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e04e      	b.n	8007bee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d037      	beq.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	2b80      	cmp	r3, #128	@ 0x80
 8007b62:	d034      	beq.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2b40      	cmp	r3, #64	@ 0x40
 8007b68:	d031      	beq.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	69db      	ldr	r3, [r3, #28]
 8007b70:	f003 0308 	and.w	r3, r3, #8
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d110      	bne.n	8007b9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2208      	movs	r2, #8
 8007b7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	f000 f95b 	bl	8007e3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2208      	movs	r2, #8
 8007b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e029      	b.n	8007bee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	69db      	ldr	r3, [r3, #28]
 8007ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ba4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ba8:	d111      	bne.n	8007bce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 f941 	bl	8007e3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2220      	movs	r2, #32
 8007bbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e00f      	b.n	8007bee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69da      	ldr	r2, [r3, #28]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	bf0c      	ite	eq
 8007bde:	2301      	moveq	r3, #1
 8007be0:	2300      	movne	r3, #0
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	79fb      	ldrb	r3, [r7, #7]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d0a0      	beq.n	8007b2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3710      	adds	r7, #16
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
	...

08007bf8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b0a3      	sub	sp, #140	@ 0x8c
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	4613      	mov	r3, r2
 8007c04:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	88fa      	ldrh	r2, [r7, #6]
 8007c10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	88fa      	ldrh	r2, [r7, #6]
 8007c18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c2a:	d10e      	bne.n	8007c4a <UART_Start_Receive_IT+0x52>
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d105      	bne.n	8007c40 <UART_Start_Receive_IT+0x48>
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007c3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c3e:	e02d      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	22ff      	movs	r2, #255	@ 0xff
 8007c44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c48:	e028      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10d      	bne.n	8007c6e <UART_Start_Receive_IT+0x76>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d104      	bne.n	8007c64 <UART_Start_Receive_IT+0x6c>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	22ff      	movs	r2, #255	@ 0xff
 8007c5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c62:	e01b      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	227f      	movs	r2, #127	@ 0x7f
 8007c68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c6c:	e016      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c76:	d10d      	bne.n	8007c94 <UART_Start_Receive_IT+0x9c>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d104      	bne.n	8007c8a <UART_Start_Receive_IT+0x92>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	227f      	movs	r2, #127	@ 0x7f
 8007c84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c88:	e008      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	223f      	movs	r2, #63	@ 0x3f
 8007c8e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c92:	e003      	b.n	8007c9c <UART_Start_Receive_IT+0xa4>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2222      	movs	r2, #34	@ 0x22
 8007ca8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cb6:	e853 3f00 	ldrex	r3, [r3]
 8007cba:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007cbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cbe:	f043 0301 	orr.w	r3, r3, #1
 8007cc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	3308      	adds	r3, #8
 8007ccc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007cd0:	673a      	str	r2, [r7, #112]	@ 0x70
 8007cd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007cd6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007cd8:	e841 2300 	strex	r3, r2, [r1]
 8007cdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007cde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d1e3      	bne.n	8007cac <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ce8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cec:	d14f      	bne.n	8007d8e <UART_Start_Receive_IT+0x196>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007cf4:	88fa      	ldrh	r2, [r7, #6]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d349      	bcc.n	8007d8e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d02:	d107      	bne.n	8007d14 <UART_Start_Receive_IT+0x11c>
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d103      	bne.n	8007d14 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4a47      	ldr	r2, [pc, #284]	@ (8007e2c <UART_Start_Receive_IT+0x234>)
 8007d10:	675a      	str	r2, [r3, #116]	@ 0x74
 8007d12:	e002      	b.n	8007d1a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	4a46      	ldr	r2, [pc, #280]	@ (8007e30 <UART_Start_Receive_IT+0x238>)
 8007d18:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d01a      	beq.n	8007d58 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d2a:	e853 3f00 	ldrex	r3, [r3]
 8007d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	461a      	mov	r2, r3
 8007d40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d46:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007d4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e4      	bne.n	8007d22 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	3308      	adds	r3, #8
 8007d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d62:	e853 3f00 	ldrex	r3, [r3]
 8007d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	3308      	adds	r3, #8
 8007d76:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007d78:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007d7a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007d7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d80:	e841 2300 	strex	r3, r2, [r1]
 8007d84:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007d86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e5      	bne.n	8007d58 <UART_Start_Receive_IT+0x160>
 8007d8c:	e046      	b.n	8007e1c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d96:	d107      	bne.n	8007da8 <UART_Start_Receive_IT+0x1b0>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d103      	bne.n	8007da8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4a24      	ldr	r2, [pc, #144]	@ (8007e34 <UART_Start_Receive_IT+0x23c>)
 8007da4:	675a      	str	r2, [r3, #116]	@ 0x74
 8007da6:	e002      	b.n	8007dae <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4a23      	ldr	r2, [pc, #140]	@ (8007e38 <UART_Start_Receive_IT+0x240>)
 8007dac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d019      	beq.n	8007dea <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	e853 3f00 	ldrex	r3, [r3]
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007dca:	677b      	str	r3, [r7, #116]	@ 0x74
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007dd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dd6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007dda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ddc:	e841 2300 	strex	r3, r2, [r1]
 8007de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1e6      	bne.n	8007db6 <UART_Start_Receive_IT+0x1be>
 8007de8:	e018      	b.n	8007e1c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	e853 3f00 	ldrex	r3, [r3]
 8007df6:	613b      	str	r3, [r7, #16]
   return(result);
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	f043 0320 	orr.w	r3, r3, #32
 8007dfe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	461a      	mov	r2, r3
 8007e06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e08:	623b      	str	r3, [r7, #32]
 8007e0a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0c:	69f9      	ldr	r1, [r7, #28]
 8007e0e:	6a3a      	ldr	r2, [r7, #32]
 8007e10:	e841 2300 	strex	r3, r2, [r1]
 8007e14:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1e6      	bne.n	8007dea <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	378c      	adds	r7, #140	@ 0x8c
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	08008659 	.word	0x08008659
 8007e30:	080082f5 	.word	0x080082f5
 8007e34:	0800813d 	.word	0x0800813d
 8007e38:	08007f85 	.word	0x08007f85

08007e3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b095      	sub	sp, #84	@ 0x54
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e62:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e64:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e6      	bne.n	8007e44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3308      	adds	r3, #8
 8007e7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	e853 3f00 	ldrex	r3, [r3]
 8007e84:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e8c:	f023 0301 	bic.w	r3, r3, #1
 8007e90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	3308      	adds	r3, #8
 8007e98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e3      	bne.n	8007e76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d118      	bne.n	8007ee8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	e853 3f00 	ldrex	r3, [r3]
 8007ec2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f023 0310 	bic.w	r3, r3, #16
 8007eca:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ed4:	61bb      	str	r3, [r7, #24]
 8007ed6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed8:	6979      	ldr	r1, [r7, #20]
 8007eda:	69ba      	ldr	r2, [r7, #24]
 8007edc:	e841 2300 	strex	r3, r2, [r1]
 8007ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d1e6      	bne.n	8007eb6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2220      	movs	r2, #32
 8007eec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007efc:	bf00      	nop
 8007efe:	3754      	adds	r7, #84	@ 0x54
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f7ff f99e 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f24:	bf00      	nop
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	e853 3f00 	ldrex	r3, [r3]
 8007f40:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f48:	61fb      	str	r3, [r7, #28]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	61bb      	str	r3, [r7, #24]
 8007f54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f56:	6979      	ldr	r1, [r7, #20]
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	e841 2300 	strex	r3, r2, [r1]
 8007f5e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d1e6      	bne.n	8007f34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f7ff f969 	bl	800724c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f7a:	bf00      	nop
 8007f7c:	3720      	adds	r7, #32
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b09c      	sub	sp, #112	@ 0x70
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007f92:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f9c:	2b22      	cmp	r3, #34	@ 0x22
 8007f9e:	f040 80be 	bne.w	800811e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007fb0:	b2d9      	uxtb	r1, r3
 8007fb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fbc:	400a      	ands	r2, r1
 8007fbe:	b2d2      	uxtb	r2, r2
 8007fc0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fc6:	1c5a      	adds	r2, r3, #1
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f040 80a1 	bne.w	800812e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ff4:	e853 3f00 	ldrex	r3, [r3]
 8007ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ffc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008000:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	461a      	mov	r2, r3
 8008008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800800a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800800c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008010:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008012:	e841 2300 	strex	r3, r2, [r1]
 8008016:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1e6      	bne.n	8007fec <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3308      	adds	r3, #8
 8008024:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800802e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008030:	f023 0301 	bic.w	r3, r3, #1
 8008034:	667b      	str	r3, [r7, #100]	@ 0x64
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3308      	adds	r3, #8
 800803c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800803e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008040:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008044:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800804c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e5      	bne.n	800801e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2220      	movs	r2, #32
 8008056:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a33      	ldr	r2, [pc, #204]	@ (8008138 <UART_RxISR_8BIT+0x1b4>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d01f      	beq.n	80080b0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d018      	beq.n	80080b0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	e853 3f00 	ldrex	r3, [r3]
 800808a:	623b      	str	r3, [r7, #32]
   return(result);
 800808c:	6a3b      	ldr	r3, [r7, #32]
 800808e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008092:	663b      	str	r3, [r7, #96]	@ 0x60
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	461a      	mov	r2, r3
 800809a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800809c:	633b      	str	r3, [r7, #48]	@ 0x30
 800809e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a4:	e841 2300 	strex	r3, r2, [r1]
 80080a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d1e6      	bne.n	800807e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d12e      	bne.n	8008116 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	e853 3f00 	ldrex	r3, [r3]
 80080ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 0310 	bic.w	r3, r3, #16
 80080d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	461a      	mov	r2, r3
 80080da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080dc:	61fb      	str	r3, [r7, #28]
 80080de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e0:	69b9      	ldr	r1, [r7, #24]
 80080e2:	69fa      	ldr	r2, [r7, #28]
 80080e4:	e841 2300 	strex	r3, r2, [r1]
 80080e8:	617b      	str	r3, [r7, #20]
   return(result);
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1e6      	bne.n	80080be <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	f003 0310 	and.w	r3, r3, #16
 80080fa:	2b10      	cmp	r3, #16
 80080fc:	d103      	bne.n	8008106 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2210      	movs	r2, #16
 8008104:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800810c:	4619      	mov	r1, r3
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7ff f8b0 	bl	8007274 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008114:	e00b      	b.n	800812e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7f8 fcac 	bl	8000a74 <HAL_UART_RxCpltCallback>
}
 800811c:	e007      	b.n	800812e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	699a      	ldr	r2, [r3, #24]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f042 0208 	orr.w	r2, r2, #8
 800812c:	619a      	str	r2, [r3, #24]
}
 800812e:	bf00      	nop
 8008130:	3770      	adds	r7, #112	@ 0x70
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	40008000 	.word	0x40008000

0800813c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b09c      	sub	sp, #112	@ 0x70
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800814a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008154:	2b22      	cmp	r3, #34	@ 0x22
 8008156:	f040 80be 	bne.w	80082d6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008160:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008168:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800816a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800816e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008172:	4013      	ands	r3, r2
 8008174:	b29a      	uxth	r2, r3
 8008176:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008178:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800817e:	1c9a      	adds	r2, r3, #2
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800818a:	b29b      	uxth	r3, r3
 800818c:	3b01      	subs	r3, #1
 800818e:	b29a      	uxth	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800819c:	b29b      	uxth	r3, r3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f040 80a1 	bne.w	80082e6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ac:	e853 3f00 	ldrex	r3, [r3]
 80081b0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80081b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	461a      	mov	r2, r3
 80081c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80081c4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80081c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081ca:	e841 2300 	strex	r3, r2, [r1]
 80081ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80081d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1e6      	bne.n	80081a4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	3308      	adds	r3, #8
 80081dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081e0:	e853 3f00 	ldrex	r3, [r3]
 80081e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	f023 0301 	bic.w	r3, r3, #1
 80081ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3308      	adds	r3, #8
 80081f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80081f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80081f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081fe:	e841 2300 	strex	r3, r2, [r1]
 8008202:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1e5      	bne.n	80081d6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a33      	ldr	r2, [pc, #204]	@ (80082f0 <UART_RxISR_16BIT+0x1b4>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d01f      	beq.n	8008268 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d018      	beq.n	8008268 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	e853 3f00 	ldrex	r3, [r3]
 8008242:	61fb      	str	r3, [r7, #28]
   return(result);
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800824a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	461a      	mov	r2, r3
 8008252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008256:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008258:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800825a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800825c:	e841 2300 	strex	r3, r2, [r1]
 8008260:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1e6      	bne.n	8008236 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800826c:	2b01      	cmp	r3, #1
 800826e:	d12e      	bne.n	80082ce <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	e853 3f00 	ldrex	r3, [r3]
 8008282:	60bb      	str	r3, [r7, #8]
   return(result);
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f023 0310 	bic.w	r3, r3, #16
 800828a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	461a      	mov	r2, r3
 8008292:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008294:	61bb      	str	r3, [r7, #24]
 8008296:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008298:	6979      	ldr	r1, [r7, #20]
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	e841 2300 	strex	r3, r2, [r1]
 80082a0:	613b      	str	r3, [r7, #16]
   return(result);
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e6      	bne.n	8008276 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	69db      	ldr	r3, [r3, #28]
 80082ae:	f003 0310 	and.w	r3, r3, #16
 80082b2:	2b10      	cmp	r3, #16
 80082b4:	d103      	bne.n	80082be <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2210      	movs	r2, #16
 80082bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082c4:	4619      	mov	r1, r3
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f7fe ffd4 	bl	8007274 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082cc:	e00b      	b.n	80082e6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f7f8 fbd0 	bl	8000a74 <HAL_UART_RxCpltCallback>
}
 80082d4:	e007      	b.n	80082e6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	699a      	ldr	r2, [r3, #24]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f042 0208 	orr.w	r2, r2, #8
 80082e4:	619a      	str	r2, [r3, #24]
}
 80082e6:	bf00      	nop
 80082e8:	3770      	adds	r7, #112	@ 0x70
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	40008000 	.word	0x40008000

080082f4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b0ac      	sub	sp, #176	@ 0xb0
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008302:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800832a:	2b22      	cmp	r3, #34	@ 0x22
 800832c:	f040 8183 	bne.w	8008636 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008336:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800833a:	e126      	b.n	800858a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008342:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008346:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800834a:	b2d9      	uxtb	r1, r3
 800834c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008350:	b2da      	uxtb	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008356:	400a      	ands	r2, r1
 8008358:	b2d2      	uxtb	r2, r2
 800835a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008360:	1c5a      	adds	r2, r3, #1
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800836c:	b29b      	uxth	r3, r3
 800836e:	3b01      	subs	r3, #1
 8008370:	b29a      	uxth	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	69db      	ldr	r3, [r3, #28]
 800837e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008386:	f003 0307 	and.w	r3, r3, #7
 800838a:	2b00      	cmp	r3, #0
 800838c:	d053      	beq.n	8008436 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800838e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	d011      	beq.n	80083be <UART_RxISR_8BIT_FIFOEN+0xca>
 800839a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800839e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00b      	beq.n	80083be <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2201      	movs	r2, #1
 80083ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083b4:	f043 0201 	orr.w	r2, r3, #1
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083c2:	f003 0302 	and.w	r3, r3, #2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d011      	beq.n	80083ee <UART_RxISR_8BIT_FIFOEN+0xfa>
 80083ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083ce:	f003 0301 	and.w	r3, r3, #1
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00b      	beq.n	80083ee <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2202      	movs	r2, #2
 80083dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083e4:	f043 0204 	orr.w	r2, r3, #4
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083f2:	f003 0304 	and.w	r3, r3, #4
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d011      	beq.n	800841e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80083fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00b      	beq.n	800841e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2204      	movs	r2, #4
 800840c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008414:	f043 0202 	orr.w	r2, r3, #2
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008424:	2b00      	cmp	r3, #0
 8008426:	d006      	beq.n	8008436 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f7fe ff19 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800843c:	b29b      	uxth	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	f040 80a3 	bne.w	800858a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	461a      	mov	r2, r3
 8008462:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008466:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008468:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800846c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008474:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e4      	bne.n	8008444 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3308      	adds	r3, #8
 8008480:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800848a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800848c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008490:	f023 0301 	bic.w	r3, r3, #1
 8008494:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3308      	adds	r3, #8
 800849e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084a2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80084a4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80084a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80084aa:	e841 2300 	strex	r3, r2, [r1]
 80084ae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80084b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e1      	bne.n	800847a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a60      	ldr	r2, [pc, #384]	@ (8008650 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d021      	beq.n	8008518 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d01a      	beq.n	8008518 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ea:	e853 3f00 	ldrex	r3, [r3]
 80084ee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	461a      	mov	r2, r3
 8008500:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008504:	657b      	str	r3, [r7, #84]	@ 0x54
 8008506:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008508:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800850a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800850c:	e841 2300 	strex	r3, r2, [r1]
 8008510:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008514:	2b00      	cmp	r3, #0
 8008516:	d1e4      	bne.n	80084e2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800851c:	2b01      	cmp	r3, #1
 800851e:	d130      	bne.n	8008582 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852e:	e853 3f00 	ldrex	r3, [r3]
 8008532:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008536:	f023 0310 	bic.w	r3, r3, #16
 800853a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	461a      	mov	r2, r3
 8008544:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008548:	643b      	str	r3, [r7, #64]	@ 0x40
 800854a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800854e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e4      	bne.n	8008526 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	69db      	ldr	r3, [r3, #28]
 8008562:	f003 0310 	and.w	r3, r3, #16
 8008566:	2b10      	cmp	r3, #16
 8008568:	d103      	bne.n	8008572 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2210      	movs	r2, #16
 8008570:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008578:	4619      	mov	r1, r3
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7fe fe7a 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008580:	e00e      	b.n	80085a0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f7f8 fa76 	bl	8000a74 <HAL_UART_RxCpltCallback>
        break;
 8008588:	e00a      	b.n	80085a0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800858a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800858e:	2b00      	cmp	r3, #0
 8008590:	d006      	beq.n	80085a0 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008596:	f003 0320 	and.w	r3, r3, #32
 800859a:	2b00      	cmp	r3, #0
 800859c:	f47f aece 	bne.w	800833c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085a6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80085aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d049      	beq.n	8008646 <UART_RxISR_8BIT_FIFOEN+0x352>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085b8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80085bc:	429a      	cmp	r2, r3
 80085be:	d242      	bcs.n	8008646 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	3308      	adds	r3, #8
 80085c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	e853 3f00 	ldrex	r3, [r3]
 80085ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3308      	adds	r3, #8
 80085e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80085e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085ec:	e841 2300 	strex	r3, r2, [r1]
 80085f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e3      	bne.n	80085c0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4a16      	ldr	r2, [pc, #88]	@ (8008654 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80085fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	e853 3f00 	ldrex	r3, [r3]
 800860a:	60bb      	str	r3, [r7, #8]
   return(result);
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	f043 0320 	orr.w	r3, r3, #32
 8008612:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	461a      	mov	r2, r3
 800861c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008620:	61bb      	str	r3, [r7, #24]
 8008622:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008624:	6979      	ldr	r1, [r7, #20]
 8008626:	69ba      	ldr	r2, [r7, #24]
 8008628:	e841 2300 	strex	r3, r2, [r1]
 800862c:	613b      	str	r3, [r7, #16]
   return(result);
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1e4      	bne.n	80085fe <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008634:	e007      	b.n	8008646 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	699a      	ldr	r2, [r3, #24]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0208 	orr.w	r2, r2, #8
 8008644:	619a      	str	r2, [r3, #24]
}
 8008646:	bf00      	nop
 8008648:	37b0      	adds	r7, #176	@ 0xb0
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
 800864e:	bf00      	nop
 8008650:	40008000 	.word	0x40008000
 8008654:	08007f85 	.word	0x08007f85

08008658 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b0ae      	sub	sp, #184	@ 0xb8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008666:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	69db      	ldr	r3, [r3, #28]
 8008670:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800868e:	2b22      	cmp	r3, #34	@ 0x22
 8008690:	f040 8187 	bne.w	80089a2 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800869a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800869e:	e12a      	b.n	80088f6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80086b2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80086b6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80086ba:	4013      	ands	r3, r2
 80086bc:	b29a      	uxth	r2, r3
 80086be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086c8:	1c9a      	adds	r2, r3, #2
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	3b01      	subs	r3, #1
 80086d8:	b29a      	uxth	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80086ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80086ee:	f003 0307 	and.w	r3, r3, #7
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d053      	beq.n	800879e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80086f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d011      	beq.n	8008726 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2201      	movs	r2, #1
 8008714:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800871c:	f043 0201 	orr.w	r2, r3, #1
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008726:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800872a:	f003 0302 	and.w	r3, r3, #2
 800872e:	2b00      	cmp	r3, #0
 8008730:	d011      	beq.n	8008756 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008732:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00b      	beq.n	8008756 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2202      	movs	r2, #2
 8008744:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800874c:	f043 0204 	orr.w	r2, r3, #4
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008756:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800875a:	f003 0304 	and.w	r3, r3, #4
 800875e:	2b00      	cmp	r3, #0
 8008760:	d011      	beq.n	8008786 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008762:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00b      	beq.n	8008786 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2204      	movs	r2, #4
 8008774:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800877c:	f043 0202 	orr.w	r2, r3, #2
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800878c:	2b00      	cmp	r3, #0
 800878e:	d006      	beq.n	800879e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f7fe fd65 	bl	8007260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	f040 80a5 	bne.w	80088f6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087b4:	e853 3f00 	ldrex	r3, [r3]
 80087b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80087ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	461a      	mov	r2, r3
 80087ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80087d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80087da:	e841 2300 	strex	r3, r2, [r1]
 80087de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80087e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1e2      	bne.n	80087ac <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3308      	adds	r3, #8
 80087ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087f0:	e853 3f00 	ldrex	r3, [r3]
 80087f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087fc:	f023 0301 	bic.w	r3, r3, #1
 8008800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3308      	adds	r3, #8
 800880a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800880e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008810:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008812:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008814:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008816:	e841 2300 	strex	r3, r2, [r1]
 800881a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800881c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1e1      	bne.n	80087e6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a60      	ldr	r2, [pc, #384]	@ (80089bc <UART_RxISR_16BIT_FIFOEN+0x364>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d021      	beq.n	8008884 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800884a:	2b00      	cmp	r3, #0
 800884c:	d01a      	beq.n	8008884 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008854:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008856:	e853 3f00 	ldrex	r3, [r3]
 800885a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800885c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800885e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008862:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	461a      	mov	r2, r3
 800886c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008870:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008872:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008876:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800887e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e4      	bne.n	800884e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008888:	2b01      	cmp	r3, #1
 800888a:	d130      	bne.n	80088ee <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889a:	e853 3f00 	ldrex	r3, [r3]
 800889e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088a2:	f023 0310 	bic.w	r3, r3, #16
 80088a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	461a      	mov	r2, r3
 80088b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80088b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088bc:	e841 2300 	strex	r3, r2, [r1]
 80088c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1e4      	bne.n	8008892 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	69db      	ldr	r3, [r3, #28]
 80088ce:	f003 0310 	and.w	r3, r3, #16
 80088d2:	2b10      	cmp	r3, #16
 80088d4:	d103      	bne.n	80088de <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2210      	movs	r2, #16
 80088dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088e4:	4619      	mov	r1, r3
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f7fe fcc4 	bl	8007274 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80088ec:	e00e      	b.n	800890c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7f8 f8c0 	bl	8000a74 <HAL_UART_RxCpltCallback>
        break;
 80088f4:	e00a      	b.n	800890c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80088f6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d006      	beq.n	800890c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80088fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008902:	f003 0320 	and.w	r3, r3, #32
 8008906:	2b00      	cmp	r3, #0
 8008908:	f47f aeca 	bne.w	80086a0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008912:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008916:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800891a:	2b00      	cmp	r3, #0
 800891c:	d049      	beq.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008924:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008928:	429a      	cmp	r2, r3
 800892a:	d242      	bcs.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3308      	adds	r3, #8
 8008932:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	e853 3f00 	ldrex	r3, [r3]
 800893a:	623b      	str	r3, [r7, #32]
   return(result);
 800893c:	6a3b      	ldr	r3, [r7, #32]
 800893e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008942:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3308      	adds	r3, #8
 800894c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008950:	633a      	str	r2, [r7, #48]	@ 0x30
 8008952:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008958:	e841 2300 	strex	r3, r2, [r1]
 800895c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800895e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1e3      	bne.n	800892c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a16      	ldr	r2, [pc, #88]	@ (80089c0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008968:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	e853 3f00 	ldrex	r3, [r3]
 8008976:	60fb      	str	r3, [r7, #12]
   return(result);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f043 0320 	orr.w	r3, r3, #32
 800897e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	461a      	mov	r2, r3
 8008988:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800898c:	61fb      	str	r3, [r7, #28]
 800898e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	69b9      	ldr	r1, [r7, #24]
 8008992:	69fa      	ldr	r2, [r7, #28]
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	617b      	str	r3, [r7, #20]
   return(result);
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e4      	bne.n	800896a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089a0:	e007      	b.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	699a      	ldr	r2, [r3, #24]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f042 0208 	orr.w	r2, r2, #8
 80089b0:	619a      	str	r2, [r3, #24]
}
 80089b2:	bf00      	nop
 80089b4:	37b8      	adds	r7, #184	@ 0xb8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	40008000 	.word	0x40008000
 80089c0:	0800813d 	.word	0x0800813d

080089c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80089cc:	bf00      	nop
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d101      	bne.n	8008a16 <HAL_UARTEx_DisableFifoMode+0x16>
 8008a12:	2302      	movs	r3, #2
 8008a14:	e027      	b.n	8008a66 <HAL_UARTEx_DisableFifoMode+0x66>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2224      	movs	r2, #36	@ 0x24
 8008a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f022 0201 	bic.w	r2, r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a44:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2220      	movs	r2, #32
 8008a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr

08008a72 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a72:	b580      	push	{r7, lr}
 8008a74:	b084      	sub	sp, #16
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	6078      	str	r0, [r7, #4]
 8008a7a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d101      	bne.n	8008a8a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a86:	2302      	movs	r3, #2
 8008a88:	e02d      	b.n	8008ae6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2224      	movs	r2, #36	@ 0x24
 8008a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f022 0201 	bic.w	r2, r2, #1
 8008ab0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	430a      	orrs	r2, r1
 8008ac4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f850 	bl	8008b6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2220      	movs	r2, #32
 8008ad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d101      	bne.n	8008b06 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b02:	2302      	movs	r3, #2
 8008b04:	e02d      	b.n	8008b62 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2224      	movs	r2, #36	@ 0x24
 8008b12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0201 	bic.w	r2, r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f812 	bl	8008b6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d108      	bne.n	8008b8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2201      	movs	r2, #1
 8008b88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008b8c:	e031      	b.n	8008bf2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008b8e:	2308      	movs	r3, #8
 8008b90:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008b92:	2308      	movs	r3, #8
 8008b94:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	0e5b      	lsrs	r3, r3, #25
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	f003 0307 	and.w	r3, r3, #7
 8008ba4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	0f5b      	lsrs	r3, r3, #29
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	f003 0307 	and.w	r3, r3, #7
 8008bb4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bb6:	7bbb      	ldrb	r3, [r7, #14]
 8008bb8:	7b3a      	ldrb	r2, [r7, #12]
 8008bba:	4911      	ldr	r1, [pc, #68]	@ (8008c00 <UARTEx_SetNbDataToProcess+0x94>)
 8008bbc:	5c8a      	ldrb	r2, [r1, r2]
 8008bbe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bc2:	7b3a      	ldrb	r2, [r7, #12]
 8008bc4:	490f      	ldr	r1, [pc, #60]	@ (8008c04 <UARTEx_SetNbDataToProcess+0x98>)
 8008bc6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bc8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bd4:	7bfb      	ldrb	r3, [r7, #15]
 8008bd6:	7b7a      	ldrb	r2, [r7, #13]
 8008bd8:	4909      	ldr	r1, [pc, #36]	@ (8008c00 <UARTEx_SetNbDataToProcess+0x94>)
 8008bda:	5c8a      	ldrb	r2, [r1, r2]
 8008bdc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008be0:	7b7a      	ldrb	r2, [r7, #13]
 8008be2:	4908      	ldr	r1, [pc, #32]	@ (8008c04 <UARTEx_SetNbDataToProcess+0x98>)
 8008be4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008be6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bea:	b29a      	uxth	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008bf2:	bf00      	nop
 8008bf4:	3714      	adds	r7, #20
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	08009900 	.word	0x08009900
 8008c04:	08009908 	.word	0x08009908

08008c08 <atoi>:
 8008c08:	220a      	movs	r2, #10
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	f000 b87a 	b.w	8008d04 <strtol>

08008c10 <_strtol_l.isra.0>:
 8008c10:	2b24      	cmp	r3, #36	@ 0x24
 8008c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c16:	4686      	mov	lr, r0
 8008c18:	4690      	mov	r8, r2
 8008c1a:	d801      	bhi.n	8008c20 <_strtol_l.isra.0+0x10>
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d106      	bne.n	8008c2e <_strtol_l.isra.0+0x1e>
 8008c20:	f000 f8b8 	bl	8008d94 <__errno>
 8008c24:	2316      	movs	r3, #22
 8008c26:	6003      	str	r3, [r0, #0]
 8008c28:	2000      	movs	r0, #0
 8008c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c2e:	4834      	ldr	r0, [pc, #208]	@ (8008d00 <_strtol_l.isra.0+0xf0>)
 8008c30:	460d      	mov	r5, r1
 8008c32:	462a      	mov	r2, r5
 8008c34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c38:	5d06      	ldrb	r6, [r0, r4]
 8008c3a:	f016 0608 	ands.w	r6, r6, #8
 8008c3e:	d1f8      	bne.n	8008c32 <_strtol_l.isra.0+0x22>
 8008c40:	2c2d      	cmp	r4, #45	@ 0x2d
 8008c42:	d110      	bne.n	8008c66 <_strtol_l.isra.0+0x56>
 8008c44:	782c      	ldrb	r4, [r5, #0]
 8008c46:	2601      	movs	r6, #1
 8008c48:	1c95      	adds	r5, r2, #2
 8008c4a:	f033 0210 	bics.w	r2, r3, #16
 8008c4e:	d115      	bne.n	8008c7c <_strtol_l.isra.0+0x6c>
 8008c50:	2c30      	cmp	r4, #48	@ 0x30
 8008c52:	d10d      	bne.n	8008c70 <_strtol_l.isra.0+0x60>
 8008c54:	782a      	ldrb	r2, [r5, #0]
 8008c56:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008c5a:	2a58      	cmp	r2, #88	@ 0x58
 8008c5c:	d108      	bne.n	8008c70 <_strtol_l.isra.0+0x60>
 8008c5e:	786c      	ldrb	r4, [r5, #1]
 8008c60:	3502      	adds	r5, #2
 8008c62:	2310      	movs	r3, #16
 8008c64:	e00a      	b.n	8008c7c <_strtol_l.isra.0+0x6c>
 8008c66:	2c2b      	cmp	r4, #43	@ 0x2b
 8008c68:	bf04      	itt	eq
 8008c6a:	782c      	ldrbeq	r4, [r5, #0]
 8008c6c:	1c95      	addeq	r5, r2, #2
 8008c6e:	e7ec      	b.n	8008c4a <_strtol_l.isra.0+0x3a>
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1f6      	bne.n	8008c62 <_strtol_l.isra.0+0x52>
 8008c74:	2c30      	cmp	r4, #48	@ 0x30
 8008c76:	bf14      	ite	ne
 8008c78:	230a      	movne	r3, #10
 8008c7a:	2308      	moveq	r3, #8
 8008c7c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008c80:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008c84:	2200      	movs	r2, #0
 8008c86:	fbbc f9f3 	udiv	r9, ip, r3
 8008c8a:	4610      	mov	r0, r2
 8008c8c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008c90:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008c94:	2f09      	cmp	r7, #9
 8008c96:	d80f      	bhi.n	8008cb8 <_strtol_l.isra.0+0xa8>
 8008c98:	463c      	mov	r4, r7
 8008c9a:	42a3      	cmp	r3, r4
 8008c9c:	dd1b      	ble.n	8008cd6 <_strtol_l.isra.0+0xc6>
 8008c9e:	1c57      	adds	r7, r2, #1
 8008ca0:	d007      	beq.n	8008cb2 <_strtol_l.isra.0+0xa2>
 8008ca2:	4581      	cmp	r9, r0
 8008ca4:	d314      	bcc.n	8008cd0 <_strtol_l.isra.0+0xc0>
 8008ca6:	d101      	bne.n	8008cac <_strtol_l.isra.0+0x9c>
 8008ca8:	45a2      	cmp	sl, r4
 8008caa:	db11      	blt.n	8008cd0 <_strtol_l.isra.0+0xc0>
 8008cac:	fb00 4003 	mla	r0, r0, r3, r4
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cb6:	e7eb      	b.n	8008c90 <_strtol_l.isra.0+0x80>
 8008cb8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008cbc:	2f19      	cmp	r7, #25
 8008cbe:	d801      	bhi.n	8008cc4 <_strtol_l.isra.0+0xb4>
 8008cc0:	3c37      	subs	r4, #55	@ 0x37
 8008cc2:	e7ea      	b.n	8008c9a <_strtol_l.isra.0+0x8a>
 8008cc4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008cc8:	2f19      	cmp	r7, #25
 8008cca:	d804      	bhi.n	8008cd6 <_strtol_l.isra.0+0xc6>
 8008ccc:	3c57      	subs	r4, #87	@ 0x57
 8008cce:	e7e4      	b.n	8008c9a <_strtol_l.isra.0+0x8a>
 8008cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd4:	e7ed      	b.n	8008cb2 <_strtol_l.isra.0+0xa2>
 8008cd6:	1c53      	adds	r3, r2, #1
 8008cd8:	d108      	bne.n	8008cec <_strtol_l.isra.0+0xdc>
 8008cda:	2322      	movs	r3, #34	@ 0x22
 8008cdc:	f8ce 3000 	str.w	r3, [lr]
 8008ce0:	4660      	mov	r0, ip
 8008ce2:	f1b8 0f00 	cmp.w	r8, #0
 8008ce6:	d0a0      	beq.n	8008c2a <_strtol_l.isra.0+0x1a>
 8008ce8:	1e69      	subs	r1, r5, #1
 8008cea:	e006      	b.n	8008cfa <_strtol_l.isra.0+0xea>
 8008cec:	b106      	cbz	r6, 8008cf0 <_strtol_l.isra.0+0xe0>
 8008cee:	4240      	negs	r0, r0
 8008cf0:	f1b8 0f00 	cmp.w	r8, #0
 8008cf4:	d099      	beq.n	8008c2a <_strtol_l.isra.0+0x1a>
 8008cf6:	2a00      	cmp	r2, #0
 8008cf8:	d1f6      	bne.n	8008ce8 <_strtol_l.isra.0+0xd8>
 8008cfa:	f8c8 1000 	str.w	r1, [r8]
 8008cfe:	e794      	b.n	8008c2a <_strtol_l.isra.0+0x1a>
 8008d00:	08009911 	.word	0x08009911

08008d04 <strtol>:
 8008d04:	4613      	mov	r3, r2
 8008d06:	460a      	mov	r2, r1
 8008d08:	4601      	mov	r1, r0
 8008d0a:	4802      	ldr	r0, [pc, #8]	@ (8008d14 <strtol+0x10>)
 8008d0c:	6800      	ldr	r0, [r0, #0]
 8008d0e:	f7ff bf7f 	b.w	8008c10 <_strtol_l.isra.0>
 8008d12:	bf00      	nop
 8008d14:	2000000c 	.word	0x2000000c

08008d18 <sniprintf>:
 8008d18:	b40c      	push	{r2, r3}
 8008d1a:	b530      	push	{r4, r5, lr}
 8008d1c:	4b18      	ldr	r3, [pc, #96]	@ (8008d80 <sniprintf+0x68>)
 8008d1e:	1e0c      	subs	r4, r1, #0
 8008d20:	681d      	ldr	r5, [r3, #0]
 8008d22:	b09d      	sub	sp, #116	@ 0x74
 8008d24:	da08      	bge.n	8008d38 <sniprintf+0x20>
 8008d26:	238b      	movs	r3, #139	@ 0x8b
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2e:	b01d      	add	sp, #116	@ 0x74
 8008d30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d34:	b002      	add	sp, #8
 8008d36:	4770      	bx	lr
 8008d38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008d3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008d40:	f04f 0300 	mov.w	r3, #0
 8008d44:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008d46:	bf14      	ite	ne
 8008d48:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008d4c:	4623      	moveq	r3, r4
 8008d4e:	9304      	str	r3, [sp, #16]
 8008d50:	9307      	str	r3, [sp, #28]
 8008d52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008d56:	9002      	str	r0, [sp, #8]
 8008d58:	9006      	str	r0, [sp, #24]
 8008d5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008d5e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008d60:	ab21      	add	r3, sp, #132	@ 0x84
 8008d62:	a902      	add	r1, sp, #8
 8008d64:	4628      	mov	r0, r5
 8008d66:	9301      	str	r3, [sp, #4]
 8008d68:	f000 f994 	bl	8009094 <_svfiprintf_r>
 8008d6c:	1c43      	adds	r3, r0, #1
 8008d6e:	bfbc      	itt	lt
 8008d70:	238b      	movlt	r3, #139	@ 0x8b
 8008d72:	602b      	strlt	r3, [r5, #0]
 8008d74:	2c00      	cmp	r4, #0
 8008d76:	d0da      	beq.n	8008d2e <sniprintf+0x16>
 8008d78:	9b02      	ldr	r3, [sp, #8]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	701a      	strb	r2, [r3, #0]
 8008d7e:	e7d6      	b.n	8008d2e <sniprintf+0x16>
 8008d80:	2000000c 	.word	0x2000000c

08008d84 <memset>:
 8008d84:	4402      	add	r2, r0
 8008d86:	4603      	mov	r3, r0
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d100      	bne.n	8008d8e <memset+0xa>
 8008d8c:	4770      	bx	lr
 8008d8e:	f803 1b01 	strb.w	r1, [r3], #1
 8008d92:	e7f9      	b.n	8008d88 <memset+0x4>

08008d94 <__errno>:
 8008d94:	4b01      	ldr	r3, [pc, #4]	@ (8008d9c <__errno+0x8>)
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	2000000c 	.word	0x2000000c

08008da0 <__libc_init_array>:
 8008da0:	b570      	push	{r4, r5, r6, lr}
 8008da2:	4d0d      	ldr	r5, [pc, #52]	@ (8008dd8 <__libc_init_array+0x38>)
 8008da4:	4c0d      	ldr	r4, [pc, #52]	@ (8008ddc <__libc_init_array+0x3c>)
 8008da6:	1b64      	subs	r4, r4, r5
 8008da8:	10a4      	asrs	r4, r4, #2
 8008daa:	2600      	movs	r6, #0
 8008dac:	42a6      	cmp	r6, r4
 8008dae:	d109      	bne.n	8008dc4 <__libc_init_array+0x24>
 8008db0:	4d0b      	ldr	r5, [pc, #44]	@ (8008de0 <__libc_init_array+0x40>)
 8008db2:	4c0c      	ldr	r4, [pc, #48]	@ (8008de4 <__libc_init_array+0x44>)
 8008db4:	f000 fc64 	bl	8009680 <_init>
 8008db8:	1b64      	subs	r4, r4, r5
 8008dba:	10a4      	asrs	r4, r4, #2
 8008dbc:	2600      	movs	r6, #0
 8008dbe:	42a6      	cmp	r6, r4
 8008dc0:	d105      	bne.n	8008dce <__libc_init_array+0x2e>
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}
 8008dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dc8:	4798      	blx	r3
 8008dca:	3601      	adds	r6, #1
 8008dcc:	e7ee      	b.n	8008dac <__libc_init_array+0xc>
 8008dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dd2:	4798      	blx	r3
 8008dd4:	3601      	adds	r6, #1
 8008dd6:	e7f2      	b.n	8008dbe <__libc_init_array+0x1e>
 8008dd8:	08009a4c 	.word	0x08009a4c
 8008ddc:	08009a4c 	.word	0x08009a4c
 8008de0:	08009a4c 	.word	0x08009a4c
 8008de4:	08009a50 	.word	0x08009a50

08008de8 <__retarget_lock_acquire_recursive>:
 8008de8:	4770      	bx	lr

08008dea <__retarget_lock_release_recursive>:
 8008dea:	4770      	bx	lr

08008dec <_free_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4605      	mov	r5, r0
 8008df0:	2900      	cmp	r1, #0
 8008df2:	d041      	beq.n	8008e78 <_free_r+0x8c>
 8008df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008df8:	1f0c      	subs	r4, r1, #4
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	bfb8      	it	lt
 8008dfe:	18e4      	addlt	r4, r4, r3
 8008e00:	f000 f8e0 	bl	8008fc4 <__malloc_lock>
 8008e04:	4a1d      	ldr	r2, [pc, #116]	@ (8008e7c <_free_r+0x90>)
 8008e06:	6813      	ldr	r3, [r2, #0]
 8008e08:	b933      	cbnz	r3, 8008e18 <_free_r+0x2c>
 8008e0a:	6063      	str	r3, [r4, #4]
 8008e0c:	6014      	str	r4, [r2, #0]
 8008e0e:	4628      	mov	r0, r5
 8008e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e14:	f000 b8dc 	b.w	8008fd0 <__malloc_unlock>
 8008e18:	42a3      	cmp	r3, r4
 8008e1a:	d908      	bls.n	8008e2e <_free_r+0x42>
 8008e1c:	6820      	ldr	r0, [r4, #0]
 8008e1e:	1821      	adds	r1, r4, r0
 8008e20:	428b      	cmp	r3, r1
 8008e22:	bf01      	itttt	eq
 8008e24:	6819      	ldreq	r1, [r3, #0]
 8008e26:	685b      	ldreq	r3, [r3, #4]
 8008e28:	1809      	addeq	r1, r1, r0
 8008e2a:	6021      	streq	r1, [r4, #0]
 8008e2c:	e7ed      	b.n	8008e0a <_free_r+0x1e>
 8008e2e:	461a      	mov	r2, r3
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	b10b      	cbz	r3, 8008e38 <_free_r+0x4c>
 8008e34:	42a3      	cmp	r3, r4
 8008e36:	d9fa      	bls.n	8008e2e <_free_r+0x42>
 8008e38:	6811      	ldr	r1, [r2, #0]
 8008e3a:	1850      	adds	r0, r2, r1
 8008e3c:	42a0      	cmp	r0, r4
 8008e3e:	d10b      	bne.n	8008e58 <_free_r+0x6c>
 8008e40:	6820      	ldr	r0, [r4, #0]
 8008e42:	4401      	add	r1, r0
 8008e44:	1850      	adds	r0, r2, r1
 8008e46:	4283      	cmp	r3, r0
 8008e48:	6011      	str	r1, [r2, #0]
 8008e4a:	d1e0      	bne.n	8008e0e <_free_r+0x22>
 8008e4c:	6818      	ldr	r0, [r3, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	6053      	str	r3, [r2, #4]
 8008e52:	4408      	add	r0, r1
 8008e54:	6010      	str	r0, [r2, #0]
 8008e56:	e7da      	b.n	8008e0e <_free_r+0x22>
 8008e58:	d902      	bls.n	8008e60 <_free_r+0x74>
 8008e5a:	230c      	movs	r3, #12
 8008e5c:	602b      	str	r3, [r5, #0]
 8008e5e:	e7d6      	b.n	8008e0e <_free_r+0x22>
 8008e60:	6820      	ldr	r0, [r4, #0]
 8008e62:	1821      	adds	r1, r4, r0
 8008e64:	428b      	cmp	r3, r1
 8008e66:	bf04      	itt	eq
 8008e68:	6819      	ldreq	r1, [r3, #0]
 8008e6a:	685b      	ldreq	r3, [r3, #4]
 8008e6c:	6063      	str	r3, [r4, #4]
 8008e6e:	bf04      	itt	eq
 8008e70:	1809      	addeq	r1, r1, r0
 8008e72:	6021      	streq	r1, [r4, #0]
 8008e74:	6054      	str	r4, [r2, #4]
 8008e76:	e7ca      	b.n	8008e0e <_free_r+0x22>
 8008e78:	bd38      	pop	{r3, r4, r5, pc}
 8008e7a:	bf00      	nop
 8008e7c:	20000840 	.word	0x20000840

08008e80 <sbrk_aligned>:
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	4e0f      	ldr	r6, [pc, #60]	@ (8008ec0 <sbrk_aligned+0x40>)
 8008e84:	460c      	mov	r4, r1
 8008e86:	6831      	ldr	r1, [r6, #0]
 8008e88:	4605      	mov	r5, r0
 8008e8a:	b911      	cbnz	r1, 8008e92 <sbrk_aligned+0x12>
 8008e8c:	f000 fba4 	bl	80095d8 <_sbrk_r>
 8008e90:	6030      	str	r0, [r6, #0]
 8008e92:	4621      	mov	r1, r4
 8008e94:	4628      	mov	r0, r5
 8008e96:	f000 fb9f 	bl	80095d8 <_sbrk_r>
 8008e9a:	1c43      	adds	r3, r0, #1
 8008e9c:	d103      	bne.n	8008ea6 <sbrk_aligned+0x26>
 8008e9e:	f04f 34ff 	mov.w	r4, #4294967295
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}
 8008ea6:	1cc4      	adds	r4, r0, #3
 8008ea8:	f024 0403 	bic.w	r4, r4, #3
 8008eac:	42a0      	cmp	r0, r4
 8008eae:	d0f8      	beq.n	8008ea2 <sbrk_aligned+0x22>
 8008eb0:	1a21      	subs	r1, r4, r0
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	f000 fb90 	bl	80095d8 <_sbrk_r>
 8008eb8:	3001      	adds	r0, #1
 8008eba:	d1f2      	bne.n	8008ea2 <sbrk_aligned+0x22>
 8008ebc:	e7ef      	b.n	8008e9e <sbrk_aligned+0x1e>
 8008ebe:	bf00      	nop
 8008ec0:	2000083c 	.word	0x2000083c

08008ec4 <_malloc_r>:
 8008ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ec8:	1ccd      	adds	r5, r1, #3
 8008eca:	f025 0503 	bic.w	r5, r5, #3
 8008ece:	3508      	adds	r5, #8
 8008ed0:	2d0c      	cmp	r5, #12
 8008ed2:	bf38      	it	cc
 8008ed4:	250c      	movcc	r5, #12
 8008ed6:	2d00      	cmp	r5, #0
 8008ed8:	4606      	mov	r6, r0
 8008eda:	db01      	blt.n	8008ee0 <_malloc_r+0x1c>
 8008edc:	42a9      	cmp	r1, r5
 8008ede:	d904      	bls.n	8008eea <_malloc_r+0x26>
 8008ee0:	230c      	movs	r3, #12
 8008ee2:	6033      	str	r3, [r6, #0]
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008fc0 <_malloc_r+0xfc>
 8008eee:	f000 f869 	bl	8008fc4 <__malloc_lock>
 8008ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ef6:	461c      	mov	r4, r3
 8008ef8:	bb44      	cbnz	r4, 8008f4c <_malloc_r+0x88>
 8008efa:	4629      	mov	r1, r5
 8008efc:	4630      	mov	r0, r6
 8008efe:	f7ff ffbf 	bl	8008e80 <sbrk_aligned>
 8008f02:	1c43      	adds	r3, r0, #1
 8008f04:	4604      	mov	r4, r0
 8008f06:	d158      	bne.n	8008fba <_malloc_r+0xf6>
 8008f08:	f8d8 4000 	ldr.w	r4, [r8]
 8008f0c:	4627      	mov	r7, r4
 8008f0e:	2f00      	cmp	r7, #0
 8008f10:	d143      	bne.n	8008f9a <_malloc_r+0xd6>
 8008f12:	2c00      	cmp	r4, #0
 8008f14:	d04b      	beq.n	8008fae <_malloc_r+0xea>
 8008f16:	6823      	ldr	r3, [r4, #0]
 8008f18:	4639      	mov	r1, r7
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	eb04 0903 	add.w	r9, r4, r3
 8008f20:	f000 fb5a 	bl	80095d8 <_sbrk_r>
 8008f24:	4581      	cmp	r9, r0
 8008f26:	d142      	bne.n	8008fae <_malloc_r+0xea>
 8008f28:	6821      	ldr	r1, [r4, #0]
 8008f2a:	1a6d      	subs	r5, r5, r1
 8008f2c:	4629      	mov	r1, r5
 8008f2e:	4630      	mov	r0, r6
 8008f30:	f7ff ffa6 	bl	8008e80 <sbrk_aligned>
 8008f34:	3001      	adds	r0, #1
 8008f36:	d03a      	beq.n	8008fae <_malloc_r+0xea>
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	442b      	add	r3, r5
 8008f3c:	6023      	str	r3, [r4, #0]
 8008f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f42:	685a      	ldr	r2, [r3, #4]
 8008f44:	bb62      	cbnz	r2, 8008fa0 <_malloc_r+0xdc>
 8008f46:	f8c8 7000 	str.w	r7, [r8]
 8008f4a:	e00f      	b.n	8008f6c <_malloc_r+0xa8>
 8008f4c:	6822      	ldr	r2, [r4, #0]
 8008f4e:	1b52      	subs	r2, r2, r5
 8008f50:	d420      	bmi.n	8008f94 <_malloc_r+0xd0>
 8008f52:	2a0b      	cmp	r2, #11
 8008f54:	d917      	bls.n	8008f86 <_malloc_r+0xc2>
 8008f56:	1961      	adds	r1, r4, r5
 8008f58:	42a3      	cmp	r3, r4
 8008f5a:	6025      	str	r5, [r4, #0]
 8008f5c:	bf18      	it	ne
 8008f5e:	6059      	strne	r1, [r3, #4]
 8008f60:	6863      	ldr	r3, [r4, #4]
 8008f62:	bf08      	it	eq
 8008f64:	f8c8 1000 	streq.w	r1, [r8]
 8008f68:	5162      	str	r2, [r4, r5]
 8008f6a:	604b      	str	r3, [r1, #4]
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f000 f82f 	bl	8008fd0 <__malloc_unlock>
 8008f72:	f104 000b 	add.w	r0, r4, #11
 8008f76:	1d23      	adds	r3, r4, #4
 8008f78:	f020 0007 	bic.w	r0, r0, #7
 8008f7c:	1ac2      	subs	r2, r0, r3
 8008f7e:	bf1c      	itt	ne
 8008f80:	1a1b      	subne	r3, r3, r0
 8008f82:	50a3      	strne	r3, [r4, r2]
 8008f84:	e7af      	b.n	8008ee6 <_malloc_r+0x22>
 8008f86:	6862      	ldr	r2, [r4, #4]
 8008f88:	42a3      	cmp	r3, r4
 8008f8a:	bf0c      	ite	eq
 8008f8c:	f8c8 2000 	streq.w	r2, [r8]
 8008f90:	605a      	strne	r2, [r3, #4]
 8008f92:	e7eb      	b.n	8008f6c <_malloc_r+0xa8>
 8008f94:	4623      	mov	r3, r4
 8008f96:	6864      	ldr	r4, [r4, #4]
 8008f98:	e7ae      	b.n	8008ef8 <_malloc_r+0x34>
 8008f9a:	463c      	mov	r4, r7
 8008f9c:	687f      	ldr	r7, [r7, #4]
 8008f9e:	e7b6      	b.n	8008f0e <_malloc_r+0x4a>
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	42a3      	cmp	r3, r4
 8008fa6:	d1fb      	bne.n	8008fa0 <_malloc_r+0xdc>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	6053      	str	r3, [r2, #4]
 8008fac:	e7de      	b.n	8008f6c <_malloc_r+0xa8>
 8008fae:	230c      	movs	r3, #12
 8008fb0:	6033      	str	r3, [r6, #0]
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	f000 f80c 	bl	8008fd0 <__malloc_unlock>
 8008fb8:	e794      	b.n	8008ee4 <_malloc_r+0x20>
 8008fba:	6005      	str	r5, [r0, #0]
 8008fbc:	e7d6      	b.n	8008f6c <_malloc_r+0xa8>
 8008fbe:	bf00      	nop
 8008fc0:	20000840 	.word	0x20000840

08008fc4 <__malloc_lock>:
 8008fc4:	4801      	ldr	r0, [pc, #4]	@ (8008fcc <__malloc_lock+0x8>)
 8008fc6:	f7ff bf0f 	b.w	8008de8 <__retarget_lock_acquire_recursive>
 8008fca:	bf00      	nop
 8008fcc:	20000838 	.word	0x20000838

08008fd0 <__malloc_unlock>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	@ (8008fd8 <__malloc_unlock+0x8>)
 8008fd2:	f7ff bf0a 	b.w	8008dea <__retarget_lock_release_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	20000838 	.word	0x20000838

08008fdc <__ssputs_r>:
 8008fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe0:	688e      	ldr	r6, [r1, #8]
 8008fe2:	461f      	mov	r7, r3
 8008fe4:	42be      	cmp	r6, r7
 8008fe6:	680b      	ldr	r3, [r1, #0]
 8008fe8:	4682      	mov	sl, r0
 8008fea:	460c      	mov	r4, r1
 8008fec:	4690      	mov	r8, r2
 8008fee:	d82d      	bhi.n	800904c <__ssputs_r+0x70>
 8008ff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ff4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ff8:	d026      	beq.n	8009048 <__ssputs_r+0x6c>
 8008ffa:	6965      	ldr	r5, [r4, #20]
 8008ffc:	6909      	ldr	r1, [r1, #16]
 8008ffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009002:	eba3 0901 	sub.w	r9, r3, r1
 8009006:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800900a:	1c7b      	adds	r3, r7, #1
 800900c:	444b      	add	r3, r9
 800900e:	106d      	asrs	r5, r5, #1
 8009010:	429d      	cmp	r5, r3
 8009012:	bf38      	it	cc
 8009014:	461d      	movcc	r5, r3
 8009016:	0553      	lsls	r3, r2, #21
 8009018:	d527      	bpl.n	800906a <__ssputs_r+0x8e>
 800901a:	4629      	mov	r1, r5
 800901c:	f7ff ff52 	bl	8008ec4 <_malloc_r>
 8009020:	4606      	mov	r6, r0
 8009022:	b360      	cbz	r0, 800907e <__ssputs_r+0xa2>
 8009024:	6921      	ldr	r1, [r4, #16]
 8009026:	464a      	mov	r2, r9
 8009028:	f000 fae6 	bl	80095f8 <memcpy>
 800902c:	89a3      	ldrh	r3, [r4, #12]
 800902e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009036:	81a3      	strh	r3, [r4, #12]
 8009038:	6126      	str	r6, [r4, #16]
 800903a:	6165      	str	r5, [r4, #20]
 800903c:	444e      	add	r6, r9
 800903e:	eba5 0509 	sub.w	r5, r5, r9
 8009042:	6026      	str	r6, [r4, #0]
 8009044:	60a5      	str	r5, [r4, #8]
 8009046:	463e      	mov	r6, r7
 8009048:	42be      	cmp	r6, r7
 800904a:	d900      	bls.n	800904e <__ssputs_r+0x72>
 800904c:	463e      	mov	r6, r7
 800904e:	6820      	ldr	r0, [r4, #0]
 8009050:	4632      	mov	r2, r6
 8009052:	4641      	mov	r1, r8
 8009054:	f000 faa6 	bl	80095a4 <memmove>
 8009058:	68a3      	ldr	r3, [r4, #8]
 800905a:	1b9b      	subs	r3, r3, r6
 800905c:	60a3      	str	r3, [r4, #8]
 800905e:	6823      	ldr	r3, [r4, #0]
 8009060:	4433      	add	r3, r6
 8009062:	6023      	str	r3, [r4, #0]
 8009064:	2000      	movs	r0, #0
 8009066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800906a:	462a      	mov	r2, r5
 800906c:	f000 fad2 	bl	8009614 <_realloc_r>
 8009070:	4606      	mov	r6, r0
 8009072:	2800      	cmp	r0, #0
 8009074:	d1e0      	bne.n	8009038 <__ssputs_r+0x5c>
 8009076:	6921      	ldr	r1, [r4, #16]
 8009078:	4650      	mov	r0, sl
 800907a:	f7ff feb7 	bl	8008dec <_free_r>
 800907e:	230c      	movs	r3, #12
 8009080:	f8ca 3000 	str.w	r3, [sl]
 8009084:	89a3      	ldrh	r3, [r4, #12]
 8009086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	f04f 30ff 	mov.w	r0, #4294967295
 8009090:	e7e9      	b.n	8009066 <__ssputs_r+0x8a>
	...

08009094 <_svfiprintf_r>:
 8009094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009098:	4698      	mov	r8, r3
 800909a:	898b      	ldrh	r3, [r1, #12]
 800909c:	061b      	lsls	r3, r3, #24
 800909e:	b09d      	sub	sp, #116	@ 0x74
 80090a0:	4607      	mov	r7, r0
 80090a2:	460d      	mov	r5, r1
 80090a4:	4614      	mov	r4, r2
 80090a6:	d510      	bpl.n	80090ca <_svfiprintf_r+0x36>
 80090a8:	690b      	ldr	r3, [r1, #16]
 80090aa:	b973      	cbnz	r3, 80090ca <_svfiprintf_r+0x36>
 80090ac:	2140      	movs	r1, #64	@ 0x40
 80090ae:	f7ff ff09 	bl	8008ec4 <_malloc_r>
 80090b2:	6028      	str	r0, [r5, #0]
 80090b4:	6128      	str	r0, [r5, #16]
 80090b6:	b930      	cbnz	r0, 80090c6 <_svfiprintf_r+0x32>
 80090b8:	230c      	movs	r3, #12
 80090ba:	603b      	str	r3, [r7, #0]
 80090bc:	f04f 30ff 	mov.w	r0, #4294967295
 80090c0:	b01d      	add	sp, #116	@ 0x74
 80090c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c6:	2340      	movs	r3, #64	@ 0x40
 80090c8:	616b      	str	r3, [r5, #20]
 80090ca:	2300      	movs	r3, #0
 80090cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ce:	2320      	movs	r3, #32
 80090d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80090d8:	2330      	movs	r3, #48	@ 0x30
 80090da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009278 <_svfiprintf_r+0x1e4>
 80090de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090e2:	f04f 0901 	mov.w	r9, #1
 80090e6:	4623      	mov	r3, r4
 80090e8:	469a      	mov	sl, r3
 80090ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090ee:	b10a      	cbz	r2, 80090f4 <_svfiprintf_r+0x60>
 80090f0:	2a25      	cmp	r2, #37	@ 0x25
 80090f2:	d1f9      	bne.n	80090e8 <_svfiprintf_r+0x54>
 80090f4:	ebba 0b04 	subs.w	fp, sl, r4
 80090f8:	d00b      	beq.n	8009112 <_svfiprintf_r+0x7e>
 80090fa:	465b      	mov	r3, fp
 80090fc:	4622      	mov	r2, r4
 80090fe:	4629      	mov	r1, r5
 8009100:	4638      	mov	r0, r7
 8009102:	f7ff ff6b 	bl	8008fdc <__ssputs_r>
 8009106:	3001      	adds	r0, #1
 8009108:	f000 80a7 	beq.w	800925a <_svfiprintf_r+0x1c6>
 800910c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800910e:	445a      	add	r2, fp
 8009110:	9209      	str	r2, [sp, #36]	@ 0x24
 8009112:	f89a 3000 	ldrb.w	r3, [sl]
 8009116:	2b00      	cmp	r3, #0
 8009118:	f000 809f 	beq.w	800925a <_svfiprintf_r+0x1c6>
 800911c:	2300      	movs	r3, #0
 800911e:	f04f 32ff 	mov.w	r2, #4294967295
 8009122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009126:	f10a 0a01 	add.w	sl, sl, #1
 800912a:	9304      	str	r3, [sp, #16]
 800912c:	9307      	str	r3, [sp, #28]
 800912e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009132:	931a      	str	r3, [sp, #104]	@ 0x68
 8009134:	4654      	mov	r4, sl
 8009136:	2205      	movs	r2, #5
 8009138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913c:	484e      	ldr	r0, [pc, #312]	@ (8009278 <_svfiprintf_r+0x1e4>)
 800913e:	f7f7 f87f 	bl	8000240 <memchr>
 8009142:	9a04      	ldr	r2, [sp, #16]
 8009144:	b9d8      	cbnz	r0, 800917e <_svfiprintf_r+0xea>
 8009146:	06d0      	lsls	r0, r2, #27
 8009148:	bf44      	itt	mi
 800914a:	2320      	movmi	r3, #32
 800914c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009150:	0711      	lsls	r1, r2, #28
 8009152:	bf44      	itt	mi
 8009154:	232b      	movmi	r3, #43	@ 0x2b
 8009156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800915a:	f89a 3000 	ldrb.w	r3, [sl]
 800915e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009160:	d015      	beq.n	800918e <_svfiprintf_r+0xfa>
 8009162:	9a07      	ldr	r2, [sp, #28]
 8009164:	4654      	mov	r4, sl
 8009166:	2000      	movs	r0, #0
 8009168:	f04f 0c0a 	mov.w	ip, #10
 800916c:	4621      	mov	r1, r4
 800916e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009172:	3b30      	subs	r3, #48	@ 0x30
 8009174:	2b09      	cmp	r3, #9
 8009176:	d94b      	bls.n	8009210 <_svfiprintf_r+0x17c>
 8009178:	b1b0      	cbz	r0, 80091a8 <_svfiprintf_r+0x114>
 800917a:	9207      	str	r2, [sp, #28]
 800917c:	e014      	b.n	80091a8 <_svfiprintf_r+0x114>
 800917e:	eba0 0308 	sub.w	r3, r0, r8
 8009182:	fa09 f303 	lsl.w	r3, r9, r3
 8009186:	4313      	orrs	r3, r2
 8009188:	9304      	str	r3, [sp, #16]
 800918a:	46a2      	mov	sl, r4
 800918c:	e7d2      	b.n	8009134 <_svfiprintf_r+0xa0>
 800918e:	9b03      	ldr	r3, [sp, #12]
 8009190:	1d19      	adds	r1, r3, #4
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	9103      	str	r1, [sp, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	bfbb      	ittet	lt
 800919a:	425b      	neglt	r3, r3
 800919c:	f042 0202 	orrlt.w	r2, r2, #2
 80091a0:	9307      	strge	r3, [sp, #28]
 80091a2:	9307      	strlt	r3, [sp, #28]
 80091a4:	bfb8      	it	lt
 80091a6:	9204      	strlt	r2, [sp, #16]
 80091a8:	7823      	ldrb	r3, [r4, #0]
 80091aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80091ac:	d10a      	bne.n	80091c4 <_svfiprintf_r+0x130>
 80091ae:	7863      	ldrb	r3, [r4, #1]
 80091b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80091b2:	d132      	bne.n	800921a <_svfiprintf_r+0x186>
 80091b4:	9b03      	ldr	r3, [sp, #12]
 80091b6:	1d1a      	adds	r2, r3, #4
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	9203      	str	r2, [sp, #12]
 80091bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091c0:	3402      	adds	r4, #2
 80091c2:	9305      	str	r3, [sp, #20]
 80091c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009288 <_svfiprintf_r+0x1f4>
 80091c8:	7821      	ldrb	r1, [r4, #0]
 80091ca:	2203      	movs	r2, #3
 80091cc:	4650      	mov	r0, sl
 80091ce:	f7f7 f837 	bl	8000240 <memchr>
 80091d2:	b138      	cbz	r0, 80091e4 <_svfiprintf_r+0x150>
 80091d4:	9b04      	ldr	r3, [sp, #16]
 80091d6:	eba0 000a 	sub.w	r0, r0, sl
 80091da:	2240      	movs	r2, #64	@ 0x40
 80091dc:	4082      	lsls	r2, r0
 80091de:	4313      	orrs	r3, r2
 80091e0:	3401      	adds	r4, #1
 80091e2:	9304      	str	r3, [sp, #16]
 80091e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091e8:	4824      	ldr	r0, [pc, #144]	@ (800927c <_svfiprintf_r+0x1e8>)
 80091ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091ee:	2206      	movs	r2, #6
 80091f0:	f7f7 f826 	bl	8000240 <memchr>
 80091f4:	2800      	cmp	r0, #0
 80091f6:	d036      	beq.n	8009266 <_svfiprintf_r+0x1d2>
 80091f8:	4b21      	ldr	r3, [pc, #132]	@ (8009280 <_svfiprintf_r+0x1ec>)
 80091fa:	bb1b      	cbnz	r3, 8009244 <_svfiprintf_r+0x1b0>
 80091fc:	9b03      	ldr	r3, [sp, #12]
 80091fe:	3307      	adds	r3, #7
 8009200:	f023 0307 	bic.w	r3, r3, #7
 8009204:	3308      	adds	r3, #8
 8009206:	9303      	str	r3, [sp, #12]
 8009208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920a:	4433      	add	r3, r6
 800920c:	9309      	str	r3, [sp, #36]	@ 0x24
 800920e:	e76a      	b.n	80090e6 <_svfiprintf_r+0x52>
 8009210:	fb0c 3202 	mla	r2, ip, r2, r3
 8009214:	460c      	mov	r4, r1
 8009216:	2001      	movs	r0, #1
 8009218:	e7a8      	b.n	800916c <_svfiprintf_r+0xd8>
 800921a:	2300      	movs	r3, #0
 800921c:	3401      	adds	r4, #1
 800921e:	9305      	str	r3, [sp, #20]
 8009220:	4619      	mov	r1, r3
 8009222:	f04f 0c0a 	mov.w	ip, #10
 8009226:	4620      	mov	r0, r4
 8009228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800922c:	3a30      	subs	r2, #48	@ 0x30
 800922e:	2a09      	cmp	r2, #9
 8009230:	d903      	bls.n	800923a <_svfiprintf_r+0x1a6>
 8009232:	2b00      	cmp	r3, #0
 8009234:	d0c6      	beq.n	80091c4 <_svfiprintf_r+0x130>
 8009236:	9105      	str	r1, [sp, #20]
 8009238:	e7c4      	b.n	80091c4 <_svfiprintf_r+0x130>
 800923a:	fb0c 2101 	mla	r1, ip, r1, r2
 800923e:	4604      	mov	r4, r0
 8009240:	2301      	movs	r3, #1
 8009242:	e7f0      	b.n	8009226 <_svfiprintf_r+0x192>
 8009244:	ab03      	add	r3, sp, #12
 8009246:	9300      	str	r3, [sp, #0]
 8009248:	462a      	mov	r2, r5
 800924a:	4b0e      	ldr	r3, [pc, #56]	@ (8009284 <_svfiprintf_r+0x1f0>)
 800924c:	a904      	add	r1, sp, #16
 800924e:	4638      	mov	r0, r7
 8009250:	f3af 8000 	nop.w
 8009254:	1c42      	adds	r2, r0, #1
 8009256:	4606      	mov	r6, r0
 8009258:	d1d6      	bne.n	8009208 <_svfiprintf_r+0x174>
 800925a:	89ab      	ldrh	r3, [r5, #12]
 800925c:	065b      	lsls	r3, r3, #25
 800925e:	f53f af2d 	bmi.w	80090bc <_svfiprintf_r+0x28>
 8009262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009264:	e72c      	b.n	80090c0 <_svfiprintf_r+0x2c>
 8009266:	ab03      	add	r3, sp, #12
 8009268:	9300      	str	r3, [sp, #0]
 800926a:	462a      	mov	r2, r5
 800926c:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <_svfiprintf_r+0x1f0>)
 800926e:	a904      	add	r1, sp, #16
 8009270:	4638      	mov	r0, r7
 8009272:	f000 f879 	bl	8009368 <_printf_i>
 8009276:	e7ed      	b.n	8009254 <_svfiprintf_r+0x1c0>
 8009278:	08009a11 	.word	0x08009a11
 800927c:	08009a1b 	.word	0x08009a1b
 8009280:	00000000 	.word	0x00000000
 8009284:	08008fdd 	.word	0x08008fdd
 8009288:	08009a17 	.word	0x08009a17

0800928c <_printf_common>:
 800928c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009290:	4616      	mov	r6, r2
 8009292:	4698      	mov	r8, r3
 8009294:	688a      	ldr	r2, [r1, #8]
 8009296:	690b      	ldr	r3, [r1, #16]
 8009298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800929c:	4293      	cmp	r3, r2
 800929e:	bfb8      	it	lt
 80092a0:	4613      	movlt	r3, r2
 80092a2:	6033      	str	r3, [r6, #0]
 80092a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092a8:	4607      	mov	r7, r0
 80092aa:	460c      	mov	r4, r1
 80092ac:	b10a      	cbz	r2, 80092b2 <_printf_common+0x26>
 80092ae:	3301      	adds	r3, #1
 80092b0:	6033      	str	r3, [r6, #0]
 80092b2:	6823      	ldr	r3, [r4, #0]
 80092b4:	0699      	lsls	r1, r3, #26
 80092b6:	bf42      	ittt	mi
 80092b8:	6833      	ldrmi	r3, [r6, #0]
 80092ba:	3302      	addmi	r3, #2
 80092bc:	6033      	strmi	r3, [r6, #0]
 80092be:	6825      	ldr	r5, [r4, #0]
 80092c0:	f015 0506 	ands.w	r5, r5, #6
 80092c4:	d106      	bne.n	80092d4 <_printf_common+0x48>
 80092c6:	f104 0a19 	add.w	sl, r4, #25
 80092ca:	68e3      	ldr	r3, [r4, #12]
 80092cc:	6832      	ldr	r2, [r6, #0]
 80092ce:	1a9b      	subs	r3, r3, r2
 80092d0:	42ab      	cmp	r3, r5
 80092d2:	dc26      	bgt.n	8009322 <_printf_common+0x96>
 80092d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80092d8:	6822      	ldr	r2, [r4, #0]
 80092da:	3b00      	subs	r3, #0
 80092dc:	bf18      	it	ne
 80092de:	2301      	movne	r3, #1
 80092e0:	0692      	lsls	r2, r2, #26
 80092e2:	d42b      	bmi.n	800933c <_printf_common+0xb0>
 80092e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80092e8:	4641      	mov	r1, r8
 80092ea:	4638      	mov	r0, r7
 80092ec:	47c8      	blx	r9
 80092ee:	3001      	adds	r0, #1
 80092f0:	d01e      	beq.n	8009330 <_printf_common+0xa4>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	6922      	ldr	r2, [r4, #16]
 80092f6:	f003 0306 	and.w	r3, r3, #6
 80092fa:	2b04      	cmp	r3, #4
 80092fc:	bf02      	ittt	eq
 80092fe:	68e5      	ldreq	r5, [r4, #12]
 8009300:	6833      	ldreq	r3, [r6, #0]
 8009302:	1aed      	subeq	r5, r5, r3
 8009304:	68a3      	ldr	r3, [r4, #8]
 8009306:	bf0c      	ite	eq
 8009308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800930c:	2500      	movne	r5, #0
 800930e:	4293      	cmp	r3, r2
 8009310:	bfc4      	itt	gt
 8009312:	1a9b      	subgt	r3, r3, r2
 8009314:	18ed      	addgt	r5, r5, r3
 8009316:	2600      	movs	r6, #0
 8009318:	341a      	adds	r4, #26
 800931a:	42b5      	cmp	r5, r6
 800931c:	d11a      	bne.n	8009354 <_printf_common+0xc8>
 800931e:	2000      	movs	r0, #0
 8009320:	e008      	b.n	8009334 <_printf_common+0xa8>
 8009322:	2301      	movs	r3, #1
 8009324:	4652      	mov	r2, sl
 8009326:	4641      	mov	r1, r8
 8009328:	4638      	mov	r0, r7
 800932a:	47c8      	blx	r9
 800932c:	3001      	adds	r0, #1
 800932e:	d103      	bne.n	8009338 <_printf_common+0xac>
 8009330:	f04f 30ff 	mov.w	r0, #4294967295
 8009334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009338:	3501      	adds	r5, #1
 800933a:	e7c6      	b.n	80092ca <_printf_common+0x3e>
 800933c:	18e1      	adds	r1, r4, r3
 800933e:	1c5a      	adds	r2, r3, #1
 8009340:	2030      	movs	r0, #48	@ 0x30
 8009342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009346:	4422      	add	r2, r4
 8009348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800934c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009350:	3302      	adds	r3, #2
 8009352:	e7c7      	b.n	80092e4 <_printf_common+0x58>
 8009354:	2301      	movs	r3, #1
 8009356:	4622      	mov	r2, r4
 8009358:	4641      	mov	r1, r8
 800935a:	4638      	mov	r0, r7
 800935c:	47c8      	blx	r9
 800935e:	3001      	adds	r0, #1
 8009360:	d0e6      	beq.n	8009330 <_printf_common+0xa4>
 8009362:	3601      	adds	r6, #1
 8009364:	e7d9      	b.n	800931a <_printf_common+0x8e>
	...

08009368 <_printf_i>:
 8009368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800936c:	7e0f      	ldrb	r7, [r1, #24]
 800936e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009370:	2f78      	cmp	r7, #120	@ 0x78
 8009372:	4691      	mov	r9, r2
 8009374:	4680      	mov	r8, r0
 8009376:	460c      	mov	r4, r1
 8009378:	469a      	mov	sl, r3
 800937a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800937e:	d807      	bhi.n	8009390 <_printf_i+0x28>
 8009380:	2f62      	cmp	r7, #98	@ 0x62
 8009382:	d80a      	bhi.n	800939a <_printf_i+0x32>
 8009384:	2f00      	cmp	r7, #0
 8009386:	f000 80d1 	beq.w	800952c <_printf_i+0x1c4>
 800938a:	2f58      	cmp	r7, #88	@ 0x58
 800938c:	f000 80b8 	beq.w	8009500 <_printf_i+0x198>
 8009390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009398:	e03a      	b.n	8009410 <_printf_i+0xa8>
 800939a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800939e:	2b15      	cmp	r3, #21
 80093a0:	d8f6      	bhi.n	8009390 <_printf_i+0x28>
 80093a2:	a101      	add	r1, pc, #4	@ (adr r1, 80093a8 <_printf_i+0x40>)
 80093a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093a8:	08009401 	.word	0x08009401
 80093ac:	08009415 	.word	0x08009415
 80093b0:	08009391 	.word	0x08009391
 80093b4:	08009391 	.word	0x08009391
 80093b8:	08009391 	.word	0x08009391
 80093bc:	08009391 	.word	0x08009391
 80093c0:	08009415 	.word	0x08009415
 80093c4:	08009391 	.word	0x08009391
 80093c8:	08009391 	.word	0x08009391
 80093cc:	08009391 	.word	0x08009391
 80093d0:	08009391 	.word	0x08009391
 80093d4:	08009513 	.word	0x08009513
 80093d8:	0800943f 	.word	0x0800943f
 80093dc:	080094cd 	.word	0x080094cd
 80093e0:	08009391 	.word	0x08009391
 80093e4:	08009391 	.word	0x08009391
 80093e8:	08009535 	.word	0x08009535
 80093ec:	08009391 	.word	0x08009391
 80093f0:	0800943f 	.word	0x0800943f
 80093f4:	08009391 	.word	0x08009391
 80093f8:	08009391 	.word	0x08009391
 80093fc:	080094d5 	.word	0x080094d5
 8009400:	6833      	ldr	r3, [r6, #0]
 8009402:	1d1a      	adds	r2, r3, #4
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6032      	str	r2, [r6, #0]
 8009408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800940c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009410:	2301      	movs	r3, #1
 8009412:	e09c      	b.n	800954e <_printf_i+0x1e6>
 8009414:	6833      	ldr	r3, [r6, #0]
 8009416:	6820      	ldr	r0, [r4, #0]
 8009418:	1d19      	adds	r1, r3, #4
 800941a:	6031      	str	r1, [r6, #0]
 800941c:	0606      	lsls	r6, r0, #24
 800941e:	d501      	bpl.n	8009424 <_printf_i+0xbc>
 8009420:	681d      	ldr	r5, [r3, #0]
 8009422:	e003      	b.n	800942c <_printf_i+0xc4>
 8009424:	0645      	lsls	r5, r0, #25
 8009426:	d5fb      	bpl.n	8009420 <_printf_i+0xb8>
 8009428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800942c:	2d00      	cmp	r5, #0
 800942e:	da03      	bge.n	8009438 <_printf_i+0xd0>
 8009430:	232d      	movs	r3, #45	@ 0x2d
 8009432:	426d      	negs	r5, r5
 8009434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009438:	4858      	ldr	r0, [pc, #352]	@ (800959c <_printf_i+0x234>)
 800943a:	230a      	movs	r3, #10
 800943c:	e011      	b.n	8009462 <_printf_i+0xfa>
 800943e:	6821      	ldr	r1, [r4, #0]
 8009440:	6833      	ldr	r3, [r6, #0]
 8009442:	0608      	lsls	r0, r1, #24
 8009444:	f853 5b04 	ldr.w	r5, [r3], #4
 8009448:	d402      	bmi.n	8009450 <_printf_i+0xe8>
 800944a:	0649      	lsls	r1, r1, #25
 800944c:	bf48      	it	mi
 800944e:	b2ad      	uxthmi	r5, r5
 8009450:	2f6f      	cmp	r7, #111	@ 0x6f
 8009452:	4852      	ldr	r0, [pc, #328]	@ (800959c <_printf_i+0x234>)
 8009454:	6033      	str	r3, [r6, #0]
 8009456:	bf14      	ite	ne
 8009458:	230a      	movne	r3, #10
 800945a:	2308      	moveq	r3, #8
 800945c:	2100      	movs	r1, #0
 800945e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009462:	6866      	ldr	r6, [r4, #4]
 8009464:	60a6      	str	r6, [r4, #8]
 8009466:	2e00      	cmp	r6, #0
 8009468:	db05      	blt.n	8009476 <_printf_i+0x10e>
 800946a:	6821      	ldr	r1, [r4, #0]
 800946c:	432e      	orrs	r6, r5
 800946e:	f021 0104 	bic.w	r1, r1, #4
 8009472:	6021      	str	r1, [r4, #0]
 8009474:	d04b      	beq.n	800950e <_printf_i+0x1a6>
 8009476:	4616      	mov	r6, r2
 8009478:	fbb5 f1f3 	udiv	r1, r5, r3
 800947c:	fb03 5711 	mls	r7, r3, r1, r5
 8009480:	5dc7      	ldrb	r7, [r0, r7]
 8009482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009486:	462f      	mov	r7, r5
 8009488:	42bb      	cmp	r3, r7
 800948a:	460d      	mov	r5, r1
 800948c:	d9f4      	bls.n	8009478 <_printf_i+0x110>
 800948e:	2b08      	cmp	r3, #8
 8009490:	d10b      	bne.n	80094aa <_printf_i+0x142>
 8009492:	6823      	ldr	r3, [r4, #0]
 8009494:	07df      	lsls	r7, r3, #31
 8009496:	d508      	bpl.n	80094aa <_printf_i+0x142>
 8009498:	6923      	ldr	r3, [r4, #16]
 800949a:	6861      	ldr	r1, [r4, #4]
 800949c:	4299      	cmp	r1, r3
 800949e:	bfde      	ittt	le
 80094a0:	2330      	movle	r3, #48	@ 0x30
 80094a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094aa:	1b92      	subs	r2, r2, r6
 80094ac:	6122      	str	r2, [r4, #16]
 80094ae:	f8cd a000 	str.w	sl, [sp]
 80094b2:	464b      	mov	r3, r9
 80094b4:	aa03      	add	r2, sp, #12
 80094b6:	4621      	mov	r1, r4
 80094b8:	4640      	mov	r0, r8
 80094ba:	f7ff fee7 	bl	800928c <_printf_common>
 80094be:	3001      	adds	r0, #1
 80094c0:	d14a      	bne.n	8009558 <_printf_i+0x1f0>
 80094c2:	f04f 30ff 	mov.w	r0, #4294967295
 80094c6:	b004      	add	sp, #16
 80094c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094cc:	6823      	ldr	r3, [r4, #0]
 80094ce:	f043 0320 	orr.w	r3, r3, #32
 80094d2:	6023      	str	r3, [r4, #0]
 80094d4:	4832      	ldr	r0, [pc, #200]	@ (80095a0 <_printf_i+0x238>)
 80094d6:	2778      	movs	r7, #120	@ 0x78
 80094d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	6831      	ldr	r1, [r6, #0]
 80094e0:	061f      	lsls	r7, r3, #24
 80094e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80094e6:	d402      	bmi.n	80094ee <_printf_i+0x186>
 80094e8:	065f      	lsls	r7, r3, #25
 80094ea:	bf48      	it	mi
 80094ec:	b2ad      	uxthmi	r5, r5
 80094ee:	6031      	str	r1, [r6, #0]
 80094f0:	07d9      	lsls	r1, r3, #31
 80094f2:	bf44      	itt	mi
 80094f4:	f043 0320 	orrmi.w	r3, r3, #32
 80094f8:	6023      	strmi	r3, [r4, #0]
 80094fa:	b11d      	cbz	r5, 8009504 <_printf_i+0x19c>
 80094fc:	2310      	movs	r3, #16
 80094fe:	e7ad      	b.n	800945c <_printf_i+0xf4>
 8009500:	4826      	ldr	r0, [pc, #152]	@ (800959c <_printf_i+0x234>)
 8009502:	e7e9      	b.n	80094d8 <_printf_i+0x170>
 8009504:	6823      	ldr	r3, [r4, #0]
 8009506:	f023 0320 	bic.w	r3, r3, #32
 800950a:	6023      	str	r3, [r4, #0]
 800950c:	e7f6      	b.n	80094fc <_printf_i+0x194>
 800950e:	4616      	mov	r6, r2
 8009510:	e7bd      	b.n	800948e <_printf_i+0x126>
 8009512:	6833      	ldr	r3, [r6, #0]
 8009514:	6825      	ldr	r5, [r4, #0]
 8009516:	6961      	ldr	r1, [r4, #20]
 8009518:	1d18      	adds	r0, r3, #4
 800951a:	6030      	str	r0, [r6, #0]
 800951c:	062e      	lsls	r6, r5, #24
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	d501      	bpl.n	8009526 <_printf_i+0x1be>
 8009522:	6019      	str	r1, [r3, #0]
 8009524:	e002      	b.n	800952c <_printf_i+0x1c4>
 8009526:	0668      	lsls	r0, r5, #25
 8009528:	d5fb      	bpl.n	8009522 <_printf_i+0x1ba>
 800952a:	8019      	strh	r1, [r3, #0]
 800952c:	2300      	movs	r3, #0
 800952e:	6123      	str	r3, [r4, #16]
 8009530:	4616      	mov	r6, r2
 8009532:	e7bc      	b.n	80094ae <_printf_i+0x146>
 8009534:	6833      	ldr	r3, [r6, #0]
 8009536:	1d1a      	adds	r2, r3, #4
 8009538:	6032      	str	r2, [r6, #0]
 800953a:	681e      	ldr	r6, [r3, #0]
 800953c:	6862      	ldr	r2, [r4, #4]
 800953e:	2100      	movs	r1, #0
 8009540:	4630      	mov	r0, r6
 8009542:	f7f6 fe7d 	bl	8000240 <memchr>
 8009546:	b108      	cbz	r0, 800954c <_printf_i+0x1e4>
 8009548:	1b80      	subs	r0, r0, r6
 800954a:	6060      	str	r0, [r4, #4]
 800954c:	6863      	ldr	r3, [r4, #4]
 800954e:	6123      	str	r3, [r4, #16]
 8009550:	2300      	movs	r3, #0
 8009552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009556:	e7aa      	b.n	80094ae <_printf_i+0x146>
 8009558:	6923      	ldr	r3, [r4, #16]
 800955a:	4632      	mov	r2, r6
 800955c:	4649      	mov	r1, r9
 800955e:	4640      	mov	r0, r8
 8009560:	47d0      	blx	sl
 8009562:	3001      	adds	r0, #1
 8009564:	d0ad      	beq.n	80094c2 <_printf_i+0x15a>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	079b      	lsls	r3, r3, #30
 800956a:	d413      	bmi.n	8009594 <_printf_i+0x22c>
 800956c:	68e0      	ldr	r0, [r4, #12]
 800956e:	9b03      	ldr	r3, [sp, #12]
 8009570:	4298      	cmp	r0, r3
 8009572:	bfb8      	it	lt
 8009574:	4618      	movlt	r0, r3
 8009576:	e7a6      	b.n	80094c6 <_printf_i+0x15e>
 8009578:	2301      	movs	r3, #1
 800957a:	4632      	mov	r2, r6
 800957c:	4649      	mov	r1, r9
 800957e:	4640      	mov	r0, r8
 8009580:	47d0      	blx	sl
 8009582:	3001      	adds	r0, #1
 8009584:	d09d      	beq.n	80094c2 <_printf_i+0x15a>
 8009586:	3501      	adds	r5, #1
 8009588:	68e3      	ldr	r3, [r4, #12]
 800958a:	9903      	ldr	r1, [sp, #12]
 800958c:	1a5b      	subs	r3, r3, r1
 800958e:	42ab      	cmp	r3, r5
 8009590:	dcf2      	bgt.n	8009578 <_printf_i+0x210>
 8009592:	e7eb      	b.n	800956c <_printf_i+0x204>
 8009594:	2500      	movs	r5, #0
 8009596:	f104 0619 	add.w	r6, r4, #25
 800959a:	e7f5      	b.n	8009588 <_printf_i+0x220>
 800959c:	08009a22 	.word	0x08009a22
 80095a0:	08009a33 	.word	0x08009a33

080095a4 <memmove>:
 80095a4:	4288      	cmp	r0, r1
 80095a6:	b510      	push	{r4, lr}
 80095a8:	eb01 0402 	add.w	r4, r1, r2
 80095ac:	d902      	bls.n	80095b4 <memmove+0x10>
 80095ae:	4284      	cmp	r4, r0
 80095b0:	4623      	mov	r3, r4
 80095b2:	d807      	bhi.n	80095c4 <memmove+0x20>
 80095b4:	1e43      	subs	r3, r0, #1
 80095b6:	42a1      	cmp	r1, r4
 80095b8:	d008      	beq.n	80095cc <memmove+0x28>
 80095ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095c2:	e7f8      	b.n	80095b6 <memmove+0x12>
 80095c4:	4402      	add	r2, r0
 80095c6:	4601      	mov	r1, r0
 80095c8:	428a      	cmp	r2, r1
 80095ca:	d100      	bne.n	80095ce <memmove+0x2a>
 80095cc:	bd10      	pop	{r4, pc}
 80095ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095d6:	e7f7      	b.n	80095c8 <memmove+0x24>

080095d8 <_sbrk_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d06      	ldr	r5, [pc, #24]	@ (80095f4 <_sbrk_r+0x1c>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	f7f7 fc52 	bl	8000e8c <_sbrk>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d102      	bne.n	80095f2 <_sbrk_r+0x1a>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b103      	cbz	r3, 80095f2 <_sbrk_r+0x1a>
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	20000834 	.word	0x20000834

080095f8 <memcpy>:
 80095f8:	440a      	add	r2, r1
 80095fa:	4291      	cmp	r1, r2
 80095fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009600:	d100      	bne.n	8009604 <memcpy+0xc>
 8009602:	4770      	bx	lr
 8009604:	b510      	push	{r4, lr}
 8009606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800960a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800960e:	4291      	cmp	r1, r2
 8009610:	d1f9      	bne.n	8009606 <memcpy+0xe>
 8009612:	bd10      	pop	{r4, pc}

08009614 <_realloc_r>:
 8009614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009618:	4607      	mov	r7, r0
 800961a:	4614      	mov	r4, r2
 800961c:	460d      	mov	r5, r1
 800961e:	b921      	cbnz	r1, 800962a <_realloc_r+0x16>
 8009620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009624:	4611      	mov	r1, r2
 8009626:	f7ff bc4d 	b.w	8008ec4 <_malloc_r>
 800962a:	b92a      	cbnz	r2, 8009638 <_realloc_r+0x24>
 800962c:	f7ff fbde 	bl	8008dec <_free_r>
 8009630:	4625      	mov	r5, r4
 8009632:	4628      	mov	r0, r5
 8009634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009638:	f000 f81a 	bl	8009670 <_malloc_usable_size_r>
 800963c:	4284      	cmp	r4, r0
 800963e:	4606      	mov	r6, r0
 8009640:	d802      	bhi.n	8009648 <_realloc_r+0x34>
 8009642:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009646:	d8f4      	bhi.n	8009632 <_realloc_r+0x1e>
 8009648:	4621      	mov	r1, r4
 800964a:	4638      	mov	r0, r7
 800964c:	f7ff fc3a 	bl	8008ec4 <_malloc_r>
 8009650:	4680      	mov	r8, r0
 8009652:	b908      	cbnz	r0, 8009658 <_realloc_r+0x44>
 8009654:	4645      	mov	r5, r8
 8009656:	e7ec      	b.n	8009632 <_realloc_r+0x1e>
 8009658:	42b4      	cmp	r4, r6
 800965a:	4622      	mov	r2, r4
 800965c:	4629      	mov	r1, r5
 800965e:	bf28      	it	cs
 8009660:	4632      	movcs	r2, r6
 8009662:	f7ff ffc9 	bl	80095f8 <memcpy>
 8009666:	4629      	mov	r1, r5
 8009668:	4638      	mov	r0, r7
 800966a:	f7ff fbbf 	bl	8008dec <_free_r>
 800966e:	e7f1      	b.n	8009654 <_realloc_r+0x40>

08009670 <_malloc_usable_size_r>:
 8009670:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009674:	1f18      	subs	r0, r3, #4
 8009676:	2b00      	cmp	r3, #0
 8009678:	bfbc      	itt	lt
 800967a:	580b      	ldrlt	r3, [r1, r0]
 800967c:	18c0      	addlt	r0, r0, r3
 800967e:	4770      	bx	lr

08009680 <_init>:
 8009680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009682:	bf00      	nop
 8009684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009686:	bc08      	pop	{r3}
 8009688:	469e      	mov	lr, r3
 800968a:	4770      	bx	lr

0800968c <_fini>:
 800968c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968e:	bf00      	nop
 8009690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009692:	bc08      	pop	{r3}
 8009694:	469e      	mov	lr, r3
 8009696:	4770      	bx	lr
