{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/ifs.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/ifs.html\" --><title>VHDL Reference Guide - If Statement</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/ifs.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/ifs.html</a>. It is a snapshot of the page as it appeared on Oct 3, 2009 00:18:13 GMT. The <a href=\"http://www.vdlande.com/VHDL/ifs.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:etMzSnlQGWsJ:www.vdlande.com/VHDL/ifs.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>If Statement</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Sequential Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Process<br>Function<br>Procedure</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre><b>if</b> condition_1 <b>then</b>\n\tsequential statements\n<b>elsif</b> condition2 <b>then</b>\n\tsequential statements\n<b>else</b>\n\tsequential statements\n<b>end if;</b></pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\nSee LRM section 8.6\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>Conditions may overlap - <b>only</b> the statements after the\n<b>first</b> \"true\" condition are executed.\n<pre>if (X = 5) and (Y = 9) then\n\tZ &lt;= A;\nelsif (X &gt;= 5) then\n\tZ &lt;= B;\nelse\n\tZ &lt; C;\nend if;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>The <b>elsif</b> and <b>else</b> clauses are optional. This process\nmodels a transparent latch:\n<pre>process (EN, D)\nbegin\n\tif (EN = '1') then Q &lt;= D;\n\tend if;\nend process;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"90%\">\n<tbody><tr>\n<td>A condition is any boolean expression:\n<pre>process (ALARM_TIME, CURRENT_TIME)\n\tvariable AL_EQ_CUR: boolean;\nbegin\n\tAL_EQ_CUR := (ALARM_TIME = CURRENT_TIME);\n\tif AL_EQ_CUR then\n\t\tSOUND_ALARM &lt;= '1';\n\telse\n\t\tSOUND_ALARM &lt;= '0';\n\tend if;\nend process;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>An <b>if</b> statement may be used to infer edge-triggered registers\nin a process sensitive to a clock signal. Asynchronous reset may also be\nmodelled:\n<pre>process(CLK, RESET)\nbegin\n\tif RESET = '1' then\n\t\tCOUNT &lt;= 0;\n\telseif CLK'event and CLK='1' then\n\t\tif (COUNT &gt;= 9) then\n\t\t\tCOUNT &lt;= 0;\n\t\telse\n\t\t\tCOUNT &lt;= COUNT + 1;\n\t\tend if;\n\tend if\nend process;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td><b>If</b> statements may be used to specify conditional assignments\nor state transitions in a finite state machine:\n<pre>case READ_CPU_STATE is\n\twhen WAITING =&gt;\n\t\tif CPU_DATA_VALID = '1' then\n\t\t\tCPU_DATA_READ &lt;= '1';\n\t\t\tREAD_CPU_STATE &lt;= DATA1;\n\t\tend if;\n\twhen DATA1 =&gt;\n\t-- other branches of the case statement\nend case;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nThe <b>if</b> statement is generally synthesisable. Where an <b>if</b>\nstatement is used to detect the clock edge in a \"clocked process\",\ncertain conventions must be obeyed. Using an <b>if</b> statement without\nan <b>else</b> clause in a \"combinational process\" can result in latches\nbeing inferred, unless all signals driven by the process are given\nunconditional default assignments. For more details see\n<a href=\"http://www.vdlande.com/VHDL/process.htm.htm\">Process</a>.\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>In <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, the <b>if</b> may have an optional label:\n<pre>label: <b>if</b> condition <b>then</b>\n...etc\n<b>end if</b> label</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}