# do ensamblado_placa_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlib disenyo_qsys
# ** Warning: (vlib-34) Library already exists at "disenyo_qsys".
# vmap disenyo_qsys disenyo_qsys
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys disenyo_qsys 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v 
# -- Compiling module disenyo_qsys
# 
# Top level modules:
# 	disenyo_qsys
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v 
# -- Compiling module altera_up_altpll
# 
# Top level modules:
# 	altera_up_altpll
# End time: 13:30:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:18 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2.v 
# -- Compiling module altera_up_ps2
# 
# Top level modules:
# 	altera_up_ps2
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_command_out.v 
# -- Compiling module altera_up_ps2_command_out
# 
# Top level modules:
# 	altera_up_ps2_command_out
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_ps2_data_in.v 
# -- Compiling module altera_up_ps2_data_in
# 
# Top level modules:
# 	altera_up_ps2_data_in
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_control_slave.v 
# -- Compiling module altera_up_video_dma_control_slave
# 
# Top level modules:
# 	altera_up_video_dma_control_slave
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_video_dma_to_stream.v 
# -- Compiling module altera_up_video_dma_to_stream
# 
# Top level modules:
# 	altera_up_video_dma_to_stream
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_altpll_0.v 
# -- Compiling module disenyo_qsys_altpll_0_dffpipe_l2c
# -- Compiling module disenyo_qsys_altpll_0_stdsync_sv6
# -- Compiling module disenyo_qsys_altpll_0_altpll_m342
# -- Compiling module disenyo_qsys_altpll_0
# 
# Top level modules:
# 	disenyo_qsys_altpll_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v 
# -- Compiling module disenyo_qsys_master_0
# 
# Top level modules:
# 	disenyo_qsys_master_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v 
# -- Compiling module disenyo_qsys_mm_interconnect_0
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module disenyo_qsys_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_avalon_st_adapter
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v 
# -- Compiling module disenyo_qsys_new_sdram_controller_0_input_efifo_module
# -- Compiling module disenyo_qsys_new_sdram_controller_0
# 
# Top level modules:
# 	disenyo_qsys_new_sdram_controller_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_ps2_0.v 
# -- Compiling module disenyo_qsys_ps2_0
# 
# Top level modules:
# 	disenyo_qsys_ps2_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sram_0.v 
# -- Compiling module disenyo_qsys_sram_0
# 
# Top level modules:
# 	disenyo_qsys_sram_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v 
# -- Compiling module disenyo_qsys_sys_sdram_pll_0
# 
# Top level modules:
# 	disenyo_qsys_sys_sdram_pll_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dma_controller_0.v 
# -- Compiling module disenyo_qsys_video_dma_controller_0
# 
# Top level modules:
# 	disenyo_qsys_video_dma_controller_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_dual_clock_buffer_0.v 
# -- Compiling module disenyo_qsys_video_dual_clock_buffer_0
# 
# Top level modules:
# 	disenyo_qsys_video_dual_clock_buffer_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_pll_0.v 
# -- Compiling module disenyo_qsys_video_pll_0
# 
# Top level modules:
# 	disenyo_qsys_video_pll_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_video_vga_controller_0.v 
# -- Compiling module disenyo_qsys_video_vga_controller_0
# 
# Top level modules:
# 	disenyo_qsys_video_vga_controller_0
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:19 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 13:30:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -vlog01compat -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_irq_mapper.sv 
# -- Compiling module disenyo_qsys_irq_mapper
# 
# Top level modules:
# 	disenyo_qsys_irq_mapper
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv 
# -- Compiling module disenyo_qsys_master_0_b2p_adapter
# 
# Top level modules:
# 	disenyo_qsys_master_0_b2p_adapter
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv 
# -- Compiling module disenyo_qsys_master_0_p2b_adapter
# 
# Top level modules:
# 	disenyo_qsys_master_0_p2b_adapter
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv 
# -- Compiling module disenyo_qsys_master_0_timing_adt
# 
# Top level modules:
# 	disenyo_qsys_master_0_timing_adt
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:30:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_cmd_demux
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_cmd_demux_001
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_cmd_mux
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_cmd_mux_001
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_default_decode
# -- Compiling module disenyo_qsys_mm_interconnect_0_router
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_router
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_router_001
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_003_default_decode
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_003
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_router_003
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module disenyo_qsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_router_004
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_rsp_demux
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_rsp_demux_001
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_rsp_mux
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work disenyo_qsys +incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vlog -reportprogress 300 -sv -work disenyo_qsys "+incdir+/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules" /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module disenyo_qsys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	disenyo_qsys_mm_interconnect_0_rsp_mux_001
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/ensamblado_placa.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work work /home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/ensamblado_placa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ensamblado_placa
# -- Compiling architecture compor of ensamblado_placa
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package constantes
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Compiling package retardos
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Compiling package tipos
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity ALU
# -- Compiling architecture compor of ALU
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ALU_CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity ALU_CSR
# -- Compiling architecture compor of ALU_CSR
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR_procedimientos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package BR_CSR_procedimientos_pkg
# -- Compiling package body BR_CSR_procedimientos_pkg
# -- Loading package BR_CSR_procedimientos_pkg
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/CLINT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/CLINT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity CLINT
# -- Compiling architecture compor of CLINT
# End time: 13:30:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity FMTE
# -- Compiling architecture comportamiento of FMTE
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Compiling entity FMTI
# -- Compiling architecture compor of FMTI
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity FMTL
# -- Compiling architecture comportamiento of FMTL
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Compiling entity automata_estado_SYS
# -- Compiling architecture compor of automata_estado_SYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado_procedimientos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package automata_estado_procedimientos_pkg
# -- Compiling package body automata_estado_procedimientos_pkg
# -- Loading package automata_estado_procedimientos_pkg
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesSYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentesUSYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentesUC
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentesUP
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentes_camino_SYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_control_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentes_control_SYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoSYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentes_decoSYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentes_decoder
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package componentes_procesador
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoCamino_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Compiling entity decoCamino_SYS
# -- Compiling architecture compor of decoCamino_SYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity decoExcep
# -- Compiling architecture comportamiento of decoExcep
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoExcep_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity decoExcep_SYS
# -- Compiling architecture compor of decoExcep_SYS
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling package decoder_procedimientos_pkg
# -- Compiling package body decoder_procedimientos_pkg
# -- Loading package decoder_procedimientos_pkg
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity decoopALU
# -- Compiling architecture compor of decoopALU
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity fuerza_bit_0
# -- Compiling architecture compor of fuerza_bit_0
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/gestorEventos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/gestorEventos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Compiling entity gestorEventos
# -- Compiling architecture compor of gestorEventos
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity mux2_32
# -- Compiling architecture comportamiento of mux2_32
# End time: 13:30:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Compiling entity mux3_32
# -- Compiling architecture comportamiento of mux3_32
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity reg32
# -- Compiling architecture comportamiento of reg32
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Compiling entity reg32pe
# -- Compiling architecture comportamiento of reg32pe
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/BR_CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package BR_CSR_procedimientos_pkg
# -- Compiling entity BR_CSR
# -- Compiling architecture compor of BR_CSR
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/automata_estado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Loading package automata_estado_procedimientos_pkg
# -- Compiling entity automata_estado
# -- Compiling architecture compor of automata_estado
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/camino_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package componentes_camino_SYS
# -- Compiling entity camino_SYS
# -- Compiling architecture compor of camino_SYS
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/control_SYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Loading package componentes_control_SYS
# -- Compiling entity control_SYS
# -- Compiling architecture compor of control_SYS
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Loading package decoder_procedimientos_pkg
# -- Compiling entity decoFMT
# -- Compiling architecture compor of decoFMT
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Loading package decoder_procedimientos_pkg
# -- Compiling entity decoMem
# -- Compiling architecture comportamiento of decoMem
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoSYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package componentes_decoSYS
# -- Compiling entity decoSYS
# -- Compiling architecture compor of decoSYS
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package decoder_procedimientos_pkg
# -- Compiling entity decoSec
# -- Compiling architecture comportamiento of decoSec
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package decoder_procedimientos_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package tipos
# -- Loading package retardos
# -- Loading package componentes_decoder
# -- Compiling entity decoder
# -- Compiling architecture compor of decoder
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoSYS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Loading package componentesUSYS
# -- Compiling entity ensambladoUSYS
# -- Compiling architecture compor of ensambladoUSYS
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Loading package componentesUC
# -- Compiling entity ensambladoUC
# -- Compiling architecture compor of ensambladoUC
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Loading package componentesUP
# -- Compiling entity ensambladoUP
# -- Compiling architecture compor of ensambladoUP
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work disenyo_qsys {/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:23 on Feb 29,2020
# vcom -reportprogress 300 -93 -work disenyo_qsys /home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantes
# -- Loading package retardos
# -- Loading package tipos
# -- Loading package componentes_procesador
# -- Compiling entity ensamblado_procesador
# -- Compiling architecture compor of ensamblado_procesador
# End time: 13:30:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# do "/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/../../../CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor/msim_setup.tcl"
# 
# (C) 2001-2020 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and 
# other software and tools, and its AMPP partner logic functions, and 
# any output files any of the foregoing (including device programming 
# or simulation files), and any associated documentation or information 
# are expressly subject to the terms and conditions of the Altera 
# Program License Subscription Agreement, Altera MegaCore Function 
# License Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by Altera 
# or its authorized distributors. Please refer to the applicable 
# agreement for further details.
# 
# ----------------------------------------
# Auto-generated simulation script msim_setup.tcl
# ----------------------------------------
# This script provides commands to simulate the following IP detected in
# your Quartus project:
#     disenyo_qsys_tb
# 
# Altera recommends that you source this Quartus-generated IP simulation
# script from your own customized top-level script, and avoid editing this
# generated script.
# 
# To write a top-level script that compiles Altera simulation libraries and
# the Quartus-generated IP in your project, along with your design and
# testbench files, copy the text from the TOP-LEVEL TEMPLATE section below
# into a new file, e.g. named "mentor.do", and modify the text as directed.
# 
# ----------------------------------------
# # TOP-LEVEL TEMPLATE - BEGIN
# #
# # QSYS_SIMDIR is used in the Quartus-generated IP simulation script to
# # construct paths to the files required to simulate the IP in your Quartus
# # project. By default, the IP script assumes that you are launching the
# # simulator from the IP script location. If launching from another
# # location, set QSYS_SIMDIR to the output directory you specified when you
# # generated the IP script, relative to the directory from which you launch
# # the simulator.
# #
# set QSYS_SIMDIR <script generation output directory>
# #
# # Source the generated IP simulation script.
# source $QSYS_SIMDIR/mentor/msim_setup.tcl
# #
# # Set any compilation options you require (this is unusual).
# set USER_DEFINED_COMPILE_OPTIONS <compilation options>
# set USER_DEFINED_VHDL_COMPILE_OPTIONS <compilation options for VHDL>
# set USER_DEFINED_VERILOG_COMPILE_OPTIONS <compilation options for Verilog>
# #
# # Call command to compile the Quartus EDA simulation library.
# dev_com
# #
# # Call command to compile the Quartus-generated IP simulation files.
# com
# #
# # Add commands to compile all design files and testbench files, including
# # the top level. (These are all the files required for simulation other
# # than the files compiled by the Quartus-generated IP simulation script)
# #
# vlog <compilation options> <design and testbench files>
# #
# # Set the top-level simulation or testbench module/entity name, which is
# # used by the elab command to elaborate the top level.
# #
# set TOP_LEVEL_NAME <simulation top>
# #
# # Set any elaboration options you require.
# set USER_DEFINED_ELAB_OPTIONS <elaboration options>
# #
# # Call command to elaborate your design and testbench.
# elab
# #
# # Run the simulation.
# run -a
# #
# # Report success to the shell.
# exit -code 0
# #
# # TOP-LEVEL TEMPLATE - END
# ----------------------------------------
# 
# IP SIMULATION SCRIPT
# ----------------------------------------
# If disenyo_qsys_tb is one of several IP cores in your
# Quartus project, you can generate a simulation script
# suitable for inclusion in your top-level simulation
# script by running the following command line:
# 
# ip-setup-simulation --quartus-project=<quartus project>
# 
# ip-setup-simulation will discover the Altera IP
# within the Quartus project, and generate a unified
# script which supports all the Altera IP within the design.
# ----------------------------------------
# ACDS 19.1 670 linux 2020.02.29.13:26:26
# 
# ----------------------------------------
# Initialize variables
# if ![info exists SYSTEM_INSTANCE_NAME] { 
#   set SYSTEM_INSTANCE_NAME ""
# } elseif { ![ string match "" $SYSTEM_INSTANCE_NAME ] } { 
#   set SYSTEM_INSTANCE_NAME "/$SYSTEM_INSTANCE_NAME"
# }
# 
# if ![info exists TOP_LEVEL_NAME] { 
#   set TOP_LEVEL_NAME "disenyo_qsys_tb"
# }
# disenyo_qsys_tb
# 
# if ![info exists QSYS_SIMDIR] { 
#   set QSYS_SIMDIR "./../"
# }
# ./../
# 
# if ![info exists QUARTUS_INSTALL_DIR] { 
#   set QUARTUS_INSTALL_DIR "/home/gerard/intelFPGA_lite/19.1/quartus/"
# }
# /home/gerard/intelFPGA_lite/19.1/quartus/
# 
# if ![info exists USER_DEFINED_COMPILE_OPTIONS] { 
#   set USER_DEFINED_COMPILE_OPTIONS ""
# }
# if ![info exists USER_DEFINED_VHDL_COMPILE_OPTIONS] { 
#   set USER_DEFINED_VHDL_COMPILE_OPTIONS ""
# }
# if ![info exists USER_DEFINED_VERILOG_COMPILE_OPTIONS] { 
#   set USER_DEFINED_VERILOG_COMPILE_OPTIONS ""
# }
# if ![info exists USER_DEFINED_ELAB_OPTIONS] { 
#   set USER_DEFINED_ELAB_OPTIONS ""
# }
# 
# ----------------------------------------
# Initialize simulation properties - DO NOT MODIFY!
# set ELAB_OPTIONS ""
# set SIM_OPTIONS ""
# if ![ string match "*-64 vsim*" [ vsim -version ] ] {
# } else {
# }
# 
# ----------------------------------------
# Copy ROM/RAM files to simulation directory
# alias file_copy {
#   echo "\[exec\] file_copy"
# }
# 
# ----------------------------------------
# Create compilation libraries
# proc ensure_lib { lib } { if ![file isdirectory $lib] { vlib $lib } }
# ensure_lib          ./libraries/     
# ensure_lib          ./libraries/work/
# vmap       work     ./libraries/work/
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work ./libraries/work/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# vmap       work_lib ./libraries/work/
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work_lib ./libraries/work/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# if ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] {
#   ensure_lib                  ./libraries/altera_ver/      
#   vmap       altera_ver       ./libraries/altera_ver/      
#   ensure_lib                  ./libraries/lpm_ver/         
#   vmap       lpm_ver          ./libraries/lpm_ver/         
#   ensure_lib                  ./libraries/sgate_ver/       
#   vmap       sgate_ver        ./libraries/sgate_ver/       
#   ensure_lib                  ./libraries/altera_mf_ver/   
#   vmap       altera_mf_ver    ./libraries/altera_mf_ver/   
#   ensure_lib                  ./libraries/altera_lnsim_ver/
#   vmap       altera_lnsim_ver ./libraries/altera_lnsim_ver/
#   ensure_lib                  ./libraries/cycloneive_ver/  
#   vmap       cycloneive_ver   ./libraries/cycloneive_ver/  
#   ensure_lib                  ./libraries/altera/          
#   vmap       altera           ./libraries/altera/          
#   ensure_lib                  ./libraries/lpm/             
#   vmap       lpm              ./libraries/lpm/             
#   ensure_lib                  ./libraries/sgate/           
#   vmap       sgate            ./libraries/sgate/           
#   ensure_lib                  ./libraries/altera_mf/       
#   vmap       altera_mf        ./libraries/altera_mf/       
#   ensure_lib                  ./libraries/altera_lnsim/    
#   vmap       altera_lnsim     ./libraries/altera_lnsim/    
#   ensure_lib                  ./libraries/cycloneive/      
#   vmap       cycloneive       ./libraries/cycloneive/      
# }
# ensure_lib                                                     ./libraries/altera_common_sv_packages/                          
# vmap       altera_common_sv_packages                           ./libraries/altera_common_sv_packages/                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_common_sv_packages ./libraries/altera_common_sv_packages/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/error_adapter_0/                                    
# vmap       error_adapter_0                                     ./libraries/error_adapter_0/                                    
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap error_adapter_0 ./libraries/error_adapter_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/avalon_st_adapter_001/                              
# vmap       avalon_st_adapter_001                               ./libraries/avalon_st_adapter_001/                              
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter_001 ./libraries/avalon_st_adapter_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/avalon_st_adapter/                                  
# vmap       avalon_st_adapter                                   ./libraries/avalon_st_adapter/                                  
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter ./libraries/avalon_st_adapter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/crosser/                                            
# vmap       crosser                                             ./libraries/crosser/                                            
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap crosser ./libraries/crosser/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sram_0_avalon_sram_slave_rsp_width_adapter/         
# vmap       sram_0_avalon_sram_slave_rsp_width_adapter          ./libraries/sram_0_avalon_sram_slave_rsp_width_adapter/         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sram_0_avalon_sram_slave_rsp_width_adapter ./libraries/sram_0_avalon_sram_slave_rsp_width_adapter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/rsp_mux_001/                                        
# vmap       rsp_mux_001                                         ./libraries/rsp_mux_001/                                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux_001 ./libraries/rsp_mux_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/rsp_mux/                                            
# vmap       rsp_mux                                             ./libraries/rsp_mux/                                            
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux ./libraries/rsp_mux/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/rsp_demux_001/                                      
# vmap       rsp_demux_001                                       ./libraries/rsp_demux_001/                                      
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_demux_001 ./libraries/rsp_demux_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/rsp_demux/                                          
# vmap       rsp_demux                                           ./libraries/rsp_demux/                                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_demux ./libraries/rsp_demux/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/cmd_mux_001/                                        
# vmap       cmd_mux_001                                         ./libraries/cmd_mux_001/                                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux_001 ./libraries/cmd_mux_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/cmd_mux/                                            
# vmap       cmd_mux                                             ./libraries/cmd_mux/                                            
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux ./libraries/cmd_mux/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/cmd_demux_001/                                      
# vmap       cmd_demux_001                                       ./libraries/cmd_demux_001/                                      
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux_001 ./libraries/cmd_demux_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/cmd_demux/                                          
# vmap       cmd_demux                                           ./libraries/cmd_demux/                                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux ./libraries/cmd_demux/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sram_0_avalon_sram_slave_burst_adapter/             
# vmap       sram_0_avalon_sram_slave_burst_adapter              ./libraries/sram_0_avalon_sram_slave_burst_adapter/             
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sram_0_avalon_sram_slave_burst_adapter ./libraries/sram_0_avalon_sram_slave_burst_adapter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/ensamblado_procesador_0_avalon_master_limiter/      
# vmap       ensamblado_procesador_0_avalon_master_limiter       ./libraries/ensamblado_procesador_0_avalon_master_limiter/      
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ensamblado_procesador_0_avalon_master_limiter ./libraries/ensamblado_procesador_0_avalon_master_limiter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/router_004/                                         
# vmap       router_004                                          ./libraries/router_004/                                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_004 ./libraries/router_004/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/router_003/                                         
# vmap       router_003                                          ./libraries/router_003/                                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_003 ./libraries/router_003/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/router_001/                                         
# vmap       router_001                                          ./libraries/router_001/                                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_001 ./libraries/router_001/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/router/                                             
# vmap       router                                              ./libraries/router/                                             
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router ./libraries/router/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sram_0_avalon_sram_slave_agent/                     
# vmap       sram_0_avalon_sram_slave_agent                      ./libraries/sram_0_avalon_sram_slave_agent/                     
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sram_0_avalon_sram_slave_agent ./libraries/sram_0_avalon_sram_slave_agent/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/video_dma_controller_0_avalon_dma_master_agent/     
# vmap       video_dma_controller_0_avalon_dma_master_agent      ./libraries/video_dma_controller_0_avalon_dma_master_agent/     
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_dma_controller_0_avalon_dma_master_agent ./libraries/video_dma_controller_0_avalon_dma_master_agent/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sram_0_avalon_sram_slave_translator/                
# vmap       sram_0_avalon_sram_slave_translator                 ./libraries/sram_0_avalon_sram_slave_translator/                
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sram_0_avalon_sram_slave_translator ./libraries/sram_0_avalon_sram_slave_translator/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/video_dma_controller_0_avalon_dma_master_translator/
# vmap       video_dma_controller_0_avalon_dma_master_translator ./libraries/video_dma_controller_0_avalon_dma_master_translator/
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_dma_controller_0_avalon_dma_master_translator ./libraries/video_dma_controller_0_avalon_dma_master_translator/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/reset_from_locked/                                  
# vmap       reset_from_locked                                   ./libraries/reset_from_locked/                                  
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap reset_from_locked ./libraries/reset_from_locked/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sys_pll/                                            
# vmap       sys_pll                                             ./libraries/sys_pll/                                            
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sys_pll ./libraries/sys_pll/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/p2b_adapter/                                        
# vmap       p2b_adapter                                         ./libraries/p2b_adapter/                                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b_adapter ./libraries/p2b_adapter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/b2p_adapter/                                        
# vmap       b2p_adapter                                         ./libraries/b2p_adapter/                                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p_adapter ./libraries/b2p_adapter/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/transacto/                                          
# vmap       transacto                                           ./libraries/transacto/                                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap transacto ./libraries/transacto/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/p2b/                                                
# vmap       p2b                                                 ./libraries/p2b/                                                
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b ./libraries/p2b/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/b2p/                                                
# vmap       b2p                                                 ./libraries/b2p/                                                
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p ./libraries/b2p/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/fifo/                                               
# vmap       fifo                                                ./libraries/fifo/                                               
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fifo ./libraries/fifo/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/timing_adt/                                         
# vmap       timing_adt                                          ./libraries/timing_adt/                                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap timing_adt ./libraries/timing_adt/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/jtag_phy_embedded_in_jtag_master/                   
# vmap       jtag_phy_embedded_in_jtag_master                    ./libraries/jtag_phy_embedded_in_jtag_master/                   
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap jtag_phy_embedded_in_jtag_master ./libraries/jtag_phy_embedded_in_jtag_master/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/rst_controller/                                     
# vmap       rst_controller                                      ./libraries/rst_controller/                                     
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./libraries/rst_controller/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/irq_mapper/                                         
# vmap       irq_mapper                                          ./libraries/irq_mapper/                                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap irq_mapper ./libraries/irq_mapper/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/mm_interconnect_0/                                  
# vmap       mm_interconnect_0                                   ./libraries/mm_interconnect_0/                                  
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./libraries/mm_interconnect_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/video_pll_0/                                        
# vmap       video_pll_0                                         ./libraries/video_pll_0/                                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap video_pll_0 ./libraries/video_pll_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/sys_sdram_pll_0/                                    
# vmap       sys_sdram_pll_0                                     ./libraries/sys_sdram_pll_0/                                    
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sys_sdram_pll_0 ./libraries/sys_sdram_pll_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/new_sdram_controller_0/                             
# vmap       new_sdram_controller_0                              ./libraries/new_sdram_controller_0/                             
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap new_sdram_controller_0 ./libraries/new_sdram_controller_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/master_0/                                           
# vmap       master_0                                            ./libraries/master_0/                                           
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap master_0 ./libraries/master_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/ensamblado_procesador_0/                            
# vmap       ensamblado_procesador_0                             ./libraries/ensamblado_procesador_0/                            
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ensamblado_procesador_0 ./libraries/ensamblado_procesador_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/altpll_0/                                           
# vmap       altpll_0                                            ./libraries/altpll_0/                                           
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altpll_0 ./libraries/altpll_0/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/new_sdram_controller_0_my_partner/                  
# vmap       new_sdram_controller_0_my_partner                   ./libraries/new_sdram_controller_0_my_partner/                  
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap new_sdram_controller_0_my_partner ./libraries/new_sdram_controller_0_my_partner/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_vga_bfm/                          
# vmap       disenyo_qsys_inst_vga_bfm                           ./libraries/disenyo_qsys_inst_vga_bfm/                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_vga_bfm ./libraries/disenyo_qsys_inst_vga_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_start_bfm/                        
# vmap       disenyo_qsys_inst_start_bfm                         ./libraries/disenyo_qsys_inst_start_bfm/                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_start_bfm ./libraries/disenyo_qsys_inst_start_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_sram_bfm/                         
# vmap       disenyo_qsys_inst_sram_bfm                          ./libraries/disenyo_qsys_inst_sram_bfm/                         
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_sram_bfm ./libraries/disenyo_qsys_inst_sram_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_reset_bfm/                        
# vmap       disenyo_qsys_inst_reset_bfm                         ./libraries/disenyo_qsys_inst_reset_bfm/                        
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_reset_bfm ./libraries/disenyo_qsys_inst_reset_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_ps2_bfm/                          
# vmap       disenyo_qsys_inst_ps2_bfm                           ./libraries/disenyo_qsys_inst_ps2_bfm/                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_ps2_bfm ./libraries/disenyo_qsys_inst_ps2_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_pll_slave_bfm/                    
# vmap       disenyo_qsys_inst_pll_slave_bfm                     ./libraries/disenyo_qsys_inst_pll_slave_bfm/                    
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_pll_slave_bfm ./libraries/disenyo_qsys_inst_pll_slave_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_pll_reset_bfm/                    
# vmap       disenyo_qsys_inst_pll_reset_bfm                     ./libraries/disenyo_qsys_inst_pll_reset_bfm/                    
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_pll_reset_bfm ./libraries/disenyo_qsys_inst_pll_reset_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_pll_locked_bfm/                   
# vmap       disenyo_qsys_inst_pll_locked_bfm                    ./libraries/disenyo_qsys_inst_pll_locked_bfm/                   
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_pll_locked_bfm ./libraries/disenyo_qsys_inst_pll_locked_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst_clk_bfm/                          
# vmap       disenyo_qsys_inst_clk_bfm                           ./libraries/disenyo_qsys_inst_clk_bfm/                          
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst_clk_bfm ./libraries/disenyo_qsys_inst_clk_bfm/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# ensure_lib                                                     ./libraries/disenyo_qsys_inst/                                  
# vmap       disenyo_qsys_inst                                   ./libraries/disenyo_qsys_inst/                                  
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap disenyo_qsys_inst ./libraries/disenyo_qsys_inst/ 
# Modifying /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# ----------------------------------------
# Compile device library files
# alias dev_com {
#   echo "\[exec\] dev_com"
#   if ![ string match "*ModelSim ALTERA*" [ vsim -version ] ] {
#     eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.v"              -work altera_ver      
#     eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.v"                       -work lpm_ver         
#     eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.v"                          -work sgate_ver       
#     eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.v"                      -work altera_mf_ver   
#     eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim.sv"                  -work altera_lnsim_ver
#     eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cycloneive_atoms.v"               -work cycloneive_ver  
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd"        -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_standard_functions.vhd"    -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/alt_dspbuilder_package.vhd"       -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_europa_support_lib.vhd"    -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives_components.vhd" -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.vhd"            -work altera          
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/220pack.vhd"                      -work lpm             
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.vhd"                     -work lpm             
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate_pack.vhd"                   -work sgate           
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.vhd"                        -work sgate           
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf_components.vhd"         -work altera_mf       
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.vhd"                    -work altera_mf       
#     eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QUARTUS_INSTALL_DIR/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv"  -work altera_lnsim    
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim_components.vhd"      -work altera_lnsim    
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/cycloneive_atoms.vhd"             -work cycloneive      
#     eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QUARTUS_INSTALL_DIR/eda/sim_lib/cycloneive_components.vhd"        -work cycloneive      
#   }
# }
# 
# ----------------------------------------
# Compile the design files in correct order
# alias com {
#   echo "\[exec\] com"
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mentor/verbosity_pkg.sv"                                                                              -work altera_common_sv_packages                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mentor/avalon_mm_pkg.sv"                                                                              -work altera_common_sv_packages                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv"                                                                       -work altera_common_sv_packages                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" -L altera_common_sv_packages -work error_adapter_0                                    
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"     -L altera_common_sv_packages -work error_adapter_0                                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd"                                             -work avalon_st_adapter_001                              
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd"                                                 -work avalon_st_adapter                                  
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"                              -L altera_common_sv_packages -work crosser                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"                                        -L altera_common_sv_packages -work crosser                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                        -L altera_common_sv_packages -work crosser                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_std_synchronizer_nocut.v"                                         -L altera_common_sv_packages -work crosser                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_width_adapter.sv"                                          -L altera_common_sv_packages -work sram_0_avalon_sram_slave_rsp_width_adapter         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_address_alignment.sv"                                      -L altera_common_sv_packages -work sram_0_avalon_sram_slave_rsp_width_adapter         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                     -L altera_common_sv_packages -work sram_0_avalon_sram_slave_rsp_width_adapter         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"                           -L altera_common_sv_packages -work rsp_mux_001                                        
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                             -L altera_common_sv_packages -work rsp_mux_001                                        
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"                               -L altera_common_sv_packages -work rsp_mux                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                             -L altera_common_sv_packages -work rsp_mux                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"                         -L altera_common_sv_packages -work rsp_demux_001                                      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"                             -L altera_common_sv_packages -work rsp_demux                                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"                           -L altera_common_sv_packages -work cmd_mux_001                                        
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                             -L altera_common_sv_packages -work cmd_mux_001                                        
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"                               -L altera_common_sv_packages -work cmd_mux                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"                                             -L altera_common_sv_packages -work cmd_mux                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"                         -L altera_common_sv_packages -work cmd_demux_001                                      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"                             -L altera_common_sv_packages -work cmd_demux                                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter.sv"                                          -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"                                   -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"                                     -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"                                      -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_incr_burst_converter.sv"                                          -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_wrap_burst_converter.sv"                                          -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_default_burst_converter.sv"                                       -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_address_alignment.sv"                                      -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                                      -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                        -L altera_common_sv_packages -work sram_0_avalon_sram_slave_burst_adapter             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"                                        -L altera_common_sv_packages -work ensamblado_procesador_0_avalon_master_limiter      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv"                                         -L altera_common_sv_packages -work ensamblado_procesador_0_avalon_master_limiter      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v"                                                 -L altera_common_sv_packages -work ensamblado_procesador_0_avalon_master_limiter      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                        -L altera_common_sv_packages -work ensamblado_procesador_0_avalon_master_limiter      
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"                            -L altera_common_sv_packages -work router_004                                         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"                            -L altera_common_sv_packages -work router_003                                         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"                            -L altera_common_sv_packages -work router_001                                         
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router.sv"                                -L altera_common_sv_packages -work router                                             
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_slave_agent.sv"                                            -L altera_common_sv_packages -work sram_0_avalon_sram_slave_agent                     
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                     -L altera_common_sv_packages -work sram_0_avalon_sram_slave_agent                     
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_master_agent.sv"                                           -L altera_common_sv_packages -work video_dma_controller_0_avalon_dma_master_agent     
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv"                                       -L altera_common_sv_packages -work sram_0_avalon_sram_slave_translator                
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv"                                      -L altera_common_sv_packages -work video_dma_controller_0_avalon_dma_master_translator
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"                                                          -work reset_from_locked                                  
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v"                                                                                   -work sys_pll                                            
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_p2b_adapter.sv"                                    -L altera_common_sv_packages -work p2b_adapter                                        
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_b2p_adapter.sv"                                    -L altera_common_sv_packages -work b2p_adapter                                        
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v"                                                                    -work transacto                                          
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"                                                                  -work p2b                                                
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"                                                                  -work b2p                                                
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v"                                                                              -work fifo                                               
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_timing_adt.sv"                                     -L altera_common_sv_packages -work timing_adt                                         
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"                                                                    -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_jtag_dc_streaming.v"                                                                           -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_jtag_sld_node.v"                                                                               -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_jtag_streaming.v"                                                                              -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"                                                                     -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_std_synchronizer_nocut.v"                                                                      -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"                                                                     -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_idle_remover.v"                                                                      -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"                                                                     -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                                      -L altera_common_sv_packages -work jtag_phy_embedded_in_jtag_master                   
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v"                                                                            -work rst_controller                                     
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v"                                                                          -work rst_controller                                     
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_irq_mapper.sv"                                              -L altera_common_sv_packages -work irq_mapper                                         
#   eval  vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0.v"                                                                     -work mm_interconnect_0                                  
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_video_pll_0.vhd"                                                                         -work video_pll_0                                        
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_sys_sdram_pll_0.vhd"                                                                     -work sys_sdram_pll_0                                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_new_sdram_controller_0_test_component.vhd"                                               -work new_sdram_controller_0                             
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_new_sdram_controller_0.vhd"                                                              -work new_sdram_controller_0                             
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0.vhd"                                                                            -work master_0                                           
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd"                                                                       -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd"                                                               -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd"                                                                            -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/constantes.vhd"                                                                                       -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/retardos.vhd"                                                                                         -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/tipos.vhd"                                                                                            -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mux2_32.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mux3_32.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/reg32.vhd"                                                                                            -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/reg32pe.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mux4_32.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd"                                                                           -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd"                                                                            -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentesUC.vhd"                                                                                    -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd"                                                                                     -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/automata_estado.vhd"                                                                                  -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd"                                                                              -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoder.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoExcep.vhd"                                                                                        -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoFMT.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoMem.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoSec.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decocamino.vhd"                                                                                       -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoopALU.vhd"                                                                                        -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentesUP.vhd"                                                                                    -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd"                                                                                     -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ALU.vhd"                                                                                              -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/BR.vhd"                                                                                               -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/FMTE.vhd"                                                                                             -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/FMTI.vhd"                                                                                             -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/FMTL.vhd"                                                                                             -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd"                                                                                     -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd"                                                                                   -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd"                                                                                    -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd"                                                                                           -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd"                                                                           -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd"                                                                                       -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd"                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/control_SYS.vhd"                                                                                      -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd"                                                                              -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd"                                                                              -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoSYS.vhd"                                                                                          -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd"                                                                                   -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd"                                                                                    -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/gestorEventos.vhd"                                                                                    -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/CLINT.vhd"                                                                                            -work ensamblado_procesador_0                            
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_altpll_0.vho"                                                                            -work altpll_0                                           
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd"                                                                      -work new_sdram_controller_0_my_partner                  
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0006_vhdl_pkg.vhd"                                                                 -work disenyo_qsys_inst_vga_bfm                          
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0006.vhd"                                                                          -work disenyo_qsys_inst_vga_bfm                          
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd"                                                                 -work disenyo_qsys_inst_start_bfm                        
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0005.vhd"                                                                          -work disenyo_qsys_inst_start_bfm                        
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd"                                                                 -work disenyo_qsys_inst_sram_bfm                         
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0004.vhd"                                                                          -work disenyo_qsys_inst_sram_bfm                         
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_reset_source.vhd"                                                                       -work disenyo_qsys_inst_reset_bfm                        
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd"                                                                 -work disenyo_qsys_inst_ps2_bfm                          
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0003.vhd"                                                                          -work disenyo_qsys_inst_ps2_bfm                          
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv"                                   -L altera_common_sv_packages -work disenyo_qsys_inst_pll_slave_bfm                    
#   eval  vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv"                      -L altera_common_sv_packages -work disenyo_qsys_inst_pll_slave_bfm                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd"                                                             -work disenyo_qsys_inst_pll_slave_bfm                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd"                                                                 -work disenyo_qsys_inst_pll_slave_bfm                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd"                                                                 -work disenyo_qsys_inst_pll_reset_bfm                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_0002.vhd"                                                                          -work disenyo_qsys_inst_pll_reset_bfm                    
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd"                                                                      -work disenyo_qsys_inst_pll_locked_bfm                   
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_conduit_bfm.vhd"                                                                               -work disenyo_qsys_inst_pll_locked_bfm                   
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd"                                                                       -work disenyo_qsys_inst_clk_bfm                          
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/submodules/disenyo_qsys.vhd"                                                                                     -work disenyo_qsys_inst                                  
#   eval  vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS        "$QSYS_SIMDIR/disenyo_qsys_tb/simulation/disenyo_qsys_tb.vhd"                                                                                                                                                      
# }
# 
# ----------------------------------------
# Elaborate top level design
# alias elab {
#   echo "\[exec\] elab"
#   eval vsim -t ps $ELAB_OPTIONS $USER_DEFINED_ELAB_OPTIONS -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_001 -L avalon_st_adapter -L crosser -L sram_0_avalon_sram_slave_rsp_width_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_001 -L rsp_demux -L cmd_mux_001 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L sram_0_avalon_sram_slave_burst_adapter -L ensamblado_procesador_0_avalon_master_limiter -L router_004 -L router_003 -L router_001 -L router -L sram_0_avalon_sram_slave_agent -L video_dma_controller_0_avalon_dma_master_agent -L sram_0_avalon_sram_slave_translator -L video_dma_controller_0_avalon_dma_master_translator -L reset_from_locked -L sys_pll -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_0 -L video_pll_0 -L sys_sdram_pll_0 -L new_sdram_controller_0 -L master_0 -L ensamblado_procesador_0 -L altpll_0 -L new_sdram_controller_0_my_partner -L disenyo_qsys_inst_vga_bfm -L disenyo_qsys_inst_start_bfm -L disenyo_qsys_inst_sram_bfm -L disenyo_qsys_inst_reset_bfm -L disenyo_qsys_inst_ps2_bfm -L disenyo_qsys_inst_pll_slave_bfm -L disenyo_qsys_inst_pll_reset_bfm -L disenyo_qsys_inst_pll_locked_bfm -L disenyo_qsys_inst_clk_bfm -L disenyo_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive $TOP_LEVEL_NAME
# }
# 
# ----------------------------------------
# Elaborate the top level design with novopt option
# alias elab_debug {
#   echo "\[exec\] elab_debug"
#   eval vsim -novopt -t ps $ELAB_OPTIONS $USER_DEFINED_ELAB_OPTIONS -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter_001 -L avalon_st_adapter -L crosser -L sram_0_avalon_sram_slave_rsp_width_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_001 -L rsp_demux -L cmd_mux_001 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L sram_0_avalon_sram_slave_burst_adapter -L ensamblado_procesador_0_avalon_master_limiter -L router_004 -L router_003 -L router_001 -L router -L sram_0_avalon_sram_slave_agent -L video_dma_controller_0_avalon_dma_master_agent -L sram_0_avalon_sram_slave_translator -L video_dma_controller_0_avalon_dma_master_translator -L reset_from_locked -L sys_pll -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_0 -L video_pll_0 -L sys_sdram_pll_0 -L new_sdram_controller_0 -L master_0 -L ensamblado_procesador_0 -L altpll_0 -L new_sdram_controller_0_my_partner -L disenyo_qsys_inst_vga_bfm -L disenyo_qsys_inst_start_bfm -L disenyo_qsys_inst_sram_bfm -L disenyo_qsys_inst_reset_bfm -L disenyo_qsys_inst_ps2_bfm -L disenyo_qsys_inst_pll_slave_bfm -L disenyo_qsys_inst_pll_reset_bfm -L disenyo_qsys_inst_pll_locked_bfm -L disenyo_qsys_inst_clk_bfm -L disenyo_qsys_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive $TOP_LEVEL_NAME
# }
# 
# ----------------------------------------
# Compile all the design files and elaborate the top level design
# alias ld "
#   dev_com
#   com
#   elab
# "
# 
# ----------------------------------------
# Compile all the design files and elaborate the top level design with -novopt
# alias ld_debug "
#   dev_com
#   com
#   elab_debug
# "
# 
# ----------------------------------------
# Print out user commmand line aliases
# alias h {
#   echo "List Of Command Line Aliases"
#   echo
#   echo "file_copy                                         -- Copy ROM/RAM files to simulation directory"
#   echo
#   echo "dev_com                                           -- Compile device library files"
#   echo
#   echo "com                                               -- Compile the design files in correct order"
#   echo
#   echo "elab                                              -- Elaborate top level design"
#   echo
#   echo "elab_debug                                        -- Elaborate the top level design with novopt option"
#   echo
#   echo "ld                                                -- Compile all the design files and elaborate the top level design"
#   echo
#   echo "ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt"
#   echo
#   echo 
#   echo
#   echo "List Of Variables"
#   echo
#   echo "TOP_LEVEL_NAME                                    -- Top level module name."
#   echo "                                                     For most designs, this should be overridden"
#   echo "                                                     to enable the elab/elab_debug aliases."
#   echo
#   echo "SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module."
#   echo
#   echo "QSYS_SIMDIR                                       -- Platform Designer base simulation directory."
#   echo
#   echo "QUARTUS_INSTALL_DIR                               -- Quartus installation directory."
#   echo
#   echo "USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases."
#   echo
#   echo "USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases."
#   echo
#   echo "USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases."
#   echo
#   echo "USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases."
# }
# file_copy
# [exec] file_copy
# h
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 
# stdin: <EOF>
ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:31 on Feb 29,2020
# vlog -reportprogress 300 -sv ./..//disenyo_qsys_tb/simulation/submodules/mentor/verbosity_pkg.sv -work altera_common_sv_packages 
# ** Error: (vlog-7) Failed to open design unit file "./..//disenyo_qsys_tb/simulation/submodules/mentor/verbosity_pkg.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:30:31 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/gerard/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/vlog failed.
