\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_g_p_i_o___type_def}{}\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_g_p_i_o___p___type_def}{GPIO\+\_\+\+P\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_g_p_i_o___type_def_a349ca49c5655ff78548f7d59f3dc06b7}{P}} \mbox{[}6U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aacb7c07c4879d8dc4cdb930da0c11c77}{RESERVED0}} \mbox{[}10U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a76c6afefc9eb506544ed97b63120b900}{EXTIPSELL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_adc5cf2a5d299cc28ef0a4603cd7210f7}{EXTIPSELH}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aab8215235e085ff8cd4d0cbff525f0e0}{EXTIRISE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0ecd75dabda39fe28cff98533a9c58ac}{EXTIFALL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2ec14dc53e1253c6f84742d2b7e4748b}{IEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a535cd86931817b97d0c4741b9e9f4aa6}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a8e407fa1372c62364d32b673b2cc82ea}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a36c3b1cf85e31a5cc554bc0612c66087}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aa4c3a58665378b2f5cd9e4dbbf434cbf}{ROUTE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_af0524a173f4989c7434391245270fce7}{INSENSE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9dc559cb4f44fbb88b0ab8f0ce617ab6}{LOCK}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a1a6104dd221e5243bee66996eaf42242}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ae9b1b8df39ace5ce20ab2595cb1417aa}{CMD}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a802512c630a5a409556b17a992d6e2a0}{EM4\+WUEN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_abe579bba708f5dbe67883d2061d6f890}{EM4\+WUPOL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ad43e93c816e02e0f372aad99475c7def}{EM4\+WUCAUSE}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_g_p_i_o___type_def_ae9b1b8df39ace5ce20ab2595cb1417aa}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_ae9b1b8df39ace5ce20ab2595cb1417aa} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+CMD}

GPIO Command Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a1a6104dd221e5243bee66996eaf42242}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a1a6104dd221e5243bee66996eaf42242} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+CTRL}

GPIO Control Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_ad43e93c816e02e0f372aad99475c7def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EM4WUCAUSE@{EM4WUCAUSE}}
\index{EM4WUCAUSE@{EM4WUCAUSE}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EM4WUCAUSE}{EM4WUCAUSE}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_ad43e93c816e02e0f372aad99475c7def} 
\+\_\+\+\_\+\+IM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EM4\+WUCAUSE}

EM4 Wake-\/up Cause Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a802512c630a5a409556b17a992d6e2a0}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EM4WUEN@{EM4WUEN}}
\index{EM4WUEN@{EM4WUEN}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EM4WUEN}{EM4WUEN}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a802512c630a5a409556b17a992d6e2a0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EM4\+WUEN}

EM4 Wake-\/up Enable Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_abe579bba708f5dbe67883d2061d6f890}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EM4WUPOL@{EM4WUPOL}}
\index{EM4WUPOL@{EM4WUPOL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EM4WUPOL}{EM4WUPOL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_abe579bba708f5dbe67883d2061d6f890} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EM4\+WUPOL}

EM4 Wake-\/up Polarity Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a0ecd75dabda39fe28cff98533a9c58ac}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EXTIFALL@{EXTIFALL}}
\index{EXTIFALL@{EXTIFALL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTIFALL}{EXTIFALL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a0ecd75dabda39fe28cff98533a9c58ac} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EXTIFALL}

External Interrupt Falling Edge Trigger Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_adc5cf2a5d299cc28ef0a4603cd7210f7}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EXTIPSELH@{EXTIPSELH}}
\index{EXTIPSELH@{EXTIPSELH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTIPSELH}{EXTIPSELH}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_adc5cf2a5d299cc28ef0a4603cd7210f7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EXTIPSELH}

External Interrupt Port Select High Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a76c6afefc9eb506544ed97b63120b900}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EXTIPSELL@{EXTIPSELL}}
\index{EXTIPSELL@{EXTIPSELL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTIPSELL}{EXTIPSELL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a76c6afefc9eb506544ed97b63120b900} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EXTIPSELL}

External Interrupt Port Select Low Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_aab8215235e085ff8cd4d0cbff525f0e0}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!EXTIRISE@{EXTIRISE}}
\index{EXTIRISE@{EXTIRISE}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTIRISE}{EXTIRISE}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_aab8215235e085ff8cd4d0cbff525f0e0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+EXTIRISE}

External Interrupt Rising Edge Trigger Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a2ec14dc53e1253c6f84742d2b7e4748b}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a2ec14dc53e1253c6f84742d2b7e4748b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a535cd86931817b97d0c4741b9e9f4aa6}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IF@{IF}}
\index{IF@{IF}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a535cd86931817b97d0c4741b9e9f4aa6} 
\+\_\+\+\_\+\+IM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a36c3b1cf85e31a5cc554bc0612c66087}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a36c3b1cf85e31a5cc554bc0612c66087} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a8e407fa1372c62364d32b673b2cc82ea}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a8e407fa1372c62364d32b673b2cc82ea} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_af0524a173f4989c7434391245270fce7}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!INSENSE@{INSENSE}}
\index{INSENSE@{INSENSE}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{INSENSE}{INSENSE}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_af0524a173f4989c7434391245270fce7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+INSENSE}

Input Sense Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a9dc559cb4f44fbb88b0ab8f0ce617ab6}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LOCK@{LOCK}}
\index{LOCK@{LOCK}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LOCK}{LOCK}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a9dc559cb4f44fbb88b0ab8f0ce617ab6} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+LOCK}

Configuration Lock Register ~\newline
 \Hypertarget{struct_g_p_i_o___type_def_a349ca49c5655ff78548f7d59f3dc06b7}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!P@{P}}
\index{P@{P}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{P}{P}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a349ca49c5655ff78548f7d59f3dc06b7} 
\mbox{\hyperlink{struct_g_p_i_o___p___type_def}{GPIO\+\_\+\+P\+\_\+\+Type\+Def}} GPIO\+\_\+\+Type\+Def\+::P\mbox{[}6U\mbox{]}}

Port configuration bits \Hypertarget{struct_g_p_i_o___type_def_aacb7c07c4879d8dc4cdb930da0c11c77}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_aacb7c07c4879d8dc4cdb930da0c11c77} 
uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}10U\mbox{]}}

Reserved for future use \Hypertarget{struct_g_p_i_o___type_def_aa4c3a58665378b2f5cd9e4dbbf434cbf}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_aa4c3a58665378b2f5cd9e4dbbf434cbf} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__gpio_8h}{efm32gg\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
