Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sizhe\Desktop\385fp\ECE385-FINAL-2DMC\2DMC\lab8_soc.qsys --block-symbol-file --output-directory=C:\Users\sizhe\Desktop\385fp\ECE385-FINAL-2DMC\2DMC\lab8_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 2DMC/lab8_soc.qsys
Progress: Reading input file
Progress: Adding CY7C67200_IF_0 [CY7C67200_IF 1.0]
Progress: Parameterizing module CY7C67200_IF_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mouse_click [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_click
Progress: Adding mouse_x [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_x
Progress: Adding mouse_y [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_y
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab8_soc.CY7C67200_IF: TOP_LEVEL_HDL_MODULE automatically set to CY7C67200_IF
Info: lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sizhe\Desktop\385fp\ECE385-FINAL-2DMC\2DMC\lab8_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\sizhe\Desktop\385fp\ECE385-FINAL-2DMC\2DMC\lab8_soc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 2DMC/lab8_soc.qsys
Progress: Reading input file
Progress: Adding CY7C67200_IF_0 [CY7C67200_IF 1.0]
Progress: Parameterizing module CY7C67200_IF_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mouse_click [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_click
Progress: Adding mouse_x [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_x
Progress: Adding mouse_y [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_y
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab8_soc.CY7C67200_IF: TOP_LEVEL_HDL_MODULE automatically set to CY7C67200_IF
Info: lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab8_soc: Generating lab8_soc "lab8_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: CY7C67200_IF_0: "lab8_soc" instantiated CY7C67200_IF "CY7C67200_IF_0"
Info: jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0004_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'
Info: jtag_uart_0: "lab8_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mouse_click: Starting RTL generation for module 'lab8_soc_mouse_click'
Info: mouse_click:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_mouse_click --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0005_mouse_click_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0005_mouse_click_gen//lab8_soc_mouse_click_component_configuration.pl  --do_build_sim=0  ]
Info: mouse_click: Done RTL generation for module 'lab8_soc_mouse_click'
Info: mouse_click: "lab8_soc" instantiated altera_avalon_pio "mouse_click"
Info: mouse_x: Starting RTL generation for module 'lab8_soc_mouse_x'
Info: mouse_x:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_mouse_x --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0006_mouse_x_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0006_mouse_x_gen//lab8_soc_mouse_x_component_configuration.pl  --do_build_sim=0  ]
Info: mouse_x: Done RTL generation for module 'lab8_soc_mouse_x'
Info: mouse_x: "lab8_soc" instantiated altera_avalon_pio "mouse_x"
Info: nios2_gen2_0: "lab8_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pll: "lab8_soc" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'lab8_soc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0009_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab8_soc_sdram'
Info: sdram: "lab8_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys_0: "lab8_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'lab8_soc_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab8_soc_timer_0 --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0011_timer_0_gen//lab8_soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'lab8_soc_timer_0'
Info: timer_0: "lab8_soc" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab8_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab8_soc" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "lab8_soc" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "lab8_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/sizhe/AppData/Local/Temp/alt8977_4988390706337512306.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.16 23:10:49 (*) Starting Nios II generation
Info: cpu: # 2021.12.16 23:10:49 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.16 23:10:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.12.16 23:10:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.16 23:10:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.16 23:10:51 (*)   Plaintext license not found.
Info: cpu: # 2021.12.16 23:10:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.12.16 23:10:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.16 23:10:51 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.16 23:10:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.16 23:10:52 (*)   Creating plain-text RTL
Info: cpu: # 2021.12.16 23:10:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sizhe/Desktop/385fp/ECE385-FINAL-2DMC/2DMC/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab8_soc: Done "lab8_soc" with 30 modules, 46 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
