

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:59:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_277  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_284  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_291  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_298  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_305  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_312  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_319  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_326  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_333  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_340  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_347  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_354  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_361  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_368  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_375  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_382  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_389  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     26|        -|        -|    -|
|Expression           |        -|     31|        0|     1579|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       17|      -|       34|     1989|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2200|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       17|     57|     2234|     3796|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+---+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |grp_operator_s_fu_277  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_284  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_291  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_298  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_305  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_312  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_319  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_326  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_333  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_340  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_347  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_354  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_361  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_368  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_375  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_382  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_389  |operator_s  |        1|      0|  2|  117|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |Total                  |            |       17|      0| 34| 1989|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-----------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                      |      Expression     |
    +-----------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_am_addmul_11s_12s_12s_25_1_1_U20           |myproject_am_addmul_11s_12s_12s_25_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_16s_11s_8ns_24_1_1_U13           |myproject_am_addmul_16s_11s_8ns_24_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_22s_22s_13s_37_1_1_U28           |myproject_am_addmul_22s_22s_13s_37_1_1            |    i0 * (i1 + i2)   |
    |myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1_U24   |myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1    | (i0 + i1) * i2 + i3 |
    |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U4  |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1  | (i0 - i1) * i2 + i3 |
    |myproject_mac_muladd_11s_10ns_22ns_22_1_1_U21        |myproject_mac_muladd_11s_10ns_22ns_22_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_11s_11s_19s_22_1_1_U15          |myproject_mac_muladd_11s_11s_19s_22_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_11s_11s_27s_28_1_1_U25          |myproject_mac_muladd_11s_11s_27s_28_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_16s_11ns_22ns_26_1_1_U10        |myproject_mac_muladd_16s_11ns_22ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11s_26ns_26_1_1_U6          |myproject_mac_muladd_16s_11s_26ns_26_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11s_26s_26_1_1_U19          |myproject_mac_muladd_16s_11s_26s_26_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_16s_21s_26_1_1_U11          |myproject_mac_muladd_16s_16s_21s_26_1_1           |     i0 * i0 + i1    |
    |myproject_mul_mul_11s_11ns_22_1_1_U23                |myproject_mul_mul_11s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11ns_22_1_1_U26                |myproject_mul_mul_11s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11s_22_1_1_U27                 |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_10s_25_1_1_U17                 |myproject_mul_mul_16s_10s_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U16                |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U22                |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_27_1_1_U12                |myproject_mul_mul_16s_11ns_27_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_13ns_26_1_1_U8                 |myproject_mul_mul_16s_13ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_14ns_26_1_1_U9                 |myproject_mul_mul_16s_14ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_16s_26_1_1_U3                  |myproject_mul_mul_16s_16s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U5                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U7                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_9ns_25_1_1_U18                 |myproject_mul_mul_16s_9ns_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_17s_17s_32_1_1_U14                 |myproject_mul_mul_17s_17s_32_1_1                  |       i0 * i1       |
    +-----------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_1176_p2           |     *    |      3|  0|  21|          11|          47|
    |mul_ln1192_5_fu_781_p2            |     *    |      2|  0|  45|          27|          24|
    |mul_ln1192_7_fu_1105_p2           |     *    |      2|  0|  40|          20|          28|
    |mul_ln1192_9_fu_1245_p2           |     *    |      2|  0|  24|          11|          36|
    |mul_ln1192_fu_667_p2              |     *    |      2|  0|  20|          16|          32|
    |mul_ln700_1_fu_1040_p2            |     *    |      3|  0|  37|          17|          60|
    |mul_ln700_2_fu_588_p2             |     *    |      2|  0|  20|          32|          12|
    |mul_ln700_fu_874_p2               |     *    |      3|  0|  27|          22|          39|
    |r_V_14_fu_742_p2                  |     *    |      2|  0|  50|          26|          26|
    |r_V_19_fu_709_p2                  |     *    |      3|  0|  29|          52|          12|
    |r_V_24_fu_816_p2                  |     *    |      3|  0|  28|          51|          13|
    |r_V_4_fu_1058_p2                  |     *    |      2|  0|  52|          25|          22|
    |r_V_6_fu_579_p2                   |     *    |      2|  0|  45|          27|          27|
    |add_ln1192_16_fu_964_p2           |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_17_fu_983_p2           |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_19_fu_1078_p2          |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_28_fu_636_p2           |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_30_fu_630_p2           |     +    |      0|  0|  26|          26|          22|
    |add_ln1192_7_fu_560_p2            |     +    |      0|  0|  33|          26|          19|
    |add_ln1192_8_fu_519_p2            |     +    |      0|  0|  33|          26|          26|
    |add_ln1192_fu_893_p2              |     +    |      0|  0|  26|          17|          12|
    |add_ln700_fu_601_p2               |     +    |      0|  0|  26|          36|          36|
    |add_ln703_1_fu_735_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_2_fu_832_p2             |     +    |      0|  0|  23|          16|          11|
    |add_ln703_fu_725_p2               |     +    |      0|  0|  23|          16|          11|
    |grp_fu_1404_p2                    |     +    |      0|  0|  29|          22|          22|
    |ret_V_11_fu_924_p2                |     +    |      0|  0|  19|          12|          11|
    |ret_V_13_fu_1046_p2               |     +    |      0|  0|  29|          22|          18|
    |ret_V_25_fu_1024_p2               |     +    |      0|  0|  26|          28|          23|
    |ret_V_2_fu_861_p2                 |     +    |      0|  0|  26|          39|          29|
    |ret_V_31_fu_1209_p2               |     +    |      0|  0|  20|          13|           8|
    |ret_V_34_fu_680_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_36_fu_902_p2                |     +    |      0|  0|  33|          26|          20|
    |ret_V_38_fu_537_p2                |     +    |      0|  0|  26|          26|          22|
    |ret_V_40_fu_1219_p2               |     +    |      0|  0|  61|          54|          51|
    |ret_V_41_fu_464_p2                |     +    |      0|  0|  33|          26|          22|
    |ret_V_43_fu_1083_p2               |     +    |      0|  0|  26|          46|          41|
    |ret_V_44_fu_614_p2                |     +    |      0|  0|  26|          36|          36|
    |ret_V_45_fu_730_p2                |     +    |      0|  0|  24|          17|          17|
    |ret_V_47_fu_1019_p2               |     +    |      0|  0|  26|          28|          28|
    |ret_V_48_fu_1111_p2               |     +    |      0|  0|  53|          46|          41|
    |ret_V_51_fu_1251_p2               |     +    |      0|  0|  52|          45|          41|
    |ret_V_fu_751_p2                   |     +    |      0|  0|  24|          17|          11|
    |r_V_22_fu_1185_p2                 |     -    |      0|  0|  19|           1|          12|
    |ret_V_35_fu_887_p2                |     -    |      0|  0|  26|          17|          17|
    |ret_V_37_fu_1155_p2               |     -    |      0|  0|  73|          66|          66|
    |ret_V_50_fu_1137_p2               |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_1_fu_798_p2            |     -    |      0|  0|  53|          46|          46|
    |sub_ln1192_fu_531_p2              |     -    |      0|  0|  26|          26|          26|
    |sub_ln1193_fu_855_p2              |     -    |      0|  0|  26|          39|          39|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     31|  0|1579|        1429|        1394|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_17_reg_1721                |   46|   0|   46|          0|
    |add_ln1192_reg_1701                   |   17|   0|   17|          0|
    |add_ln703_1_reg_1619                  |   16|   0|   16|          0|
    |add_ln703_2_reg_1691                  |   16|   0|   16|          0|
    |add_ln703_reg_1609                    |   16|   0|   16|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |grp_operator_s_fu_277_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_284_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_291_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_298_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_305_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_312_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_319_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_326_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_333_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_340_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_347_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_354_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_361_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_368_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_375_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_382_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_389_ap_start_reg    |    1|   0|    1|          0|
    |lhs_V_5_reg_1529                      |   17|   0|   17|          0|
    |lhs_V_5_reg_1529_pp0_iter1_reg        |   17|   0|   17|          0|
    |mul_ln1118_reg_1629                   |   32|   0|   32|          0|
    |mul_ln1192_2_reg_1640                 |   26|   0|   26|          0|
    |mul_ln1192_3_reg_1786                 |   54|   0|   54|          0|
    |mul_ln1192_4_reg_1514                 |   26|   0|   26|          0|
    |mul_ln700_1_reg_1741                  |   65|   0|   66|          1|
    |mul_ln700_reg_1696                    |   59|   0|   60|          1|
    |p_0_reg_1776                          |   11|   0|   11|          0|
    |p_0_reg_1776_pp0_iter6_reg            |   11|   0|   11|          0|
    |p_1_reg_1666                          |   11|   0|   11|          0|
    |p_2_reg_1676                          |   11|   0|   11|          0|
    |p_2_reg_1676_pp0_iter4_reg            |   11|   0|   11|          0|
    |p_5_reg_1650                          |   11|   0|   11|          0|
    |p_6_reg_1655                          |   11|   0|   11|          0|
    |p_8_reg_1726                          |   11|   0|   11|          0|
    |p_Val2_1_reg_1480                     |   16|   0|   16|          0|
    |p_Val2_2_reg_1472                     |   16|   0|   16|          0|
    |p_Val2_2_reg_1472_pp0_iter1_reg       |   16|   0|   16|          0|
    |p_Val2_30_reg_1761                    |   11|   0|   11|          0|
    |p_Val2_36_reg_1686                    |   11|   0|   11|          0|
    |p_Val2_36_reg_1686_pp0_iter4_reg      |   11|   0|   11|          0|
    |p_Val2_4_reg_1489                     |   16|   0|   16|          0|
    |p_Val2_5_reg_1495                     |   16|   0|   16|          0|
    |p_Val2_s_24_reg_1645                  |   11|   0|   11|          0|
    |p_Val2_s_reg_1465                     |   16|   0|   16|          0|
    |r_V_14_reg_1624                       |   51|   0|   51|          0|
    |r_V_16_reg_1791                       |   37|   0|   37|          0|
    |r_V_1_reg_1549                        |   32|   0|   32|          0|
    |r_V_23_reg_1766                       |   22|   0|   22|          0|
    |r_V_2_reg_1711                        |   25|   0|   25|          0|
    |r_V_4_reg_1746                        |   49|   0|   49|          0|
    |r_V_5_reg_1594                        |   27|   0|   27|          0|
    |r_V_6_reg_1564                        |   52|   0|   52|          0|
    |r_V_9_reg_1539                        |   32|   0|   32|          0|
    |ret_V_16_reg_1599                     |   24|   0|   24|          0|
    |ret_V_18_reg_1534                     |   27|   0|   27|          0|
    |ret_V_21_reg_1731                     |   20|   0|   20|          0|
    |ret_V_25_reg_1736                     |   28|   0|   28|          0|
    |ret_V_28_reg_1579                     |   26|   0|   26|          0|
    |ret_V_39_reg_1716                     |   22|   0|   22|          0|
    |ret_V_45_reg_1614                     |   17|   0|   17|          0|
    |ret_V_45_reg_1614_pp0_iter3_reg       |   17|   0|   17|          0|
    |ret_V_4_reg_1635                      |   22|   0|   22|          0|
    |ret_V_50_reg_1771                     |   12|   0|   12|          0|
    |sext_ln728_1_reg_1508                 |   26|   0|   26|          0|
    |sub_ln1192_1_reg_1661                 |   46|   0|   46|          0|
    |tmp_8_reg_1519                        |   15|   0|   15|          0|
    |trunc_ln708_10_reg_1671               |   15|   0|   15|          0|
    |trunc_ln708_11_reg_1574               |   16|   0|   16|          0|
    |trunc_ln708_12_reg_1681               |   16|   0|   16|          0|
    |trunc_ln708_13_reg_1584               |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1589                |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1706                |   16|   0|   16|          0|
    |trunc_ln708_3_reg_1781                |   16|   0|   16|          0|
    |trunc_ln708_4_reg_1554                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1559                |   15|   0|   16|          1|
    |trunc_ln708_6_reg_1756                |   16|   0|   16|          0|
    |trunc_ln708_6_reg_1756_pp0_iter6_reg  |   16|   0|   16|          0|
    |trunc_ln708_7_reg_1524                |   16|   0|   16|          0|
    |trunc_ln708_8_reg_1604                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1751                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1751_pp0_iter6_reg  |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1569                |   16|   0|   16|          0|
    |trunc_ln_reg_1544                     |   16|   0|   16|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  256|   0|  256|          0|
    |p_6_reg_1655                          |   64|  32|   11|          0|
    |p_Val2_1_reg_1480                     |   64|  32|   16|          0|
    |p_Val2_4_reg_1489                     |   64|  32|   16|          0|
    |p_Val2_5_reg_1495                     |   64|  32|   16|          0|
    |p_Val2_s_reg_1465                     |   64|  32|   16|          0|
    |sext_ln728_1_reg_1508                 |   64|  32|   26|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2200| 192| 1920|          3|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %p_Val2_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:52]   --->   Operation 16 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i26 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 17 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i256.i32.i32(i256 %x_V_read, i32 48, i32 62)" [firmware/myproject.cpp:51]   --->   Operation 18 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%ret_V_41 = add i26 %mul_ln1192_4, -1156096" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_41' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_41, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 20 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_8 = sext i16 %p_Val2_1 to i32" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:52]   --->   Operation 22 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sub_ln1193_2 = sub i17 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 23 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1193_1 = sext i17 %sub_ln1193_2 to i27" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%ret_V_42 = mul i27 %sext_ln1193_1, 653" [firmware/myproject.cpp:52]   --->   Operation 25 'mul' 'ret_V_42' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i27 %ret_V_42, 1048576" [firmware/myproject.cpp:52]   --->   Operation 26 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul nsw i32 %r_V_8, %r_V_8" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_2 to i26" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %p_Val2_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_1, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1193 = mul i26 %sext_ln728, -639" [firmware/myproject.cpp:50]   --->   Operation 31 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i26 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_33, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_4 to i32" [firmware/myproject.cpp:50]   --->   Operation 34 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul nsw i32 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 35 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_5, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 36 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%add_ln1192_8 = add i26 %mul_ln1192_4, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 37 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_2, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 38 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i26 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 39 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_38 = add i26 %sub_ln1192, -1630208" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'ret_V_38' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_38, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 41 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %tmp_8, i11 0)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitconcatenate' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%add_ln1192_7 = add i26 %trunc_ln1118_1, -216064" [firmware/myproject.cpp:51]   --->   Operation 43 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 44 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.99ns)   --->   "%p_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 45 'call' 'p_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i27 %ret_V_18 to i52" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.80ns)   --->   "%r_V_6 = mul i52 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:52]   --->   Operation 47 'mul' 'r_V_6' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i32 %r_V_9 to i36" [firmware/myproject.cpp:53]   --->   Operation 48 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.17ns)   --->   "%mul_ln700_2 = mul i36 %sext_ln700_3, 3360" [firmware/myproject.cpp:53]   --->   Operation 49 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i26 %sext_ln727, 3360" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln700_3, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 51 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i36 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 52 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i26 %sext_ln728, 6720" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_44 = add i36 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'ret_V_44' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_44, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 56 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i26 %trunc_ln1118_1, -1774592" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i26 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 58 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 59 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln703_1 = mul i26 %sext_ln727, 955" [firmware/myproject.cpp:54]   --->   Operation 60 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i26 %mul_ln703_1, 1048576" [firmware/myproject.cpp:54]   --->   Operation 61 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.49ns) (grouped into DSP with root node ret_V_49)   --->   "%mul_ln1192_8 = mul i26 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 62 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_49 = add i26 %mul_ln1192_8, -539648" [firmware/myproject.cpp:54]   --->   Operation 63 'add' 'ret_V_49' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_49, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 64 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 65 [2/2] (3.99ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 65 'call' 'p_s' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_s to i36" [firmware/myproject.cpp:50]   --->   Operation 66 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %r_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.17ns)   --->   "%mul_ln1192 = mul i36 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 68 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_5, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 69 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.92ns)   --->   "%ret_V_34 = add i36 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 70 'add' 'ret_V_34' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_34, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 71 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.99ns)   --->   "%p_Val2_s_24 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 72 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 73 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_Val2_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 74 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.99ns)   --->   "%p_5 = call fastcc i11 @"operator()"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 75 'call' 'p_5' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [2/2] (3.99ns)   --->   "%p_6 = call fastcc i11 @"operator()"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 76 'call' 'p_6' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i27 %sext_ln1118_6, 551" [firmware/myproject.cpp:52]   --->   Operation 77 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 78 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i11 %p_7 to i17" [firmware/myproject.cpp:52]   --->   Operation 79 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%add_ln1192_15 = add i17 %rhs_V_6, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 80 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%sext_ln1192_15 = sext i17 %add_ln1192_15 to i24" [firmware/myproject.cpp:52]   --->   Operation 81 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_16 = mul i24 %sext_ln1192_15, 98" [firmware/myproject.cpp:52]   --->   Operation 82 'mul' 'ret_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i52 %r_V_6 to i56" [firmware/myproject.cpp:52]   --->   Operation 83 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.75ns)   --->   "%r_V_19 = mul i56 %sext_ln1118_14, 2510" [firmware/myproject.cpp:52]   --->   Operation 84 'mul' 'r_V_19' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_19, i32 40, i32 55)" [firmware/myproject.cpp:52]   --->   Operation 85 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_2, -714" [firmware/myproject.cpp:53]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [2/2] (3.99ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 87 'call' 'p_1' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%ret_V_45 = add nsw i17 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'ret_V_45' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln703_1 = add i16 %p_Val2_5, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 89 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (3.99ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 90 'call' 'p_2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i26 %ret_V_28 to i51" [firmware/myproject.cpp:54]   --->   Operation 91 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.73ns)   --->   "%r_V_14 = mul i51 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 92 'mul' 'r_V_14' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [2/2] (3.99ns)   --->   "%p_Val2_36 = call fastcc i11 @"operator()"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 93 'call' 'p_Val2_36' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 94 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.78ns)   --->   "%ret_V = add nsw i17 %lhs_V, -941" [firmware/myproject.cpp:50]   --->   Operation 95 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 96 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %ret_V to i32" [firmware/myproject.cpp:50]   --->   Operation 97 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i32 %sext_ln1118_1, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 98 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] (1.15ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 99 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i11 %p_s to i22" [firmware/myproject.cpp:50]   --->   Operation 100 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_17 = mul i22 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 101 'mul' 'r_V_17' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = add i22 %r_V_17, -135168" [firmware/myproject.cpp:50]   --->   Operation 102 'add' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/2] (3.99ns)   --->   "%p_Val2_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 103 'call' 'p_Val2_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i26 %sext_ln728_1, 798" [firmware/myproject.cpp:50]   --->   Operation 104 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [2/2] (3.99ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 105 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [1/2] (1.15ns)   --->   "%p_Val2_s_24 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 106 'call' 'p_Val2_s_24' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_Val2_5 to i25" [firmware/myproject.cpp:51]   --->   Operation 107 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i11 @"operator()"(i16 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 108 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i11 @"operator()"(i16 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 109 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:52]   --->   Operation 110 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i27 %r_V_5 to i46" [firmware/myproject.cpp:52]   --->   Operation 111 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i24 %ret_V_16 to i46" [firmware/myproject.cpp:52]   --->   Operation 112 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.80ns)   --->   "%mul_ln1192_5 = mul i46 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 113 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i25 %sext_ln1118_10, -282" [firmware/myproject.cpp:52]   --->   Operation 114 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i45 @_ssdm_op_BitConcatenate.i45.i25.i20(i25 %mul_ln728, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 115 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i45 %lhs_V_4 to i46" [firmware/myproject.cpp:52]   --->   Operation 116 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.95ns)   --->   "%sub_ln1192_1 = sub i46 %sext_ln1192_10, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 117 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [2/2] (3.99ns)   --->   "%p_8 = call fastcc i11 @"operator()"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 118 'call' 'p_8' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [2/2] (3.99ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 119 'call' 'p_9' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 120 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [2/2] (3.99ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 121 'call' 'p_Val2_25' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i25 %sext_ln1118_4, 241" [firmware/myproject.cpp:54]   --->   Operation 122 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_21, i32 10, i32 24)" [firmware/myproject.cpp:54]   --->   Operation 123 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 124 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i51 %r_V_14 to i56" [firmware/myproject.cpp:54]   --->   Operation 125 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.74ns)   --->   "%r_V_24 = mul i56 %sext_ln1118_17, 4701" [firmware/myproject.cpp:54]   --->   Operation 126 'mul' 'r_V_24' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %r_V_24, i32 40, i32 55)" [firmware/myproject.cpp:54]   --->   Operation 127 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%p_Val2_36 = call fastcc i11 @"operator()"(i16 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 128 'call' 'p_Val2_36' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 %p_Val2_1, 1508" [firmware/myproject.cpp:54]   --->   Operation 129 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.06>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %mul_ln1118, i7 0)" [firmware/myproject.cpp:50]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %mul_ln1118, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 131 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i33 %shl_ln1118_1 to i39" [firmware/myproject.cpp:50]   --->   Operation 132 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i39 %sext_ln1118, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 133 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i39 %sub_ln1193, 465567744" [firmware/myproject.cpp:50]   --->   Operation 134 'add' 'ret_V_2' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i39 %ret_V_2 to i60" [firmware/myproject.cpp:50]   --->   Operation 135 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i22 %ret_V_4 to i60" [firmware/myproject.cpp:50]   --->   Operation 136 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.31ns)   --->   "%mul_ln700 = mul i60 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 137 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (1.15ns)   --->   "%p_Val2_7 = call fastcc i11 @"operator()"(i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 138 'call' 'p_Val2_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %p_Val2_4 to i17" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i11 %p_Val2_7 to i17" [firmware/myproject.cpp:50]   --->   Operation 140 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 141 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i17 %ret_V_35, 4005" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'add_ln1192' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %p_Val2_5 to i26" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_4, -798" [firmware/myproject.cpp:50]   --->   Operation 144 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i26 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 145 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.84ns)   --->   "%ret_V_36 = add i26 %add_ln1192_4, 809984" [firmware/myproject.cpp:50]   --->   Operation 146 'add' 'ret_V_36' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_36, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 147 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 148 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %p_Val2_12 to i13" [firmware/myproject.cpp:51]   --->   Operation 149 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%ret_V_9 = add i13 %sext_ln703, -1406" [firmware/myproject.cpp:51]   --->   Operation 150 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %p_Val2_s_24 to i12" [firmware/myproject.cpp:51]   --->   Operation 151 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.73ns)   --->   "%ret_V_11 = add i12 %sext_ln703_1, -947" [firmware/myproject.cpp:51]   --->   Operation 152 'add' 'ret_V_11' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%sext_ln1116_2 = sext i13 %ret_V_9 to i25" [firmware/myproject.cpp:51]   --->   Operation 153 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %ret_V_11 to i25" [firmware/myproject.cpp:51]   --->   Operation 154 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i25 %sext_ln1116_2, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 155 'mul' 'r_V_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_Val2_5 to i22" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 157 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %shl_ln1118_2 to i22" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.81ns)   --->   "%r_V_18 = add i22 %sext_ln1118_7, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 159 'add' 'r_V_18' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i11 %p_5 to i21" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln703 = mul i21 %sext_ln703_3, 311" [firmware/myproject.cpp:51]   --->   Operation 161 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln703_4 = sext i21 %mul_ln703 to i22" [firmware/myproject.cpp:51]   --->   Operation 162 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i22 %r_V_18, %sext_ln703_4" [firmware/myproject.cpp:51]   --->   Operation 163 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 %sext_ln728_1, 564" [firmware/myproject.cpp:52]   --->   Operation 164 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i46 @_ssdm_op_BitConcatenate.i46.i26.i20(i26 %mul_ln728_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 165 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i46 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 166 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %p_6 to i22" [firmware/myproject.cpp:52]   --->   Operation 167 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i22 %sext_ln1118_12, 552" [firmware/myproject.cpp:52]   --->   Operation 168 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_2, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i42 %tmp_5 to i46" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i46 %add_ln1192_16, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i11 @"operator()"(i16 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 172 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i11 %p_9 to i12" [firmware/myproject.cpp:53]   --->   Operation 174 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i11 %p_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 175 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%add_ln1192_22 = add i12 %sext_ln1116_4, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 176 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%sext_ln1192_17 = sext i12 %add_ln1192_22 to i20" [firmware/myproject.cpp:53]   --->   Operation 177 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln1192_10 = mul i20 %sext_ln1192_17, 183" [firmware/myproject.cpp:53]   --->   Operation 178 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i20 %mul_ln1192_10, -19456" [firmware/myproject.cpp:53]   --->   Operation 179 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_20 = mul i22 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:53]   --->   Operation 180 'mul' 'r_V_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1118_15 = sext i22 %r_V_20 to i28" [firmware/myproject.cpp:53]   --->   Operation 181 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_45, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 182 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i27 %lhs_V_6 to i28" [firmware/myproject.cpp:53]   --->   Operation 183 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i28 %sext_ln1118_15, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 184 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/2] (1.15ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 185 'call' 'p_Val2_25' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_9 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_25, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 186 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i21 %tmp_9 to i28" [firmware/myproject.cpp:53]   --->   Operation 187 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_47 = add i28 %ret_V_46, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 188 'add' 'ret_V_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_25 = add i28 %ret_V_47, -3897344" [firmware/myproject.cpp:53]   --->   Operation 189 'add' 'ret_V_25' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 190 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (3.99ns)   --->   "%p_Val2_30 = call fastcc i11 @"operator()"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 191 'call' 'p_Val2_30' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [2/2] (3.99ns)   --->   "%p_Val2_34 = call fastcc i11 @"operator()"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 192 'call' 'p_Val2_34' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 193 [2/2] (3.99ns)   --->   "%p_0 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 193 'call' 'p_0' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i60 %mul_ln700 to i66" [firmware/myproject.cpp:50]   --->   Operation 194 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i17 %add_ln1192 to i66" [firmware/myproject.cpp:50]   --->   Operation 195 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.85ns)   --->   "%mul_ln700_1 = mul i66 %sext_ln700_2, %sext_ln700_4" [firmware/myproject.cpp:50]   --->   Operation 196 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/2] (3.99ns)   --->   "%p_Val2_10 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 197 'call' 'p_Val2_10' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 198 [1/1] (0.82ns)   --->   "%ret_V_13 = add i22 %ret_V_39, -84992" [firmware/myproject.cpp:51]   --->   Operation 198 'add' 'ret_V_13' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i25 %r_V_2 to i49" [firmware/myproject.cpp:51]   --->   Operation 199 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %ret_V_13 to i49" [firmware/myproject.cpp:51]   --->   Operation 200 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (2.66ns)   --->   "%r_V_4 = mul i49 %sext_ln1118_9, %sext_ln1118_11" [firmware/myproject.cpp:51]   --->   Operation 201 'mul' 'r_V_4' <Predicate = true> <Delay = 2.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i11 %p_8 to i22" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_3 = mul i22 %sext_ln728_4, 552" [firmware/myproject.cpp:52]   --->   Operation 203 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_6 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_3, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 204 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i42 %tmp_6 to i46" [firmware/myproject.cpp:52]   --->   Operation 205 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i46 %add_ln1192_17, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 206 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_43 = add i46 %add_ln1192_19, -721554505728" [firmware/myproject.cpp:52]   --->   Operation 207 'add' 'ret_V_43' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_43, i32 30, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 208 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i20 %ret_V_21 to i46" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i28 %ret_V_25 to i46" [firmware/myproject.cpp:53]   --->   Operation 210 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.87ns)   --->   "%mul_ln1192_7 = mul i46 %sext_ln1192_11, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 211 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.95ns)   --->   "%ret_V_48 = add i46 %mul_ln1192_7, -1042603311104" [firmware/myproject.cpp:53]   --->   Operation 212 'add' 'ret_V_48' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i46.i32.i32(i46 %ret_V_48, i32 30, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 213 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/2] (1.15ns)   --->   "%p_Val2_30 = call fastcc i11 @"operator()"(i16 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 214 'call' 'p_Val2_30' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i11 %p_2 to i22" [firmware/myproject.cpp:54]   --->   Operation 215 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i22 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:54]   --->   Operation 216 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/2] (1.15ns)   --->   "%p_Val2_34 = call fastcc i11 @"operator()"(i16 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 217 'call' 'p_Val2_34' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i11 %p_Val2_34 to i12" [firmware/myproject.cpp:54]   --->   Operation 218 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i11 %p_Val2_36 to i12" [firmware/myproject.cpp:54]   --->   Operation 219 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.73ns)   --->   "%ret_V_50 = sub i12 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:54]   --->   Operation 220 'sub' 'ret_V_50' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 221 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 222 [1/2] (1.15ns)   --->   "%p_Val2_10 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 222 'call' 'p_Val2_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_4 = call i61 @_ssdm_op_BitConcatenate.i61.i11.i50(i11 %p_Val2_10, i50 0)" [firmware/myproject.cpp:50]   --->   Operation 223 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%rhs_V = sext i61 %tmp_4 to i66" [firmware/myproject.cpp:50]   --->   Operation 224 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (1.15ns)   --->   "%ret_V_37 = sub i66 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 225 'sub' 'ret_V_37' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %ret_V_37, i32 50, i32 65)" [firmware/myproject.cpp:50]   --->   Operation 226 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i49 %r_V_4 to i54" [firmware/myproject.cpp:51]   --->   Operation 227 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i11 %p_6 to i54" [firmware/myproject.cpp:51]   --->   Operation 228 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (3.74ns)   --->   "%mul_ln1192_3 = mul i54 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 229 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i11 %p_Val2_30 to i12" [firmware/myproject.cpp:54]   --->   Operation 230 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.73ns)   --->   "%r_V_22 = sub i12 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 231 'sub' 'r_V_22' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %r_V_23 to i24" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_22, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 233 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i22 %tmp_7 to i24" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%ret_V_27 = add i24 %sext_ln1118_16, %sext_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 235 'add' 'ret_V_27' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %ret_V_50 to i13" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.74ns)   --->   "%ret_V_31 = add i13 %sext_ln703_7, 232" [firmware/myproject.cpp:54]   --->   Operation 237 'add' 'ret_V_31' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into DSP with root node r_V_16)   --->   "%sext_ln1118_18 = sext i24 %ret_V_27 to i37" [firmware/myproject.cpp:54]   --->   Operation 238 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i13 %ret_V_31 to i37" [firmware/myproject.cpp:54]   --->   Operation 239 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i37 %sext_ln1118_19, %sext_ln1118_18" [firmware/myproject.cpp:54]   --->   Operation 240 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.03>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !268"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !274"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !280"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !286"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !292"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !298"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 247 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 248 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 249 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 250 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 251 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (1.01ns)   --->   "%ret_V_40 = add i54 %mul_ln1192_3, -951077558026240" [firmware/myproject.cpp:51]   --->   Operation 252 'add' 'ret_V_40' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_40, i32 40, i32 53)" [firmware/myproject.cpp:51]   --->   Operation 253 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i14 %tmp to i16" [firmware/myproject.cpp:51]   --->   Operation 254 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 255 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 256 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 257 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i37 %r_V_16 to i45" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i11 %p_0 to i45" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (3.07ns)   --->   "%mul_ln1192_9 = mul i45 %sext_ln1192_14, %sext_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 260 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.96ns)   --->   "%ret_V_51 = add i45 %mul_ln1192_9, -936302870528" [firmware/myproject.cpp:54]   --->   Operation 261 'add' 'ret_V_51' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_PartSelect.i15.i45.i32.i32(i45 %ret_V_51, i32 30, i32 44)" [firmware/myproject.cpp:54]   --->   Operation 262 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i15 %tmp_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 263 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 264 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 265 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000]
p_Val2_s           (partselect    ) [ 011110000]
p_Val2_2           (partselect    ) [ 011100000]
sext_ln1265        (sext          ) [ 000000000]
p_Val2_1           (partselect    ) [ 011110000]
p_Val2_4           (partselect    ) [ 011111000]
p_Val2_5           (partselect    ) [ 011111000]
sext_ln728_1       (sext          ) [ 011111000]
mul_ln1192_4       (mul           ) [ 011000000]
tmp_8              (partselect    ) [ 011000000]
ret_V_41           (add           ) [ 000000000]
trunc_ln708_7      (partselect    ) [ 011000000]
r_V_8              (sext          ) [ 000000000]
lhs_V_5            (sext          ) [ 011100000]
sub_ln1193_2       (sub           ) [ 000000000]
sext_ln1193_1      (sext          ) [ 000000000]
ret_V_42           (mul           ) [ 000000000]
ret_V_18           (add           ) [ 011000000]
r_V_9              (mul           ) [ 011000000]
sext_ln728         (sext          ) [ 000000000]
sext_ln727         (sext          ) [ 000000000]
lhs_V_1            (bitconcatenate) [ 000000000]
mul_ln1193         (mul           ) [ 000000000]
ret_V_33           (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 010100000]
r_V                (sext          ) [ 000000000]
r_V_1              (mul           ) [ 010100000]
lhs_V_3            (bitconcatenate) [ 000000000]
add_ln1192_8       (add           ) [ 000000000]
rhs_V_1            (bitconcatenate) [ 000000000]
sub_ln1192         (sub           ) [ 000000000]
ret_V_38           (add           ) [ 000000000]
trunc_ln708_4      (partselect    ) [ 010100000]
trunc_ln1118_1     (bitconcatenate) [ 000000000]
add_ln1192_7       (add           ) [ 000000000]
trunc_ln708_5      (partselect    ) [ 010100000]
sext_ln1116_3      (sext          ) [ 000000000]
r_V_6              (mul           ) [ 010100000]
sext_ln700_3       (sext          ) [ 000000000]
mul_ln700_2        (mul           ) [ 000000000]
mul_ln700_3        (mul           ) [ 000000000]
shl_ln1            (bitconcatenate) [ 000000000]
add_ln700          (add           ) [ 000000000]
mul_ln728_4        (mul           ) [ 000000000]
rhs_V_5            (bitconcatenate) [ 000000000]
ret_V_44           (add           ) [ 000000000]
trunc_ln708_s      (partselect    ) [ 010100000]
add_ln1192_30      (add           ) [ 000000000]
add_ln1192_28      (add           ) [ 000000000]
trunc_ln708_11     (partselect    ) [ 010100000]
mul_ln703_1        (mul           ) [ 000000000]
ret_V_28           (add           ) [ 010100000]
mul_ln1192_8       (mul           ) [ 000000000]
ret_V_49           (add           ) [ 000000000]
trunc_ln708_13     (partselect    ) [ 010100000]
sext_ln1192        (sext          ) [ 000000000]
sext_ln1192_1      (sext          ) [ 000000000]
mul_ln1192         (mul           ) [ 000000000]
lhs_V_2            (bitconcatenate) [ 000000000]
ret_V_34           (add           ) [ 000000000]
trunc_ln708_1      (partselect    ) [ 010010000]
rhs_V_6            (sext          ) [ 000000000]
sext_ln1118_6      (sext          ) [ 000000000]
r_V_5              (mul           ) [ 010010000]
p_7                (call          ) [ 000000000]
sext_ln1192_7      (sext          ) [ 000000000]
add_ln1192_15      (add           ) [ 000000000]
sext_ln1192_15     (sext          ) [ 000000000]
ret_V_16           (mul           ) [ 010010000]
sext_ln1118_14     (sext          ) [ 000000000]
r_V_19             (mul           ) [ 000000000]
trunc_ln708_8      (partselect    ) [ 010010000]
add_ln703          (add           ) [ 010010000]
ret_V_45           (add           ) [ 010011000]
add_ln703_1        (add           ) [ 010010000]
sext_ln1116_6      (sext          ) [ 000000000]
r_V_14             (mul           ) [ 010010000]
lhs_V              (sext          ) [ 000000000]
ret_V              (add           ) [ 000000000]
sext_ln1118_1      (sext          ) [ 000000000]
sext_ln1118_2      (sext          ) [ 000000000]
mul_ln1118         (mul           ) [ 010001000]
p_s                (call          ) [ 000000000]
sext_ln1116        (sext          ) [ 000000000]
r_V_17             (mul           ) [ 000000000]
ret_V_4            (add           ) [ 010001000]
mul_ln1192_2       (mul           ) [ 010001000]
p_Val2_s_24        (call          ) [ 010001000]
sext_ln1118_4      (sext          ) [ 000000000]
p_5                (call          ) [ 010001000]
p_6                (call          ) [ 010001110]
sext_ln1118_10     (sext          ) [ 000000000]
sext_ln1192_8      (sext          ) [ 000000000]
sext_ln1192_9      (sext          ) [ 000000000]
mul_ln1192_5       (mul           ) [ 000000000]
mul_ln728          (mul           ) [ 000000000]
lhs_V_4            (bitconcatenate) [ 000000000]
sext_ln1192_10     (sext          ) [ 000000000]
sub_ln1192_1       (sub           ) [ 010001000]
p_1                (call          ) [ 010001000]
r_V_21             (mul           ) [ 000000000]
trunc_ln708_10     (partselect    ) [ 010001000]
p_2                (call          ) [ 010001100]
sext_ln1118_17     (sext          ) [ 000000000]
r_V_24             (mul           ) [ 000000000]
trunc_ln708_12     (partselect    ) [ 010001000]
p_Val2_36          (call          ) [ 010001100]
add_ln703_2        (add           ) [ 010001000]
shl_ln             (bitconcatenate) [ 000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000]
sext_ln1118        (sext          ) [ 000000000]
sub_ln1193         (sub           ) [ 000000000]
ret_V_2            (add           ) [ 000000000]
sext_ln700         (sext          ) [ 000000000]
sext_ln700_1       (sext          ) [ 000000000]
mul_ln700          (mul           ) [ 010000100]
p_Val2_7           (call          ) [ 000000000]
sext_ln1192_2      (sext          ) [ 000000000]
sext_ln1192_3      (sext          ) [ 000000000]
ret_V_35           (sub           ) [ 000000000]
add_ln1192         (add           ) [ 010000100]
sext_ln1192_4      (sext          ) [ 000000000]
mul_ln1192_1       (mul           ) [ 000000000]
add_ln1192_4       (add           ) [ 000000000]
ret_V_36           (add           ) [ 000000000]
trunc_ln708_2      (partselect    ) [ 010000100]
p_Val2_12          (call          ) [ 000000000]
sext_ln703         (sext          ) [ 000000000]
ret_V_9            (add           ) [ 000000000]
sext_ln703_1       (sext          ) [ 000000000]
ret_V_11           (add           ) [ 000000000]
sext_ln1116_2      (sext          ) [ 000000000]
sext_ln1118_3      (sext          ) [ 000000000]
r_V_2              (mul           ) [ 010000100]
sext_ln1118_7      (sext          ) [ 000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000]
sext_ln1118_8      (sext          ) [ 000000000]
r_V_18             (add           ) [ 000000000]
sext_ln703_3       (sext          ) [ 000000000]
mul_ln703          (mul           ) [ 000000000]
sext_ln703_4       (sext          ) [ 000000000]
ret_V_39           (add           ) [ 010000100]
mul_ln728_1        (mul           ) [ 000000000]
rhs_V_2            (bitconcatenate) [ 000000000]
add_ln1192_16      (add           ) [ 000000000]
sext_ln1118_12     (sext          ) [ 000000000]
mul_ln728_2        (mul           ) [ 000000000]
tmp_5              (bitconcatenate) [ 000000000]
rhs_V_3            (sext          ) [ 000000000]
add_ln1192_17      (add           ) [ 010000100]
p_8                (call          ) [ 010000100]
p_9                (call          ) [ 000000000]
sext_ln1116_4      (sext          ) [ 000000000]
sext_ln1192_16     (sext          ) [ 000000000]
add_ln1192_22      (add           ) [ 000000000]
sext_ln1192_17     (sext          ) [ 000000000]
mul_ln1192_10      (mul           ) [ 000000000]
ret_V_21           (add           ) [ 010000100]
r_V_20             (mul           ) [ 000000000]
sext_ln1118_15     (sext          ) [ 000000000]
lhs_V_6            (bitconcatenate) [ 000000000]
sext_ln728_6       (sext          ) [ 000000000]
ret_V_46           (add           ) [ 000000000]
p_Val2_25          (call          ) [ 000000000]
tmp_9              (bitconcatenate) [ 000000000]
sext_ln1192_18     (sext          ) [ 000000000]
ret_V_47           (add           ) [ 000000000]
ret_V_25           (add           ) [ 010000100]
sext_ln708         (sext          ) [ 000000000]
sext_ln700_4       (sext          ) [ 000000000]
sext_ln700_2       (sext          ) [ 000000000]
mul_ln700_1        (mul           ) [ 010000010]
ret_V_13           (add           ) [ 000000000]
sext_ln1118_9      (sext          ) [ 000000000]
sext_ln1118_11     (sext          ) [ 000000000]
r_V_4              (mul           ) [ 010000010]
sext_ln728_4       (sext          ) [ 000000000]
mul_ln728_3        (mul           ) [ 000000000]
tmp_6              (bitconcatenate) [ 000000000]
rhs_V_4            (sext          ) [ 000000000]
add_ln1192_19      (add           ) [ 000000000]
ret_V_43           (add           ) [ 000000000]
trunc_ln708_9      (partselect    ) [ 010000011]
sext_ln1192_11     (sext          ) [ 000000000]
sext_ln1192_12     (sext          ) [ 000000000]
mul_ln1192_7       (mul           ) [ 000000000]
ret_V_48           (add           ) [ 000000000]
trunc_ln708_6      (partselect    ) [ 010000011]
p_Val2_30          (call          ) [ 010000010]
sext_ln1116_5      (sext          ) [ 000000000]
r_V_23             (mul           ) [ 010000010]
p_Val2_34          (call          ) [ 000000000]
sext_ln703_5       (sext          ) [ 000000000]
sext_ln703_6       (sext          ) [ 000000000]
ret_V_50           (sub           ) [ 010000010]
p_0                (call          ) [ 010000011]
p_Val2_10          (call          ) [ 000000000]
tmp_4              (bitconcatenate) [ 000000000]
rhs_V              (sext          ) [ 000000000]
ret_V_37           (sub           ) [ 000000000]
trunc_ln708_3      (partselect    ) [ 010000001]
sext_ln1192_5      (sext          ) [ 000000000]
sext_ln1192_6      (sext          ) [ 000000000]
mul_ln1192_3       (mul           ) [ 010000001]
sext_ln1253        (sext          ) [ 000000000]
r_V_22             (sub           ) [ 000000000]
sext_ln1118_16     (sext          ) [ 000000000]
tmp_7              (bitconcatenate) [ 000000000]
sext_ln700_5       (sext          ) [ 000000000]
ret_V_27           (add           ) [ 000000000]
sext_ln703_7       (sext          ) [ 000000000]
ret_V_31           (add           ) [ 000000000]
sext_ln1118_18     (sext          ) [ 000000000]
sext_ln1118_19     (sext          ) [ 000000000]
r_V_16             (mul           ) [ 010000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln32 (specinterface ) [ 000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000]
write_ln50         (write         ) [ 000000000]
ret_V_40           (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
sext_ln708_1       (sext          ) [ 000000000]
write_ln51         (write         ) [ 000000000]
write_ln52         (write         ) [ 000000000]
write_ln53         (write         ) [ 000000000]
sext_ln1192_13     (sext          ) [ 000000000]
sext_ln1192_14     (sext          ) [ 000000000]
mul_ln1192_9       (mul           ) [ 000000000]
ret_V_51           (add           ) [ 000000000]
tmp_10             (partselect    ) [ 000000000]
sext_ln708_2       (sext          ) [ 000000000]
write_ln54         (write         ) [ 000000000]
ret_ln56           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i15.i11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i25.i20"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i26.i20"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i22.i20"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i11.i50"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1004" name="x_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="256" slack="0"/>
<pin id="238" dir="0" index="1" bw="256" slack="0"/>
<pin id="239" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln50_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="1"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln51_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln52_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="2"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln53_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="16" slack="2"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln54_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="15" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_operator_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_operator_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="1"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_operator_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="0" index="2" bw="11" slack="0"/>
<pin id="295" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_24/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_operator_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_operator_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="2"/>
<pin id="308" dir="0" index="2" bw="11" slack="0"/>
<pin id="309" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_operator_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_operator_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_operator_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="11" slack="0"/>
<pin id="330" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_36/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_operator_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="1"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_operator_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="3"/>
<pin id="343" dir="0" index="2" bw="11" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_operator_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="1"/>
<pin id="350" dir="0" index="2" bw="11" slack="0"/>
<pin id="351" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_operator_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="1"/>
<pin id="357" dir="0" index="2" bw="11" slack="0"/>
<pin id="358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_operator_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="1"/>
<pin id="364" dir="0" index="2" bw="11" slack="0"/>
<pin id="365" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_25/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_operator_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="15" slack="0"/>
<pin id="371" dir="0" index="2" bw="11" slack="0"/>
<pin id="372" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_30/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_operator_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="1"/>
<pin id="378" dir="0" index="2" bw="11" slack="0"/>
<pin id="379" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_34/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_operator_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="0" index="2" bw="11" slack="0"/>
<pin id="386" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_operator_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="1"/>
<pin id="392" dir="0" index="2" bw="11" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Val2_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="256" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_Val2_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="256" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1265_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Val2_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="256" slack="0"/>
<pin id="423" dir="0" index="2" bw="9" slack="0"/>
<pin id="424" dir="0" index="3" bw="9" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Val2_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="256" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="0" index="3" bw="8" slack="0"/>
<pin id="435" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="256" slack="0"/>
<pin id="443" dir="0" index="2" bw="9" slack="0"/>
<pin id="444" dir="0" index="3" bw="9" slack="0"/>
<pin id="445" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln728_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_8_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="0"/>
<pin id="456" dir="0" index="1" bw="256" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="ret_V_41_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="26" slack="0"/>
<pin id="466" dir="0" index="1" bw="22" slack="0"/>
<pin id="467" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln708_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="26" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="r_V_8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lhs_V_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln728_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln727_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="lhs_V_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="26" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="1"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="26" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="r_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="lhs_V_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="26" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="1"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln1192_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="26" slack="1"/>
<pin id="521" dir="0" index="1" bw="26" slack="0"/>
<pin id="522" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="rhs_V_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="26" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="1"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln1192_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="26" slack="0"/>
<pin id="533" dir="0" index="1" bw="26" slack="0"/>
<pin id="534" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ret_V_38_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="26" slack="0"/>
<pin id="539" dir="0" index="1" bw="22" slack="0"/>
<pin id="540" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln708_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="26" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln1118_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="26" slack="0"/>
<pin id="555" dir="0" index="1" bw="15" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1118_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln1192_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="26" slack="0"/>
<pin id="562" dir="0" index="1" bw="19" slack="0"/>
<pin id="563" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln708_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="26" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1116_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="27" slack="1"/>
<pin id="578" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="r_V_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="27" slack="0"/>
<pin id="581" dir="0" index="1" bw="27" slack="0"/>
<pin id="582" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln700_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="mul_ln700_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="13" slack="0"/>
<pin id="591" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="36" slack="0"/>
<pin id="596" dir="0" index="1" bw="26" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln700_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="36" slack="0"/>
<pin id="603" dir="0" index="1" bw="36" slack="0"/>
<pin id="604" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="rhs_V_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="36" slack="0"/>
<pin id="609" dir="0" index="1" bw="26" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="ret_V_44_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="36" slack="0"/>
<pin id="616" dir="0" index="1" bw="36" slack="0"/>
<pin id="617" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln708_s_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="36" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln1192_30_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="26" slack="0"/>
<pin id="632" dir="0" index="1" bw="22" slack="0"/>
<pin id="633" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln1192_28_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="26" slack="0"/>
<pin id="638" dir="0" index="1" bw="26" slack="0"/>
<pin id="639" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln708_11_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="26" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="0" index="3" bw="6" slack="0"/>
<pin id="647" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln708_13_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="26" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln1192_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="2"/>
<pin id="663" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln1192_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="mul_ln1192_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="lhs_V_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="36" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="2"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ret_V_34_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="36" slack="0"/>
<pin id="682" dir="0" index="1" bw="36" slack="0"/>
<pin id="683" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln708_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="36" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="0" index="3" bw="7" slack="0"/>
<pin id="691" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="rhs_V_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="2"/>
<pin id="698" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln1118_6_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="2"/>
<pin id="701" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln1192_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1118_14_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="52" slack="1"/>
<pin id="708" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="r_V_19_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="52" slack="0"/>
<pin id="711" dir="0" index="1" bw="13" slack="0"/>
<pin id="712" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln708_8_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="56" slack="0"/>
<pin id="718" dir="0" index="2" bw="7" slack="0"/>
<pin id="719" dir="0" index="3" bw="7" slack="0"/>
<pin id="720" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln703_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="2"/>
<pin id="727" dir="0" index="1" bw="11" slack="0"/>
<pin id="728" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="ret_V_45_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="2"/>
<pin id="732" dir="0" index="1" bw="16" slack="0"/>
<pin id="733" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln703_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="2"/>
<pin id="737" dir="0" index="1" bw="16" slack="2"/>
<pin id="738" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1116_6_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="26" slack="1"/>
<pin id="741" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_V_14_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="26" slack="0"/>
<pin id="744" dir="0" index="1" bw="26" slack="0"/>
<pin id="745" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lhs_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="3"/>
<pin id="750" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="ret_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="11" slack="0"/>
<pin id="754" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln1118_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="17" slack="0"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln1118_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="17" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1116_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="0"/>
<pin id="767" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln1118_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="3"/>
<pin id="771" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln1118_10_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="3"/>
<pin id="774" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln1192_8_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="27" slack="1"/>
<pin id="777" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln1192_9_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="24" slack="1"/>
<pin id="780" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="mul_ln1192_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="27" slack="0"/>
<pin id="783" dir="0" index="1" bw="24" slack="0"/>
<pin id="784" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="lhs_V_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="45" slack="0"/>
<pin id="789" dir="0" index="1" bw="25" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1192_10_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="45" slack="0"/>
<pin id="796" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sub_ln1192_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="45" slack="0"/>
<pin id="800" dir="0" index="1" bw="46" slack="0"/>
<pin id="801" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln708_10_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="0"/>
<pin id="806" dir="0" index="1" bw="25" slack="0"/>
<pin id="807" dir="0" index="2" bw="5" slack="0"/>
<pin id="808" dir="0" index="3" bw="6" slack="0"/>
<pin id="809" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln1118_17_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="51" slack="1"/>
<pin id="815" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="r_V_24_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="51" slack="0"/>
<pin id="818" dir="0" index="1" bw="14" slack="0"/>
<pin id="819" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln708_12_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="0" index="1" bw="56" slack="0"/>
<pin id="825" dir="0" index="2" bw="7" slack="0"/>
<pin id="826" dir="0" index="3" bw="7" slack="0"/>
<pin id="827" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln703_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="3"/>
<pin id="834" dir="0" index="1" bw="12" slack="0"/>
<pin id="835" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="shl_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="39" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="1"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="shl_ln1118_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="33" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="1"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln1118_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="33" slack="0"/>
<pin id="853" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sub_ln1193_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="33" slack="0"/>
<pin id="857" dir="0" index="1" bw="39" slack="0"/>
<pin id="858" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="ret_V_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="39" slack="0"/>
<pin id="863" dir="0" index="1" bw="30" slack="0"/>
<pin id="864" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln700_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="39" slack="0"/>
<pin id="869" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln700_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="22" slack="1"/>
<pin id="873" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="mul_ln700_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="22" slack="0"/>
<pin id="876" dir="0" index="1" bw="39" slack="0"/>
<pin id="877" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln1192_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="4"/>
<pin id="882" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln1192_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="0"/>
<pin id="885" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="ret_V_35_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="0"/>
<pin id="889" dir="0" index="1" bw="16" slack="0"/>
<pin id="890" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln1192_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="17" slack="0"/>
<pin id="895" dir="0" index="1" bw="13" slack="0"/>
<pin id="896" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln1192_4_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="4"/>
<pin id="901" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="ret_V_36_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="26" slack="0"/>
<pin id="904" dir="0" index="1" bw="21" slack="0"/>
<pin id="905" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln708_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="26" slack="0"/>
<pin id="910" dir="0" index="2" bw="5" slack="0"/>
<pin id="911" dir="0" index="3" bw="6" slack="0"/>
<pin id="912" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln703_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln703_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="1"/>
<pin id="923" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="ret_V_11_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="0"/>
<pin id="926" dir="0" index="1" bw="11" slack="0"/>
<pin id="927" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sext_ln1118_3_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="12" slack="0"/>
<pin id="932" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln1118_7_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="4"/>
<pin id="936" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="shl_ln1118_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="21" slack="0"/>
<pin id="939" dir="0" index="1" bw="16" slack="4"/>
<pin id="940" dir="0" index="2" bw="1" slack="0"/>
<pin id="941" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1118_8_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="21" slack="0"/>
<pin id="946" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="r_V_18_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="0" index="1" bw="21" slack="0"/>
<pin id="951" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_18/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln703_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="1"/>
<pin id="956" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="rhs_V_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="46" slack="0"/>
<pin id="959" dir="0" index="1" bw="26" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln1192_16_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="46" slack="1"/>
<pin id="966" dir="0" index="1" bw="46" slack="0"/>
<pin id="967" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln1118_12_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="1"/>
<pin id="971" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_5_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="42" slack="0"/>
<pin id="974" dir="0" index="1" bw="22" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="rhs_V_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="42" slack="0"/>
<pin id="981" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln1192_17_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="46" slack="0"/>
<pin id="985" dir="0" index="1" bw="42" slack="0"/>
<pin id="986" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln1116_4_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln1192_16_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="1"/>
<pin id="995" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="lhs_V_6_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="27" slack="0"/>
<pin id="998" dir="0" index="1" bw="17" slack="2"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln728_6_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="27" slack="0"/>
<pin id="1005" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_9_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="21" slack="0"/>
<pin id="1009" dir="0" index="1" bw="11" slack="0"/>
<pin id="1010" dir="0" index="2" bw="1" slack="0"/>
<pin id="1011" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1192_18_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="21" slack="0"/>
<pin id="1017" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="ret_V_47_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="28" slack="0"/>
<pin id="1021" dir="0" index="1" bw="21" slack="0"/>
<pin id="1022" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_47/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="ret_V_25_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="28" slack="0"/>
<pin id="1026" dir="0" index="1" bw="23" slack="0"/>
<pin id="1027" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/5 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln708_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="15" slack="1"/>
<pin id="1032" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln700_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="60" slack="1"/>
<pin id="1036" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sext_ln700_2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="17" slack="1"/>
<pin id="1039" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="mul_ln700_1_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="17" slack="0"/>
<pin id="1042" dir="0" index="1" bw="60" slack="0"/>
<pin id="1043" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="ret_V_13_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="22" slack="1"/>
<pin id="1048" dir="0" index="1" bw="18" slack="0"/>
<pin id="1049" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln1118_9_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="25" slack="1"/>
<pin id="1053" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sext_ln1118_11_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="22" slack="0"/>
<pin id="1056" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_V_4_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="25" slack="0"/>
<pin id="1060" dir="0" index="1" bw="22" slack="0"/>
<pin id="1061" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/6 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sext_ln728_4_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="11" slack="1"/>
<pin id="1066" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_6_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="42" slack="0"/>
<pin id="1069" dir="0" index="1" bw="22" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="rhs_V_4_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="42" slack="0"/>
<pin id="1076" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln1192_19_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="46" slack="1"/>
<pin id="1080" dir="0" index="1" bw="42" slack="0"/>
<pin id="1081" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="ret_V_43_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="46" slack="0"/>
<pin id="1085" dir="0" index="1" bw="41" slack="0"/>
<pin id="1086" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="trunc_ln708_9_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="16" slack="0"/>
<pin id="1091" dir="0" index="1" bw="46" slack="0"/>
<pin id="1092" dir="0" index="2" bw="6" slack="0"/>
<pin id="1093" dir="0" index="3" bw="7" slack="0"/>
<pin id="1094" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/6 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sext_ln1192_11_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="20" slack="1"/>
<pin id="1101" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln1192_12_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="28" slack="1"/>
<pin id="1104" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="mul_ln1192_7_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="20" slack="0"/>
<pin id="1107" dir="0" index="1" bw="28" slack="0"/>
<pin id="1108" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="ret_V_48_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="46" slack="0"/>
<pin id="1113" dir="0" index="1" bw="41" slack="0"/>
<pin id="1114" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln708_6_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="0"/>
<pin id="1119" dir="0" index="1" bw="46" slack="0"/>
<pin id="1120" dir="0" index="2" bw="6" slack="0"/>
<pin id="1121" dir="0" index="3" bw="7" slack="0"/>
<pin id="1122" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1116_5_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="2"/>
<pin id="1129" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln703_5_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="11" slack="0"/>
<pin id="1132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln703_6_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="11" slack="2"/>
<pin id="1136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="ret_V_50_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="0"/>
<pin id="1139" dir="0" index="1" bw="11" slack="0"/>
<pin id="1140" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_50/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_4_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="61" slack="0"/>
<pin id="1145" dir="0" index="1" bw="11" slack="0"/>
<pin id="1146" dir="0" index="2" bw="1" slack="0"/>
<pin id="1147" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="rhs_V_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="61" slack="0"/>
<pin id="1153" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="ret_V_37_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="66" slack="1"/>
<pin id="1157" dir="0" index="1" bw="61" slack="0"/>
<pin id="1158" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/7 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="trunc_ln708_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="0"/>
<pin id="1162" dir="0" index="1" bw="66" slack="0"/>
<pin id="1163" dir="0" index="2" bw="7" slack="0"/>
<pin id="1164" dir="0" index="3" bw="8" slack="0"/>
<pin id="1165" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sext_ln1192_5_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="47" slack="1"/>
<pin id="1172" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/7 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln1192_6_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="11" slack="3"/>
<pin id="1175" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="mul_ln1192_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="11" slack="0"/>
<pin id="1178" dir="0" index="1" bw="47" slack="0"/>
<pin id="1179" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1253_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="r_V_22_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="11" slack="0"/>
<pin id="1188" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sext_ln1118_16_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="22" slack="1"/>
<pin id="1193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_7_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="22" slack="0"/>
<pin id="1196" dir="0" index="1" bw="12" slack="0"/>
<pin id="1197" dir="0" index="2" bw="1" slack="0"/>
<pin id="1198" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sext_ln700_5_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="22" slack="0"/>
<pin id="1204" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/7 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln703_7_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="12" slack="1"/>
<pin id="1208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="ret_V_31_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="12" slack="0"/>
<pin id="1211" dir="0" index="1" bw="9" slack="0"/>
<pin id="1212" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/7 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sext_ln1118_19_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="13" slack="0"/>
<pin id="1217" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/7 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="ret_V_40_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="54" slack="1"/>
<pin id="1221" dir="0" index="1" bw="51" slack="0"/>
<pin id="1222" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/8 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="14" slack="0"/>
<pin id="1226" dir="0" index="1" bw="54" slack="0"/>
<pin id="1227" dir="0" index="2" bw="7" slack="0"/>
<pin id="1228" dir="0" index="3" bw="7" slack="0"/>
<pin id="1229" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln708_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="14" slack="0"/>
<pin id="1236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="sext_ln1192_13_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="36" slack="1"/>
<pin id="1241" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/8 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1192_14_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="11" slack="2"/>
<pin id="1244" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="mul_ln1192_9_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="0"/>
<pin id="1247" dir="0" index="1" bw="36" slack="0"/>
<pin id="1248" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="ret_V_51_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="45" slack="0"/>
<pin id="1253" dir="0" index="1" bw="41" slack="0"/>
<pin id="1254" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_51/8 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_10_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="15" slack="0"/>
<pin id="1259" dir="0" index="1" bw="45" slack="0"/>
<pin id="1260" dir="0" index="2" bw="6" slack="0"/>
<pin id="1261" dir="0" index="3" bw="7" slack="0"/>
<pin id="1262" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="sext_ln708_2_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="15" slack="0"/>
<pin id="1269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/8 "/>
</bind>
</comp>

<comp id="1272" class="1007" name="mul_ln1192_4_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="16" slack="0"/>
<pin id="1274" dir="0" index="1" bw="16" slack="0"/>
<pin id="1275" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/1 "/>
</bind>
</comp>

<comp id="1279" class="1007" name="grp_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="0" index="1" bw="16" slack="0"/>
<pin id="1282" dir="0" index="2" bw="27" slack="0"/>
<pin id="1283" dir="0" index="3" bw="27" slack="0"/>
<pin id="1284" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193_2/1 sext_ln1193_1/1 ret_V_42/1 ret_V_18/1 "/>
</bind>
</comp>

<comp id="1289" class="1007" name="r_V_9_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="0" index="1" bw="16" slack="0"/>
<pin id="1292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="1295" class="1007" name="grp_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="0"/>
<pin id="1297" dir="0" index="1" bw="26" slack="0"/>
<pin id="1298" dir="0" index="2" bw="26" slack="0"/>
<pin id="1299" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_33/2 "/>
</bind>
</comp>

<comp id="1304" class="1007" name="r_V_1_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="0"/>
<pin id="1306" dir="0" index="1" bw="16" slack="0"/>
<pin id="1307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="1310" class="1007" name="mul_ln700_3_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="0"/>
<pin id="1312" dir="0" index="1" bw="26" slack="0"/>
<pin id="1313" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/2 "/>
</bind>
</comp>

<comp id="1317" class="1007" name="mul_ln728_4_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="16" slack="0"/>
<pin id="1319" dir="0" index="1" bw="26" slack="0"/>
<pin id="1320" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1324" class="1007" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="16" slack="0"/>
<pin id="1326" dir="0" index="1" bw="26" slack="0"/>
<pin id="1327" dir="0" index="2" bw="26" slack="0"/>
<pin id="1328" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/2 ret_V_28/2 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="grp_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="0"/>
<pin id="1334" dir="0" index="1" bw="16" slack="0"/>
<pin id="1335" dir="0" index="2" bw="26" slack="0"/>
<pin id="1336" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_49/2 "/>
</bind>
</comp>

<comp id="1341" class="1007" name="r_V_5_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="0"/>
<pin id="1343" dir="0" index="1" bw="27" slack="0"/>
<pin id="1344" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="1347" class="1007" name="grp_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="0"/>
<pin id="1349" dir="0" index="1" bw="11" slack="0"/>
<pin id="1350" dir="0" index="2" bw="24" slack="0"/>
<pin id="1351" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_15/3 sext_ln1192_15/3 ret_V_16/3 "/>
</bind>
</comp>

<comp id="1355" class="1007" name="mul_ln1118_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="17" slack="0"/>
<pin id="1357" dir="0" index="1" bw="17" slack="0"/>
<pin id="1358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="1361" class="1007" name="grp_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="0"/>
<pin id="1363" dir="0" index="1" bw="11" slack="0"/>
<pin id="1364" dir="0" index="2" bw="22" slack="0"/>
<pin id="1365" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_17/4 ret_V_4/4 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="mul_ln1192_2_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="3"/>
<pin id="1371" dir="0" index="1" bw="26" slack="0"/>
<pin id="1372" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/4 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="mul_ln728_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="0"/>
<pin id="1376" dir="0" index="1" bw="25" slack="0"/>
<pin id="1377" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/4 "/>
</bind>
</comp>

<comp id="1381" class="1007" name="r_V_21_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="16" slack="0"/>
<pin id="1383" dir="0" index="1" bw="25" slack="0"/>
<pin id="1384" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="1388" class="1007" name="grp_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="16" slack="0"/>
<pin id="1390" dir="0" index="1" bw="26" slack="0"/>
<pin id="1391" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1392" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1396" class="1007" name="grp_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="11" slack="0"/>
<pin id="1398" dir="0" index="1" bw="13" slack="0"/>
<pin id="1399" dir="0" index="2" bw="12" slack="0"/>
<pin id="1400" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_9/5 sext_ln1116_2/5 r_V_2/5 "/>
</bind>
</comp>

<comp id="1404" class="1007" name="grp_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="0"/>
<pin id="1406" dir="0" index="1" bw="21" slack="0"/>
<pin id="1407" dir="0" index="2" bw="22" slack="0"/>
<pin id="1408" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/5 sext_ln703_4/5 ret_V_39/5 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="mul_ln728_1_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="4"/>
<pin id="1414" dir="0" index="1" bw="26" slack="0"/>
<pin id="1415" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/5 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="mul_ln728_2_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="11" slack="0"/>
<pin id="1420" dir="0" index="1" bw="22" slack="0"/>
<pin id="1421" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/5 "/>
</bind>
</comp>

<comp id="1425" class="1007" name="grp_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="11" slack="0"/>
<pin id="1427" dir="0" index="1" bw="11" slack="0"/>
<pin id="1428" dir="0" index="2" bw="20" slack="0"/>
<pin id="1429" dir="0" index="3" bw="20" slack="0"/>
<pin id="1430" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/5 sext_ln1192_17/5 mul_ln1192_10/5 ret_V_21/5 "/>
</bind>
</comp>

<comp id="1435" class="1007" name="grp_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="11" slack="0"/>
<pin id="1437" dir="0" index="1" bw="11" slack="0"/>
<pin id="1438" dir="0" index="2" bw="27" slack="0"/>
<pin id="1439" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_20/5 sext_ln1118_15/5 ret_V_46/5 "/>
</bind>
</comp>

<comp id="1444" class="1007" name="mul_ln728_3_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="11" slack="0"/>
<pin id="1446" dir="0" index="1" bw="22" slack="0"/>
<pin id="1447" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/6 "/>
</bind>
</comp>

<comp id="1451" class="1007" name="r_V_23_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="11" slack="0"/>
<pin id="1453" dir="0" index="1" bw="11" slack="0"/>
<pin id="1454" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1457" class="1007" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="22" slack="0"/>
<pin id="1459" dir="0" index="1" bw="22" slack="0"/>
<pin id="1460" dir="0" index="2" bw="13" slack="0"/>
<pin id="1461" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_27/7 sext_ln1118_18/7 r_V_16/7 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="p_Val2_s_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="16" slack="2"/>
<pin id="1467" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1472" class="1005" name="p_Val2_2_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="p_Val2_1_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="16" slack="1"/>
<pin id="1482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_4_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="1"/>
<pin id="1491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="p_Val2_5_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="16" slack="1"/>
<pin id="1497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="sext_ln728_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="26" slack="3"/>
<pin id="1510" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="mul_ln1192_4_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="26" slack="1"/>
<pin id="1516" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="tmp_8_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="15" slack="1"/>
<pin id="1521" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="trunc_ln708_7_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="1"/>
<pin id="1526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="lhs_V_5_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="17" slack="2"/>
<pin id="1531" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="ret_V_18_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="27" slack="1"/>
<pin id="1536" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="r_V_9_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="1"/>
<pin id="1541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="trunc_ln_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="1"/>
<pin id="1546" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1549" class="1005" name="r_V_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="1"/>
<pin id="1551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="trunc_ln708_4_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="1"/>
<pin id="1556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="trunc_ln708_5_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="1"/>
<pin id="1561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="r_V_6_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="52" slack="1"/>
<pin id="1566" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="trunc_ln708_s_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="16" slack="1"/>
<pin id="1571" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1574" class="1005" name="trunc_ln708_11_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="16" slack="1"/>
<pin id="1576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="ret_V_28_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="26" slack="1"/>
<pin id="1581" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_28 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="trunc_ln708_13_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="16" slack="1"/>
<pin id="1586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="trunc_ln708_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="1"/>
<pin id="1591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="r_V_5_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="27" slack="1"/>
<pin id="1596" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="ret_V_16_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="24" slack="1"/>
<pin id="1601" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="trunc_ln708_8_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="16" slack="1"/>
<pin id="1606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="add_ln703_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="16" slack="1"/>
<pin id="1611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="ret_V_45_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="17" slack="2"/>
<pin id="1616" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_45 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="add_ln703_1_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="16" slack="1"/>
<pin id="1621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="r_V_14_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="51" slack="1"/>
<pin id="1626" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="mul_ln1118_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="1"/>
<pin id="1631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="ret_V_4_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="22" slack="1"/>
<pin id="1637" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="mul_ln1192_2_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="26" slack="1"/>
<pin id="1642" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="p_Val2_s_24_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="11" slack="1"/>
<pin id="1647" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_24 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="p_5_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="11" slack="1"/>
<pin id="1652" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="p_6_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="11" slack="1"/>
<pin id="1657" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="sub_ln1192_1_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="46" slack="1"/>
<pin id="1663" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_1 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="p_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="11" slack="1"/>
<pin id="1668" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="trunc_ln708_10_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="15" slack="1"/>
<pin id="1673" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="p_2_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="11" slack="2"/>
<pin id="1678" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="trunc_ln708_12_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="16" slack="1"/>
<pin id="1683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="p_Val2_36_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="11" slack="2"/>
<pin id="1688" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_36 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="add_ln703_2_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="16" slack="1"/>
<pin id="1693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="mul_ln700_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="60" slack="1"/>
<pin id="1698" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="add_ln1192_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="17" slack="1"/>
<pin id="1703" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="trunc_ln708_2_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="16" slack="1"/>
<pin id="1708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="r_V_2_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="25" slack="1"/>
<pin id="1713" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="ret_V_39_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="22" slack="1"/>
<pin id="1718" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="add_ln1192_17_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="46" slack="1"/>
<pin id="1723" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="p_8_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="11" slack="1"/>
<pin id="1728" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="ret_V_21_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="20" slack="1"/>
<pin id="1733" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="ret_V_25_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="28" slack="1"/>
<pin id="1738" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="mul_ln700_1_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="66" slack="1"/>
<pin id="1743" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="r_V_4_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="49" slack="1"/>
<pin id="1748" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="trunc_ln708_9_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="16" slack="2"/>
<pin id="1753" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="trunc_ln708_6_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="16" slack="2"/>
<pin id="1758" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="p_Val2_30_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="11" slack="1"/>
<pin id="1763" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="r_V_23_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="22" slack="1"/>
<pin id="1768" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="ret_V_50_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="12" slack="1"/>
<pin id="1773" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_50 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="p_0_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="11" slack="2"/>
<pin id="1778" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="trunc_ln708_3_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="16" slack="1"/>
<pin id="1783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="mul_ln1192_3_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="54" slack="1"/>
<pin id="1788" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="r_V_16_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="37" slack="1"/>
<pin id="1793" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="240"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="222" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="222" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="222" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="222" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="222" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="16" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="236" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="236" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="22" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="24" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="16" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="236" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="16" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="236" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="236" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="34" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="36" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="396" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="236" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="22" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="46" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="420" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="420" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="44" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="519" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="44" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="46" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="48" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="44" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="48" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="74" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="588" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="74" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="601" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="607" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="78" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="80" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="553" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="493" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="44" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="46" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="48" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="658"><net_src comp="44" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="92" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="94" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="667" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="673" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="78" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="80" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="82" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="705"><net_src comp="277" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="100" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="102" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="104" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="106" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="696" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="110" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="751" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="284" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="118" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="94" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="797"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="781" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="122" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="46" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="812"><net_src comp="124" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="126" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="828"><net_src comp="102" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="104" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="106" pin="0"/><net_sink comp="822" pin=3"/></net>

<net id="836"><net_src comp="128" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="130" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="132" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="134" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="136" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="854"><net_src comp="844" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="837" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="138" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="867" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="333" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="880" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="140" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="906"><net_src comp="144" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="913"><net_src comp="44" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="902" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="46" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="48" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="920"><net_src comp="340" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="148" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="942"><net_src comp="150" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="152" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="947"><net_src comp="937" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="934" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="962"><net_src comp="158" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="94" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="977"><net_src comp="162" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="94" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="982"><net_src comp="972" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="964" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="354" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="1001"><net_src comp="168" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="56" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1006"><net_src comp="996" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="170" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="361" pin="3"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="56" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1018"><net_src comp="1007" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="172" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1030" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="174" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1051" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1072"><net_src comp="162" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="94" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1077"><net_src comp="1067" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="1078" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="176" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1095"><net_src comp="178" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="180" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1098"><net_src comp="182" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1102" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="184" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1123"><net_src comp="178" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="180" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1126"><net_src comp="182" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1133"><net_src comp="375" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1141"><net_src comp="1130" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="186" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="389" pin="3"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="188" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1154"><net_src comp="1143" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1159"><net_src comp="1151" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="190" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1168"><net_src comp="192" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1169"><net_src comp="194" pin="0"/><net_sink comp="1160" pin=3"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1170" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1189"><net_src comp="196" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1199"><net_src comp="198" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1185" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="56" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1205"><net_src comp="1194" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1213"><net_src comp="1206" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="200" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1218"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1223"><net_src comp="224" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1230"><net_src comp="226" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1219" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="104" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="228" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1237"><net_src comp="1224" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1239" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="230" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1263"><net_src comp="232" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1265"><net_src comp="180" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1266"><net_src comp="234" pin="0"/><net_sink comp="1257" pin=3"/></net>

<net id="1270"><net_src comp="1257" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1276"><net_src comp="450" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="450" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1278"><net_src comp="1272" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="1285"><net_src comp="483" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="416" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1287"><net_src comp="50" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1288"><net_src comp="52" pin="0"/><net_sink comp="1279" pin=3"/></net>

<net id="1293"><net_src comp="479" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="479" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1300"><net_src comp="487" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="58" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="493" pin="3"/><net_sink comp="1295" pin=2"/></net>

<net id="1303"><net_src comp="1295" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="1308"><net_src comp="509" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="509" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="490" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="72" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1316"><net_src comp="1310" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="1321"><net_src comp="487" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="76" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1323"><net_src comp="1317" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="1329"><net_src comp="490" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="86" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="88" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1337"><net_src comp="487" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1338"><net_src comp="487" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1339"><net_src comp="90" pin="0"/><net_sink comp="1332" pin=2"/></net>

<net id="1340"><net_src comp="1332" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="1345"><net_src comp="699" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="96" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1352"><net_src comp="696" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="702" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1354"><net_src comp="98" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1359"><net_src comp="757" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="761" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1366"><net_src comp="765" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="765" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="112" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1373"><net_src comp="114" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1378"><net_src comp="772" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="116" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1380"><net_src comp="1374" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="1385"><net_src comp="769" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="120" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1387"><net_src comp="1381" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="1393"><net_src comp="899" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="142" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="1388" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="1401"><net_src comp="917" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="146" pin="0"/><net_sink comp="1396" pin=1"/></net>

<net id="1403"><net_src comp="930" pin="1"/><net_sink comp="1396" pin=2"/></net>

<net id="1409"><net_src comp="954" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="154" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1411"><net_src comp="948" pin="2"/><net_sink comp="1404" pin=2"/></net>

<net id="1416"><net_src comp="156" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1417"><net_src comp="1412" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="1422"><net_src comp="969" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="160" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1424"><net_src comp="1418" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="1431"><net_src comp="989" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="993" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1433"><net_src comp="164" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1434"><net_src comp="166" pin="0"/><net_sink comp="1425" pin=3"/></net>

<net id="1440"><net_src comp="969" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1441"><net_src comp="969" pin="1"/><net_sink comp="1435" pin=1"/></net>

<net id="1442"><net_src comp="1003" pin="1"/><net_sink comp="1435" pin=2"/></net>

<net id="1443"><net_src comp="1435" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1448"><net_src comp="1064" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1449"><net_src comp="160" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1450"><net_src comp="1444" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1455"><net_src comp="1127" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1127" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1462"><net_src comp="1191" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1202" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1215" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="1468"><net_src comp="396" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1475"><net_src comp="406" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1479"><net_src comp="1472" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1483"><net_src comp="420" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1487"><net_src comp="1480" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1488"><net_src comp="1480" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1492"><net_src comp="430" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1498"><net_src comp="440" pin="4"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1501"><net_src comp="1495" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1502"><net_src comp="1495" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1503"><net_src comp="1495" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1504"><net_src comp="1495" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1505"><net_src comp="1495" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1506"><net_src comp="1495" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1507"><net_src comp="1495" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1511"><net_src comp="450" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1517"><net_src comp="1272" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1522"><net_src comp="454" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1527"><net_src comp="469" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1532"><net_src comp="483" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1537"><net_src comp="1279" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1542"><net_src comp="1289" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1547"><net_src comp="500" pin="4"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1552"><net_src comp="1304" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1557"><net_src comp="543" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1562"><net_src comp="566" pin="4"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1567"><net_src comp="579" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1572"><net_src comp="620" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1577"><net_src comp="642" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1582"><net_src comp="1324" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1587"><net_src comp="652" pin="4"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1592"><net_src comp="686" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1597"><net_src comp="1341" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1602"><net_src comp="1347" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1607"><net_src comp="715" pin="4"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1612"><net_src comp="725" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1617"><net_src comp="730" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1622"><net_src comp="735" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1627"><net_src comp="742" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1632"><net_src comp="1355" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1638"><net_src comp="1361" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1643"><net_src comp="1369" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1648"><net_src comp="291" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1653"><net_src comp="298" pin="3"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1658"><net_src comp="305" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1660"><net_src comp="1655" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1664"><net_src comp="798" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1669"><net_src comp="312" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1674"><net_src comp="804" pin="4"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1679"><net_src comp="319" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1684"><net_src comp="822" pin="4"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1689"><net_src comp="326" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1694"><net_src comp="832" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1699"><net_src comp="874" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1704"><net_src comp="893" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1709"><net_src comp="907" pin="4"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1714"><net_src comp="1396" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1719"><net_src comp="1404" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1724"><net_src comp="983" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1729"><net_src comp="347" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1734"><net_src comp="1425" pin="4"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1739"><net_src comp="1024" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1744"><net_src comp="1040" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1749"><net_src comp="1058" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1754"><net_src comp="1089" pin="4"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1759"><net_src comp="1117" pin="4"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1764"><net_src comp="368" pin="3"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1769"><net_src comp="1451" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1774"><net_src comp="1137" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1779"><net_src comp="382" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1784"><net_src comp="1160" pin="4"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1789"><net_src comp="1176" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1794"><net_src comp="1457" pin="3"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {8 }
	Port: y_1_V | {8 }
	Port: y_2_V | {8 }
	Port: y_3_V | {8 }
	Port: y_4_V | {8 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sin_lut_samples_V | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln1265 : 1
		sext_ln728_1 : 1
		mul_ln1192_4 : 2
		ret_V_41 : 3
		trunc_ln708_7 : 4
		r_V_8 : 1
		lhs_V_5 : 1
		sub_ln1193_2 : 2
		sext_ln1193_1 : 3
		ret_V_42 : 4
		ret_V_18 : 5
		r_V_9 : 2
	State 2
		mul_ln1193 : 1
		ret_V_33 : 2
		trunc_ln : 3
		r_V_1 : 1
		add_ln1192_8 : 1
		sub_ln1192 : 2
		ret_V_38 : 3
		trunc_ln708_4 : 4
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		r_V_6 : 1
		mul_ln700_2 : 1
		mul_ln700_3 : 1
		shl_ln1 : 2
		add_ln700 : 3
		mul_ln728_4 : 1
		rhs_V_5 : 2
		ret_V_44 : 4
		trunc_ln708_s : 5
		add_ln1192_30 : 1
		add_ln1192_28 : 2
		trunc_ln708_11 : 3
		mul_ln703_1 : 1
		ret_V_28 : 2
		mul_ln1192_8 : 1
		ret_V_49 : 2
		trunc_ln708_13 : 3
	State 3
		mul_ln1192 : 1
		ret_V_34 : 2
		trunc_ln708_1 : 3
		r_V_5 : 1
		sext_ln1192_7 : 1
		add_ln1192_15 : 2
		sext_ln1192_15 : 3
		ret_V_16 : 4
		r_V_19 : 1
		trunc_ln708_8 : 2
		ret_V_45 : 1
		r_V_14 : 1
	State 4
		ret_V : 1
		sext_ln1118_1 : 2
		sext_ln1118_2 : 2
		mul_ln1118 : 3
		sext_ln1116 : 1
		r_V_17 : 2
		ret_V_4 : 3
		mul_ln1192_5 : 1
		mul_ln728 : 1
		lhs_V_4 : 2
		sext_ln1192_10 : 3
		sub_ln1192_1 : 4
		r_V_21 : 1
		trunc_ln708_10 : 2
		r_V_24 : 1
		trunc_ln708_12 : 2
	State 5
		sext_ln1118 : 1
		sub_ln1193 : 2
		ret_V_2 : 3
		sext_ln700 : 4
		mul_ln700 : 5
		sext_ln1192_3 : 1
		ret_V_35 : 2
		add_ln1192 : 3
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_36 : 3
		trunc_ln708_2 : 4
		sext_ln703 : 1
		ret_V_9 : 2
		ret_V_11 : 1
		sext_ln1116_2 : 3
		sext_ln1118_3 : 2
		r_V_2 : 4
		sext_ln1118_8 : 1
		r_V_18 : 2
		mul_ln703 : 1
		sext_ln703_4 : 2
		ret_V_39 : 3
		rhs_V_2 : 1
		add_ln1192_16 : 2
		mul_ln728_2 : 1
		tmp_5 : 2
		rhs_V_3 : 3
		add_ln1192_17 : 4
		sext_ln1116_4 : 1
		add_ln1192_22 : 2
		sext_ln1192_17 : 3
		mul_ln1192_10 : 4
		ret_V_21 : 5
		r_V_20 : 1
		sext_ln1118_15 : 2
		sext_ln728_6 : 1
		ret_V_46 : 3
		tmp_9 : 1
		sext_ln1192_18 : 2
		ret_V_47 : 4
		ret_V_25 : 5
		p_Val2_30 : 1
	State 6
		mul_ln700_1 : 1
		sext_ln1118_11 : 1
		r_V_4 : 2
		mul_ln728_3 : 1
		tmp_6 : 2
		rhs_V_4 : 3
		add_ln1192_19 : 4
		ret_V_43 : 5
		trunc_ln708_9 : 6
		mul_ln1192_7 : 1
		ret_V_48 : 2
		trunc_ln708_6 : 3
		r_V_23 : 1
		sext_ln703_5 : 1
		ret_V_50 : 2
	State 7
		tmp_4 : 1
		rhs_V : 2
		ret_V_37 : 3
		trunc_ln708_3 : 4
		mul_ln1192_3 : 1
		r_V_22 : 1
		tmp_7 : 2
		sext_ln700_5 : 3
		ret_V_27 : 4
		ret_V_31 : 1
		sext_ln1118_18 : 5
		sext_ln1118_19 : 2
		r_V_16 : 6
	State 8
		tmp : 1
		sext_ln708_1 : 2
		write_ln51 : 3
		mul_ln1192_9 : 1
		ret_V_51 : 2
		tmp_10 : 3
		sext_ln708_2 : 4
		write_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_operator_s_fu_277  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_284  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_291  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_298  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_305  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_312  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_319  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_326  |    0    |  0.603  |    10   |   126   |
|   call   |  grp_operator_s_fu_333  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_340  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_347  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_354  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_361  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_368  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_375  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_382  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_389  |    0    |  0.603  |    10   |   126   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     ret_V_41_fu_464     |    0    |    0    |    0    |    33   |
|          |   add_ln1192_8_fu_519   |    0    |    0    |    0    |    33   |
|          |     ret_V_38_fu_537     |    0    |    0    |    0    |    26   |
|          |   add_ln1192_7_fu_560   |    0    |    0    |    0    |    33   |
|          |     add_ln700_fu_601    |    0    |    0    |    0    |    26   |
|          |     ret_V_44_fu_614     |    0    |    0    |    0    |    26   |
|          |   add_ln1192_30_fu_630  |    0    |    0    |    0    |    26   |
|          |   add_ln1192_28_fu_636  |    0    |    0    |    0    |    26   |
|          |     ret_V_34_fu_680     |    0    |    0    |    0    |    43   |
|          |     add_ln703_fu_725    |    0    |    0    |    0    |    23   |
|          |     ret_V_45_fu_730     |    0    |    0    |    0    |    23   |
|          |    add_ln703_1_fu_735   |    0    |    0    |    0    |    23   |
|          |       ret_V_fu_751      |    0    |    0    |    0    |    23   |
|          |    add_ln703_2_fu_832   |    0    |    0    |    0    |    23   |
|    add   |      ret_V_2_fu_861     |    0    |    0    |    0    |    26   |
|          |    add_ln1192_fu_893    |    0    |    0    |    0    |    26   |
|          |     ret_V_36_fu_902     |    0    |    0    |    0    |    33   |
|          |     ret_V_11_fu_924     |    0    |    0    |    0    |    18   |
|          |      r_V_18_fu_948      |    0    |    0    |    0    |    28   |
|          |   add_ln1192_16_fu_964  |    0    |    0    |    0    |    26   |
|          |   add_ln1192_17_fu_983  |    0    |    0    |    0    |    26   |
|          |     ret_V_47_fu_1019    |    0    |    0    |    0    |    26   |
|          |     ret_V_25_fu_1024    |    0    |    0    |    0    |    26   |
|          |     ret_V_13_fu_1046    |    0    |    0    |    0    |    29   |
|          |  add_ln1192_19_fu_1078  |    0    |    0    |    0    |    26   |
|          |     ret_V_43_fu_1083    |    0    |    0    |    0    |    26   |
|          |     ret_V_48_fu_1111    |    0    |    0    |    0    |    53   |
|          |     ret_V_31_fu_1209    |    0    |    0    |    0    |    19   |
|          |     ret_V_40_fu_1219    |    0    |    0    |    0    |    61   |
|          |     ret_V_51_fu_1251    |    0    |    0    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       r_V_6_fu_579      |    2    |    0    |    0    |    45   |
|          |    mul_ln700_2_fu_588   |    2    |    0    |    0    |    20   |
|          |    mul_ln1192_fu_667    |    2    |    0    |    0    |    20   |
|          |      r_V_19_fu_709      |    3    |    0    |    0    |    29   |
|          |      r_V_14_fu_742      |    2    |    0    |    0    |    50   |
|          |   mul_ln1192_5_fu_781   |    2    |    0    |    0    |    45   |
|          |      r_V_24_fu_816      |    3    |    0    |    0    |    28   |
|          |     mul_ln700_fu_874    |    3    |    0    |    0    |    27   |
|          |   mul_ln700_1_fu_1040   |    3    |    0    |    0    |    37   |
|          |      r_V_4_fu_1058      |    2    |    0    |    0    |    52   |
|          |   mul_ln1192_7_fu_1105  |    2    |    0    |    0    |    40   |
|          |   mul_ln1192_3_fu_1176  |    3    |    0    |    0    |    21   |
|          |   mul_ln1192_9_fu_1245  |    2    |    0    |    0    |    24   |
|    mul   |   mul_ln1192_4_fu_1272  |    1    |    0    |    0    |    0    |
|          |      r_V_9_fu_1289      |    1    |    0    |    0    |    0    |
|          |      r_V_1_fu_1304      |    1    |    0    |    0    |    0    |
|          |   mul_ln700_3_fu_1310   |    1    |    0    |    0    |    0    |
|          |   mul_ln728_4_fu_1317   |    1    |    0    |    0    |    0    |
|          |      r_V_5_fu_1341      |    1    |    0    |    0    |    0    |
|          |    mul_ln1118_fu_1355   |    1    |    0    |    0    |    0    |
|          |   mul_ln1192_2_fu_1369  |    1    |    0    |    0    |    0    |
|          |    mul_ln728_fu_1374    |    1    |    0    |    0    |    0    |
|          |      r_V_21_fu_1381     |    1    |    0    |    0    |    0    |
|          |   mul_ln728_1_fu_1412   |    1    |    0    |    0    |    0    |
|          |   mul_ln728_2_fu_1418   |    1    |    0    |    0    |    0    |
|          |   mul_ln728_3_fu_1444   |    1    |    0    |    0    |    0    |
|          |      r_V_23_fu_1451     |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sub_ln1192_fu_531    |    0    |    0    |    0    |    26   |
|          |   sub_ln1192_1_fu_798   |    0    |    0    |    0    |    53   |
|          |    sub_ln1193_fu_855    |    0    |    0    |    0    |    26   |
|    sub   |     ret_V_35_fu_887     |    0    |    0    |    0    |    26   |
|          |     ret_V_50_fu_1137    |    0    |    0    |    0    |    18   |
|          |     ret_V_37_fu_1155    |    0    |    0    |    0    |    73   |
|          |      r_V_22_fu_1185     |    0    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1295       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1324       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1332       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_1361       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1388       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1404       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1435       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1347       |    1    |    0    |    0    |    0    |
|  addmul  |       grp_fu_1396       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1457       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| submuladd|       grp_fu_1279       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_1425       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   x_V_read_read_fu_236  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          | write_ln50_write_fu_242 |    0    |    0    |    0    |    0    |
|          | write_ln51_write_fu_249 |    0    |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_256 |    0    |    0    |    0    |    0    |
|          | write_ln53_write_fu_263 |    0    |    0    |    0    |    0    |
|          | write_ln54_write_fu_270 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     p_Val2_s_fu_396     |    0    |    0    |    0    |    0    |
|          |     p_Val2_2_fu_406     |    0    |    0    |    0    |    0    |
|          |     p_Val2_1_fu_420     |    0    |    0    |    0    |    0    |
|          |     p_Val2_4_fu_430     |    0    |    0    |    0    |    0    |
|          |     p_Val2_5_fu_440     |    0    |    0    |    0    |    0    |
|          |       tmp_8_fu_454      |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_7_fu_469  |    0    |    0    |    0    |    0    |
|          |     trunc_ln_fu_500     |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_543  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_5_fu_566  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_620  |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln708_11_fu_642  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_13_fu_652  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_686  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_8_fu_715  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_10_fu_804  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_12_fu_822  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_907  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_9_fu_1089  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_6_fu_1117  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_3_fu_1160  |    0    |    0    |    0    |    0    |
|          |       tmp_fu_1224       |    0    |    0    |    0    |    0    |
|          |      tmp_10_fu_1257     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sext_ln1265_fu_416   |    0    |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_450   |    0    |    0    |    0    |    0    |
|          |       r_V_8_fu_479      |    0    |    0    |    0    |    0    |
|          |      lhs_V_5_fu_483     |    0    |    0    |    0    |    0    |
|          |    sext_ln728_fu_487    |    0    |    0    |    0    |    0    |
|          |    sext_ln727_fu_490    |    0    |    0    |    0    |    0    |
|          |        r_V_fu_509       |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_576  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_585   |    0    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_661   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_664  |    0    |    0    |    0    |    0    |
|          |      rhs_V_6_fu_696     |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_699  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_702  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_706  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_6_fu_739  |    0    |    0    |    0    |    0    |
|          |       lhs_V_fu_748      |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_757  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_761  |    0    |    0    |    0    |    0    |
|          |    sext_ln1116_fu_765   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_769  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_772  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_775  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_778  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_794  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_813  |    0    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_851   |    0    |    0    |    0    |    0    |
|          |    sext_ln700_fu_867    |    0    |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_871   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_880  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_883  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_899  |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_917    |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln703_1_fu_921   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_930  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_934  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_944  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_3_fu_954   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_969  |    0    |    0    |    0    |    0    |
|          |      rhs_V_3_fu_979     |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_4_fu_989  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_993  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_6_fu_1003  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_1015 |    0    |    0    |    0    |    0    |
|          |    sext_ln708_fu_1030   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_1034  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_1037  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_1051  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_1054 |    0    |    0    |    0    |    0    |
|          |   sext_ln728_4_fu_1064  |    0    |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1074     |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_1099 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_1102 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_1127  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_5_fu_1130  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_6_fu_1134  |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_1151      |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_1170  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_1173  |    0    |    0    |    0    |    0    |
|          |   sext_ln1253_fu_1182   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_1191 |    0    |    0    |    0    |    0    |
|          |   sext_ln700_5_fu_1202  |    0    |    0    |    0    |    0    |
|          |   sext_ln703_7_fu_1206  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_19_fu_1215 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1234  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_1239 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_1242 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_2_fu_1267  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |      lhs_V_1_fu_493     |    0    |    0    |    0    |    0    |
|          |      lhs_V_3_fu_512     |    0    |    0    |    0    |    0    |
|          |      rhs_V_1_fu_524     |    0    |    0    |    0    |    0    |
|          |  trunc_ln1118_1_fu_553  |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_594     |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_fu_607     |    0    |    0    |    0    |    0    |
|          |      lhs_V_2_fu_673     |    0    |    0    |    0    |    0    |
|          |      lhs_V_4_fu_787     |    0    |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_837      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_844   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_2_fu_937   |    0    |    0    |    0    |    0    |
|          |      rhs_V_2_fu_957     |    0    |    0    |    0    |    0    |
|          |       tmp_5_fu_972      |    0    |    0    |    0    |    0    |
|          |      lhs_V_6_fu_996     |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_1007      |    0    |    0    |    0    |    0    |
|          |      tmp_6_fu_1067      |    0    |    0    |    0    |    0    |
|          |      tmp_4_fu_1143      |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_1194      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    57   |  10.251 |   170   |   3708  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|sin_lut_samples_V|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    1   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_17_reg_1721|   46   |
|  add_ln1192_reg_1701  |   17   |
|  add_ln703_1_reg_1619 |   16   |
|  add_ln703_2_reg_1691 |   16   |
|   add_ln703_reg_1609  |   16   |
|    lhs_V_5_reg_1529   |   17   |
|  mul_ln1118_reg_1629  |   32   |
| mul_ln1192_2_reg_1640 |   26   |
| mul_ln1192_3_reg_1786 |   54   |
| mul_ln1192_4_reg_1514 |   26   |
|  mul_ln700_1_reg_1741 |   66   |
|   mul_ln700_reg_1696  |   60   |
|      p_0_reg_1776     |   11   |
|      p_1_reg_1666     |   11   |
|      p_2_reg_1676     |   11   |
|      p_5_reg_1650     |   11   |
|      p_6_reg_1655     |   11   |
|      p_8_reg_1726     |   11   |
|   p_Val2_1_reg_1480   |   16   |
|   p_Val2_2_reg_1472   |   16   |
|   p_Val2_30_reg_1761  |   11   |
|   p_Val2_36_reg_1686  |   11   |
|   p_Val2_4_reg_1489   |   16   |
|   p_Val2_5_reg_1495   |   16   |
|  p_Val2_s_24_reg_1645 |   11   |
|   p_Val2_s_reg_1465   |   16   |
|    r_V_14_reg_1624    |   51   |
|    r_V_16_reg_1791    |   37   |
|     r_V_1_reg_1549    |   32   |
|    r_V_23_reg_1766    |   22   |
|     r_V_2_reg_1711    |   25   |
|     r_V_4_reg_1746    |   49   |
|     r_V_5_reg_1594    |   27   |
|     r_V_6_reg_1564    |   52   |
|     r_V_9_reg_1539    |   32   |
|   ret_V_16_reg_1599   |   24   |
|   ret_V_18_reg_1534   |   27   |
|   ret_V_21_reg_1731   |   20   |
|   ret_V_25_reg_1736   |   28   |
|   ret_V_28_reg_1579   |   26   |
|   ret_V_39_reg_1716   |   22   |
|   ret_V_45_reg_1614   |   17   |
|    ret_V_4_reg_1635   |   22   |
|   ret_V_50_reg_1771   |   12   |
| sext_ln728_1_reg_1508 |   26   |
| sub_ln1192_1_reg_1661 |   46   |
|     tmp_8_reg_1519    |   15   |
|trunc_ln708_10_reg_1671|   15   |
|trunc_ln708_11_reg_1574|   16   |
|trunc_ln708_12_reg_1681|   16   |
|trunc_ln708_13_reg_1584|   16   |
| trunc_ln708_1_reg_1589|   16   |
| trunc_ln708_2_reg_1706|   16   |
| trunc_ln708_3_reg_1781|   16   |
| trunc_ln708_4_reg_1554|   16   |
| trunc_ln708_5_reg_1559|   16   |
| trunc_ln708_6_reg_1756|   16   |
| trunc_ln708_7_reg_1524|   16   |
| trunc_ln708_8_reg_1604|   16   |
| trunc_ln708_9_reg_1751|   16   |
| trunc_ln708_s_reg_1569|   16   |
|   trunc_ln_reg_1544   |   16   |
+-----------------------+--------+
|         Total         |  1422  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1388 |  p0  |   2  |  16  |   32   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   32   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   57   |   10   |   170  |  3708  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1422  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   57   |   10   |  1592  |  3717  |
+-----------+--------+--------+--------+--------+--------+
