Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon Nov 16 20:25:36 2015
| Host         : J309-B4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pisca_led_control_sets_placed.rpt
| Design       : pisca_led
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |     5 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+----------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | n_0_led_s[15]_i_1 | n_0_contador[26]_i_2 |               10 |             16 |
|  clk_IBUF_BUFG |                   | n_0_contador[26]_i_2 |                6 |             27 |
+----------------+-------------------+----------------------+------------------+----------------+


