// Seed: 3989726415
module module_0 ();
  assign id_1 = 1;
  initial id_2 <= -1'h0;
  assign module_1.type_1 = 0;
  always @(posedge id_1) begin : LABEL_0
    begin : LABEL_0
      id_1 <= #1 -1;
      id_1 = id_1;
    end
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  uwire id_5,
    output tri   id_6
);
  wire \id_8 ;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  always begin : LABEL_0
    disable id_1;
  end
  tri1 id_2;
  assign id_3 = 1;
  wire id_4;
  assign module_0.id_2 = 0;
  localparam id_5 = id_5;
  assign id_2 = id_3;
  wire id_6;
  wire id_7;
  assign id_6 = id_7;
endmodule
