// Seed: 393732066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    output wire id_9,
    output tri1 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input supply1 id_14
);
  wire id_16;
  tri  id_17 = id_12;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
  assign id_9  = 1;
  assign id_17 = 1;
endmodule
