{"Source Block": ["oh/elink/dv/elink_e16_model.v@1322:1334@HdlStmProcess", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n\n   //# data\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (data_3116_en | burst_tran))\n       data[31:16] <= fifo_data_reg[2*LW-1:0];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & data_1500_en)\n       data[15:0] <= fifo_data_reg[2*LW-1:0];\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1312:1324", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & datamode_en)\n       datamode[1:0] <= fifo_data_reg[3:2];\n\n   //# write\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & write_en)\n       write <= fifo_data_reg[1];\n\n   //# access\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n"], ["oh/elink/dv/elink_e16_model.v@1326:1338", "   //# data\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (data_3116_en | burst_tran))\n       data[31:16] <= fifo_data_reg[2*LW-1:0];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & data_1500_en)\n       data[15:0] <= fifo_data_reg[2*LW-1:0];\n\n   //# srcaddr\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & srcaddr_3116_en)\n        srcaddr[31:16] <= fifo_data_reg[2*LW-1:0];\n"], ["oh/elink/dv/elink_e16_model.v@1331:1343", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & data_1500_en)\n       data[15:0] <= fifo_data_reg[2*LW-1:0];\n\n   //# srcaddr\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & srcaddr_3116_en)\n        srcaddr[31:16] <= fifo_data_reg[2*LW-1:0];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & srcaddr_1500_en)\n       srcaddr[15:0] <= fifo_data_reg[2*LW-1:0];\n       \n"], ["oh/elink/dv/elink_e16_model.v@1317:1329", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & write_en)\n       write <= fifo_data_reg[1];\n\n   //# access\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n\n   //# data\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (data_3116_en | burst_tran))\n       data[31:16] <= fifo_data_reg[2*LW-1:0];\n"]], "Diff Content": {"Delete": [[1327, "   always @ (posedge rxi_lclk)\n"], [1328, "     if(fifo_data_val & (data_3116_en | burst_tran))\n"], [1329, "       data[31:16] <= fifo_data_reg[2*LW-1:0];\n"]], "Add": [[1329, "   always @ (posedge clk or posedge reset)\n"], [1329, "     if(reset)\n"], [1329, "       out <= 1'b0;\n"], [1329, "     else\n"], [1329, "       out <= toggle;\n"], [1329, "endmodule // pulse2toggle\n"]]}}