ENOMEM	,	V_64
pmu_base	,	V_13
shift	,	V_8
of_match_device	,	F_23
dev	,	V_55
MPP4_REGS_OFFS	,	V_69
MVEBU_MPPS_PER_REG	,	V_6
pmu	,	V_9
dove_pinctrl_info	,	V_61
INT_REGS_MASK	,	V_68
ARRAY_SIZE	,	F_32
clk	,	V_59
dove_audio0_ctrl_set	,	F_15
regmap_read	,	F_11
dove_audio0_ctrl_get	,	F_14
input	,	V_40
PMU_REGS_OFFS	,	V_70
gconfmap	,	V_27
GFP_KERNEL	,	V_63
fb_res	,	V_51
gc_regmap_config	,	V_73
TWSI_OPTION3_GPIO	,	V_38
dove_pinctrl_probe	,	F_22
NAND_GPIO_EN	,	V_29
dove_pinctrl_of_match	,	V_54
gmpp	,	V_26
ENOTSUPP	,	V_39
mpp_data	,	V_56
clk_prepare_enable	,	F_28
SSP_ON_AU1	,	V_36
SD1_GPIO_SEL	,	V_22
devm_ioremap_resource	,	F_30
dove_mpp_controls	,	V_66
i	,	V_57
PMU_SIGNAL_SELECT_0	,	V_14
"Unable to get pdma clock"	,	L_1
off	,	V_5
regmap_update_bits	,	F_13
"Missing pinctrl regs in DTB. Please update your firmware.\n"	,	L_6
EINVAL	,	V_25
control_data	,	V_65
syscon_regmap_lookup_by_compatible	,	F_35
devm_kcalloc	,	F_31
config	,	V_4
dove_audio1_ctrl_gpio_req	,	F_18
platform_device	,	V_46
"falling back to hardcoded PMU resource\n"	,	L_3
data	,	V_2
AU0_AC97_SEL	,	V_30
__iomem	,	T_1
pid	,	V_3
dove_mpp4_ctrl_set	,	F_9
dove_audio1_ctrl_gpio_dir	,	F_19
FW_BUG	,	V_74
dove_nand_ctrl_get	,	F_10
pdev	,	V_47
AU1_SPDIFO_GPIO_EN	,	V_37
mvebu_mmio_mpp_ctrl_get	,	F_4
mpp4	,	V_17
MPP_GENERAL_CONFIG	,	V_28
mvebu_mpp_ctrl_data	,	V_1
dove_nand_ctrl_set	,	F_12
"marvell,dove-global-config"	,	L_4
res	,	V_49
resource	,	V_48
mvebu_mmio_mpp_ctrl_set	,	F_7
"falling back to hardcoded global registers\n"	,	L_5
UART1_GPIO_SEL	,	V_24
PTR_ERR	,	F_27
gc_base	,	V_71
sspc1	,	V_31
AU1_GPIO_SEL	,	V_35
dove_mpp4_ctrl_get	,	F_8
ncontrols	,	V_62
platform_get_resource	,	F_29
dove_pmu_mpp_ctrl_set	,	F_5
MVEBU_MPP_BITS	,	V_7
"falling back to hardcoded MPP4 resource\n"	,	L_2
dove_pmu_mpp_ctrl_get	,	F_1
dev_err	,	F_26
devm_regmap_init_mmio	,	F_36
dove_audio1_ctrl_get	,	F_16
GLOBAL_CONFIG_2	,	V_34
CAM_GPIO_SEL	,	V_20
GLOBAL_CONFIG_1	,	V_42
mvebu_pinctrl_probe	,	F_37
of_device_id	,	V_52
IORESOURCE_MEM	,	V_60
PMU_MPP_GENERAL_CTRL	,	V_11
dove_audio1_ctrl_set	,	F_17
mask	,	V_19
readl	,	F_2
dove_twsi_ctrl_get	,	F_20
devm_clk_get	,	F_24
writel	,	F_6
MVEBU_MPP_MASK	,	V_15
match	,	V_53
start	,	V_67
dev_warn	,	F_33
BIT	,	F_3
mpp4_base	,	V_18
SSP_CTRL_STATUS_1	,	V_33
gcfg1	,	V_41
gcfg2	,	V_32
dove_twsi_ctrl_set	,	F_21
TWSI_ENABLE_OPTION3	,	V_45
mpp_res	,	V_50
func	,	V_12
SD0_GPIO_SEL	,	V_21
adjust_resource	,	F_34
CONFIG_PMU	,	V_16
GC_REGS_OFFS	,	V_72
SPI_GPIO_SEL	,	V_23
platform_data	,	V_58
TWSI_ENABLE_OPTION2	,	V_44
base	,	V_10
TWSI_ENABLE_OPTION1	,	V_43
IS_ERR	,	F_25
