------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'CLK'
Slack : 0.439
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 3.299
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 7.360
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 8.325
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 13.926
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'CLK'
Slack : 0.357
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 0.358
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 0.361
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 0.373
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 0.375
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 4.747
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 4.753
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLK'
Slack : 9.678
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 9.747
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 9.752
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'rx_inclock_fpga2'
Slack : 9.832
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'CLK'
Slack : 0.618
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 3.506
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 7.640
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 8.514
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 14.306
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'CLK'
Slack : 0.311
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 0.312
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 0.320
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 0.339
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 0.340
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 4.744
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 4.746
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLK'
Slack : 9.696
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 9.744
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 9.747
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'rx_inclock_fpga2'
Slack : 9.824
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'CLK'
Slack : 1.266
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 3.959
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 8.438
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 9.031
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 15.376
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'CLK'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 0.193
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 0.193
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 0.194
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
Slack : 4.774
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
Slack : 4.782
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLK'
Slack : 9.442
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'rx_inclock_fpga2'
Slack : 9.596
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
Slack : 9.782
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
Slack : 9.783
TNS   : 0.000

------------------------------------------------------------
