

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Jan 13 09:44:47 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATBbits	set	3978
    49  0000                     _TRISBbits	set	3987
    50  0000                     _OSCCON	set	4051
    51  0000                     _OSCTUNE	set	3995
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FA8                     __pcinit:
    57                           	callstack 0
    58  007FA8                     start_initialization:
    59                           	callstack 0
    60  007FA8                     __initialization:
    61                           	callstack 0
    62  007FA8                     end_of_initialization:
    63                           	callstack 0
    64  007FA8                     __end_of__initialization:
    65                           	callstack 0
    66  007FA8  0100               	movlb	0
    67  007FAA  EFDD  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75  000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 43 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; Hardware stack levels required when called:    1
   102 ;; This function calls:
   103 ;;		_setup
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FBA                     __ptext0:
   111                           	callstack 0
   112  007FBA                     _main:
   113                           	callstack 30
   114  007FBA                     
   115                           ;main.c: 45:     setup();
   116  007FBA  ECD7  F03F         	call	_setup	;wreg free
   117  007FBE                     l703:
   118                           
   119                           ;main.c: 50:         LATBbits.LATB7 = !LATBbits.LATB7;
   120  007FBE  AE8A               	btfss	138,7,c	;volatile
   121  007FC0  EFE4  F03F         	goto	u11
   122  007FC4  EFE8  F03F         	goto	u10
   123  007FC8                     u11:
   124  007FC8  6A01               	clrf	??_main^0,c
   125  007FCA  2A01               	incf	??_main^0,f,c
   126  007FCC  EFE9  F03F         	goto	u28
   127  007FD0                     u10:
   128  007FD0  6A01               	clrf	??_main^0,c
   129  007FD2                     u28:
   130  007FD2  3201               	rrcf	??_main^0,f,c
   131  007FD4  3201               	rrcf	??_main^0,f,c
   132  007FD6  508A               	movf	138,w,c	;volatile
   133  007FD8  1801               	xorwf	??_main^0,w,c
   134  007FDA  0B7F               	andlw	-129
   135  007FDC  1801               	xorwf	??_main^0,w,c
   136  007FDE  6E8A               	movwf	138,c	;volatile
   137  007FE0                     
   138                           ;main.c: 51:         _delay((unsigned long)((1000)*(16000000/4000.0)));
   139  007FE0  0E15               	movlw	21
   140  007FE2  6E02               	movwf	(??_main+1)^0,c
   141  007FE4  0E4B               	movlw	75
   142  007FE6  6E01               	movwf	??_main^0,c
   143  007FE8  0EBE               	movlw	190
   144  007FEA                     u37:
   145  007FEA  2EE8               	decfsz	wreg,f,c
   146  007FEC  D7FE               	bra	u37
   147  007FEE  2E01               	decfsz	??_main^0,f,c
   148  007FF0  D7FC               	bra	u37
   149  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   150  007FF4  D7FA               	bra	u37
   151  007FF6  D000               	nop2	
   152  007FF8  EFDF  F03F         	goto	l703
   153  007FFC  EF00  F000         	goto	start
   154  008000                     __end_of_main:
   155                           	callstack 0
   156                           
   157 ;; *************** function _setup *****************
   158 ;; Defined at:
   159 ;;		line 31 in file "main.c"
   160 ;; Parameters:    Size  Location     Type
   161 ;;		None
   162 ;; Auto vars:     Size  Location     Type
   163 ;;		None
   164 ;; Return value:  Size  Location     Type
   165 ;;                  1    wreg      void 
   166 ;; Registers used:
   167 ;;		wreg, status,2
   168 ;; Tracked objects:
   169 ;;		On entry : 0/0
   170 ;;		On exit  : 0/0
   171 ;;		Unchanged: 0/0
   172 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   173 ;;      Params:         0       0       0       0       0       0       0       0       0
   174 ;;      Locals:         0       0       0       0       0       0       0       0       0
   175 ;;      Temps:          0       0       0       0       0       0       0       0       0
   176 ;;      Totals:         0       0       0       0       0       0       0       0       0
   177 ;;Total ram usage:        0 bytes
   178 ;; Hardware stack levels used:    1
   179 ;; This function calls:
   180 ;;		Nothing
   181 ;; This function is called by:
   182 ;;		_main
   183 ;; This function uses a non-reentrant model
   184 ;;
   185                           
   186                           	psect	text1
   187  007FAE                     __ptext1:
   188                           	callstack 0
   189  007FAE                     _setup:
   190                           	callstack 30
   191  007FAE                     
   192                           ;main.c: 34:     OSCTUNE = 0b10001111;
   193  007FAE  0E8F               	movlw	143
   194  007FB0  6E9B               	movwf	155,c	;volatile
   195                           
   196                           ;main.c: 35:     OSCCON = 0b11110100;
   197  007FB2  0EF4               	movlw	244
   198  007FB4  6ED3               	movwf	211,c	;volatile
   199  007FB6                     
   200                           ;main.c: 38:     TRISBbits.RB7 = 0;
   201  007FB6  9E93               	bcf	147,7,c	;volatile
   202  007FB8  0012               	return		;funcret
   203  007FBA                     __end_of_setup:
   204                           	callstack 0
   205  0000                     
   206                           	psect	rparam
   207  0000                     
   208                           	psect	idloc
   209                           
   210                           ;Config register IDLOC0 @ 0x200000
   211                           ;	unspecified, using default values
   212  200000                     	org	2097152
   213  200000  FF                 	db	255
   214                           
   215                           ;Config register IDLOC1 @ 0x200001
   216                           ;	unspecified, using default values
   217  200001                     	org	2097153
   218  200001  FF                 	db	255
   219                           
   220                           ;Config register IDLOC2 @ 0x200002
   221                           ;	unspecified, using default values
   222  200002                     	org	2097154
   223  200002  FF                 	db	255
   224                           
   225                           ;Config register IDLOC3 @ 0x200003
   226                           ;	unspecified, using default values
   227  200003                     	org	2097155
   228  200003  FF                 	db	255
   229                           
   230                           ;Config register IDLOC4 @ 0x200004
   231                           ;	unspecified, using default values
   232  200004                     	org	2097156
   233  200004  FF                 	db	255
   234                           
   235                           ;Config register IDLOC5 @ 0x200005
   236                           ;	unspecified, using default values
   237  200005                     	org	2097157
   238  200005  FF                 	db	255
   239                           
   240                           ;Config register IDLOC6 @ 0x200006
   241                           ;	unspecified, using default values
   242  200006                     	org	2097158
   243  200006  FF                 	db	255
   244                           
   245                           ;Config register IDLOC7 @ 0x200007
   246                           ;	unspecified, using default values
   247  200007                     	org	2097159
   248  200007  FF                 	db	255
   249                           
   250                           	psect	config
   251                           
   252                           ;Config register CONFIG1L @ 0x300000
   253                           ;	PLL Prescaler Selection bits
   254                           ;	PLLDIV = 4, Divide by 4 (16 MHz oscillator input)
   255                           ;	System Clock Postscaler Selection bits
   256                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   257                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   258                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   259  300000                     	org	3145728
   260  300000  03                 	db	3
   261                           
   262                           ;Config register CONFIG1H @ 0x300001
   263                           ;	Oscillator Selection bits
   264                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   265                           ;	Fail-Safe Clock Monitor Enable bit
   266                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   267                           ;	Internal/External Oscillator Switchover bit
   268                           ;	IESO = OFF, Oscillator Switchover mode disabled
   269  300001                     	org	3145729
   270  300001  0E                 	db	14
   271                           
   272                           ;Config register CONFIG2L @ 0x300002
   273                           ;	Power-up Timer Enable bit
   274                           ;	PWRT = OFF, PWRT disabled
   275                           ;	Brown-out Reset Enable bits
   276                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   277                           ;	Brown-out Reset Voltage bits
   278                           ;	BORV = 3, Minimum setting 2.05V
   279                           ;	USB Voltage Regulator Enable bit
   280                           ;	VREGEN = OFF, USB voltage regulator disabled
   281  300002                     	org	3145730
   282  300002  19                 	db	25
   283                           
   284                           ;Config register CONFIG2H @ 0x300003
   285                           ;	Watchdog Timer Enable bit
   286                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   287                           ;	Watchdog Timer Postscale Select bits
   288                           ;	WDTPS = 32768, 1:32768
   289  300003                     	org	3145731
   290  300003  1E                 	db	30
   291                           
   292                           ; Padding undefined space
   293  300004                     	org	3145732
   294  300004  FF                 	db	255
   295                           
   296                           ;Config register CONFIG3H @ 0x300005
   297                           ;	CCP2 MUX bit
   298                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   299                           ;	PORTB A/D Enable bit
   300                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   301                           ;	Low-Power Timer 1 Oscillator Enable bit
   302                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   303                           ;	MCLR Pin Enable bit
   304                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   305  300005                     	org	3145733
   306  300005  83                 	db	131
   307                           
   308                           ;Config register CONFIG4L @ 0x300006
   309                           ;	Stack Full/Underflow Reset Enable bit
   310                           ;	STVREN = ON, Stack full/underflow will cause Reset
   311                           ;	Single-Supply ICSP Enable bit
   312                           ;	LVP = OFF, Single-Supply ICSP disabled
   313                           ;	Extended Instruction Set Enable bit
   314                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   315                           ;	Background Debugger Enable bit
   316                           ;	DEBUG = 0x1, unprogrammed default
   317  300006                     	org	3145734
   318  300006  81                 	db	129
   319                           
   320                           ; Padding undefined space
   321  300007                     	org	3145735
   322  300007  FF                 	db	255
   323                           
   324                           ;Config register CONFIG5L @ 0x300008
   325                           ;	Code Protection bit
   326                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   327                           ;	Code Protection bit
   328                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   329                           ;	Code Protection bit
   330                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   331                           ;	Code Protection bit
   332                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   333  300008                     	org	3145736
   334  300008  0F                 	db	15
   335                           
   336                           ;Config register CONFIG5H @ 0x300009
   337                           ;	Boot Block Code Protection bit
   338                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   339                           ;	Data EEPROM Code Protection bit
   340                           ;	CPD = OFF, Data EEPROM is not code-protected
   341  300009                     	org	3145737
   342  300009  C0                 	db	192
   343                           
   344                           ;Config register CONFIG6L @ 0x30000A
   345                           ;	Write Protection bit
   346                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   347                           ;	Write Protection bit
   348                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   349                           ;	Write Protection bit
   350                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   351                           ;	Write Protection bit
   352                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   353  30000A                     	org	3145738
   354  30000A  0F                 	db	15
   355                           
   356                           ;Config register CONFIG6H @ 0x30000B
   357                           ;	Configuration Register Write Protection bit
   358                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   359                           ;	Boot Block Write Protection bit
   360                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   361                           ;	Data EEPROM Write Protection bit
   362                           ;	WRTD = OFF, Data EEPROM is not write-protected
   363  30000B                     	org	3145739
   364  30000B  E0                 	db	224
   365                           
   366                           ;Config register CONFIG7L @ 0x30000C
   367                           ;	Table Read Protection bit
   368                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   369                           ;	Table Read Protection bit
   370                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   371                           ;	Table Read Protection bit
   372                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   373                           ;	Table Read Protection bit
   374                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   375  30000C                     	org	3145740
   376  30000C  0F                 	db	15
   377                           
   378                           ;Config register CONFIG7H @ 0x30000D
   379                           ;	Boot Block Table Read Protection bit
   380                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   381  30000D                     	org	3145741
   382  30000D  40                 	db	64
   383                           tosu	equ	0xFFF
   384                           tosh	equ	0xFFE
   385                           tosl	equ	0xFFD
   386                           stkptr	equ	0xFFC
   387                           pclatu	equ	0xFFB
   388                           pclath	equ	0xFFA
   389                           pcl	equ	0xFF9
   390                           tblptru	equ	0xFF8
   391                           tblptrh	equ	0xFF7
   392                           tblptrl	equ	0xFF6
   393                           tablat	equ	0xFF5
   394                           prodh	equ	0xFF4
   395                           prodl	equ	0xFF3
   396                           indf0	equ	0xFEF
   397                           postinc0	equ	0xFEE
   398                           postdec0	equ	0xFED
   399                           preinc0	equ	0xFEC
   400                           plusw0	equ	0xFEB
   401                           fsr0h	equ	0xFEA
   402                           fsr0l	equ	0xFE9
   403                           wreg	equ	0xFE8
   404                           indf1	equ	0xFE7
   405                           postinc1	equ	0xFE6
   406                           postdec1	equ	0xFE5
   407                           preinc1	equ	0xFE4
   408                           plusw1	equ	0xFE3
   409                           fsr1h	equ	0xFE2
   410                           fsr1l	equ	0xFE1
   411                           bsr	equ	0xFE0
   412                           indf2	equ	0xFDF
   413                           postinc2	equ	0xFDE
   414                           postdec2	equ	0xFDD
   415                           preinc2	equ	0xFDC
   416                           plusw2	equ	0xFDB
   417                           fsr2h	equ	0xFDA
   418                           fsr2l	equ	0xFD9
   419                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Jan 13 09:44:47 2021

                     l13 7FB8                       u10 7FD0                       u11 7FC8  
                     u28 7FD2                       u37 7FEA                      l701 7FBA  
                    l703 7FBE                      l705 7FE0                      l697 7FAE  
                    l699 7FB6                      wreg 000FE8                     _main 7FBA  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _setup 7FAE          __initialization 7FA8             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   ?_setup 0001  
                 _OSCCON 000FD3               __accesstop 0060  __end_of__initialization 7FA8  
          ___rparam_used 000001           __pcstackCOMRAM 0001            __end_of_setup 7FBA  
                ??_setup 0001                  _OSCTUNE 000F9B                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FA8                  __ramtop 0800  
                __ptext0 7FBA                  __ptext1 7FAE     end_of_initialization 7FA8  
              _TRISBbits 000F93      start_initialization 7FA8           __size_of_setup 000C  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0046  
