# TCL File Generated by Component Editor 16.0
# Tue May 15 10:11:03 MDT 2018
# DO NOT MODIFY


# 
# FE_Qsys_HA_DRC "FE_Qsys_HA_DRC" v1.0
#  2018.05.15.10:11:03
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module FE_Qsys_HA_DRC
# 
set_module_property DESCRIPTION ""
set_module_property NAME FE_Qsys_HA_DRC
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FE_Qsys_HA_DRC
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"

# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FE_Qsys_HA_DRC
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FE_Qsys_DRC.vhd VHDL PATH FE_Qsys_DRC.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 

