Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 23:14:51 2019
| Host         : DESKTOP-O2J48E9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_control_sets_placed.rpt
| Design       : lab5
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             685 |          269 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------+------------------+----------------+
|          Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+------------------+------------------+----------------+
|  ifid1/op_reg[0]_0             |               |                  |                1 |              1 |
|  reg1/registers_reg_n_1_[0]    |               |                  |               10 |             32 |
|  reg1/registers_reg_n_1_[1]    |               |                  |               10 |             32 |
|  reg1/registers_reg_n_1_[3]    |               |                  |               10 |             32 |
|  reg1/registers_reg_n_1_[2]    |               |                  |               10 |             32 |
|  reg1/registers_reg_n_1_[4]    |               |                  |               14 |             32 |
|  reg1/registers_reg_n_1_[5]    |               |                  |               13 |             32 |
|  reg1/registers_reg_n_1_[6]    |               |                  |               11 |             32 |
|  registers_reg[13][31]_i_1_n_1 |               |                  |               13 |             32 |
|  registers_reg[8][31]_i_1_n_1  |               |                  |               15 |             32 |
|  n_0_308_BUFG                  |               |                  |               12 |             32 |
|  registers_reg[10][31]_i_1_n_1 |               |                  |               14 |             32 |
|  registers_reg[14][31]_i_1_n_1 |               |                  |               14 |             32 |
|  registers_reg[9][31]_i_1_n_1  |               |                  |               13 |             32 |
|  registers_reg[12][31]_i_1_n_1 |               |                  |               17 |             32 |
|  memwb1/E_BUFG[0]              |               |                  |               15 |             32 |
|  memwb1/wone_reg[2]_0_BUFG[0]  |               |                  |               11 |             32 |
|  clk_IBUF_BUFG                 |               |                  |               67 |            177 |
+--------------------------------+---------------+------------------+------------------+----------------+


