/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _PIN_MUX_H_
#define _PIN_MUX_H_

/*!
 * @addtogroup pin_mux
 * @{
 */

/***********************************************************************************************************************
 * API
 **********************************************************************************************************************/

#if defined(__cplusplus)
extern "C" {
#endif

/*!
 * @brief Calls initialization functions.
 *
 */
void BOARD_InitBootPins(void);

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPins(void);                    /* Function assigned for the Cortex-M7F */

/* GPIO_AD_06 (coord N13), IA1_ADC1_A0 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IA1_ADC1_A0_PERIPHERAL                          LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IA1_ADC1_A0_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IA1_ADC1_A0_CHANNEL                                 1U   /*!< Signal channel */

/* GPIO_AD_08 (coord R15), IA2_ADC1_A1 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IA2_ADC1_A1_PERIPHERAL                          LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IA2_ADC1_A1_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IA2_ADC1_A1_CHANNEL                                 1U   /*!< Signal channel */

/* GPIO_AD_10 (coord R17), IA3_ADC1_A2 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IA3_ADC1_A2_PERIPHERAL                          LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IA3_ADC1_A2_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IA3_ADC1_A2_CHANNEL                                 1U   /*!< Signal channel */

/* GPIO_AD_12 (coord P17), IC1_ADC1_A3 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IC1_ADC12_A3_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IC1_ADC12_A3_SIGNAL                                  A   /*!< Signal name */
#define BOARD_INITADCPINS_IC1_ADC12_A3_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_14 (coord N14), IC2_ADC1_A4 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IC2_ADC12_A4_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IC2_ADC12_A4_SIGNAL                                  A   /*!< Signal name */
#define BOARD_INITADCPINS_IC2_ADC12_A4_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_16 (coord N17), IC3_ADC1_A5 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IC3_ADC12_A5_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IC3_ADC12_A5_SIGNAL                                  A   /*!< Signal name */
#define BOARD_INITADCPINS_IC3_ADC12_A5_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_07 (coord T17), IA4_ADC1_B0 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IA4_ADC1_B0_PERIPHERAL                          LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IA4_ADC1_B0_SIGNAL                                   B   /*!< Signal name */
#define BOARD_INITADCPINS_IA4_ADC1_B0_CHANNEL                                 1U   /*!< Signal channel */

/* GPIO_AD_09 (coord R16), IDC1_ADC1_B1 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IDC1_ADC1_B1_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IDC1_ADC1_B1_SIGNAL                                  B   /*!< Signal name */
#define BOARD_INITADCPINS_IDC1_ADC1_B1_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_11 (coord P16), IDC2_ADC1_B2 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IDC2_ADC1_B2_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IDC2_ADC1_B2_SIGNAL                                  B   /*!< Signal name */
#define BOARD_INITADCPINS_IDC2_ADC1_B2_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_13 (coord L12), IC4_ADC1_B3 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IC4_ADC12_B3_PERIPHERAL                         LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_IC4_ADC12_B3_SIGNAL                                  B   /*!< Signal name */
#define BOARD_INITADCPINS_IC4_ADC12_B3_CHANNEL                                1U   /*!< Signal channel */

/* GPIO_AD_15 (coord M14), VDC1_ADC1_B4 */
/* Routed pin properties */
#define BOARD_INITADCPINS_VDC1_ADC12_B4_PERIPHERAL                        LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_VDC1_ADC12_B4_SIGNAL                                 B   /*!< Signal name */
#define BOARD_INITADCPINS_VDC1_ADC12_B4_CHANNEL                               1U   /*!< Signal channel */

/* GPIO_AD_17 (coord N15), VDC2_ADC1_B5 */
/* Routed pin properties */
#define BOARD_INITADCPINS_VDC2_ADC12_B5_PERIPHERAL                        LPADC1   /*!< Peripheral name */
#define BOARD_INITADCPINS_VDC2_ADC12_B5_SIGNAL                                 B   /*!< Signal name */
#define BOARD_INITADCPINS_VDC2_ADC12_B5_CHANNEL                               1U   /*!< Signal channel */

/* GPIO_AD_18 (coord M16), IB1_ADC2_A0 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IB1_ADC2_A0_PERIPHERAL                          LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IB1_ADC2_A0_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IB1_ADC2_A0_CHANNEL                                 2U   /*!< Signal channel */

/* GPIO_AD_20 (coord K13), IB2_ADC2_A1 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IB2_ADC2_A1_PERIPHERAL                          LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IB2_ADC2_A1_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IB2_ADC2_A1_CHANNEL                                 2U   /*!< Signal channel */

/* GPIO_AD_22 (coord K12), IB3_ADC2_A2 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IB3_ADC2_A2_PERIPHERAL                          LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IB3_ADC2_A2_SIGNAL                                   A   /*!< Signal name */
#define BOARD_INITADCPINS_IB3_ADC2_A2_CHANNEL                                 2U   /*!< Signal channel */

/* GPIO_AD_24 (coord L13), VDC3_ADC2_A6 */
/* Routed pin properties */
#define BOARD_INITADCPINS_VDC3_ADC2_A6_LPUART1_TX_PERIPHERAL              LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_VDC3_ADC2_A6_LPUART1_TX_SIGNAL                       A   /*!< Signal name */
#define BOARD_INITADCPINS_VDC3_ADC2_A6_LPUART1_TX_CHANNEL                     2U   /*!< Signal channel */

/* GPIO_AD_19 (coord L16), IB4_ADC2_B0 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IB4_ADC2_B0_PERIPHERAL                          LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IB4_ADC2_B0_SIGNAL                                   B   /*!< Signal name */
#define BOARD_INITADCPINS_IB4_ADC2_B0_CHANNEL                                 2U   /*!< Signal channel */

/* GPIO_AD_21 (coord K14), IDC3_ADC2_B1 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IDC3_ADC2_B1_PERIPHERAL                         LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IDC3_ADC2_B1_SIGNAL                                  B   /*!< Signal name */
#define BOARD_INITADCPINS_IDC3_ADC2_B1_CHANNEL                                2U   /*!< Signal channel */

/* GPIO_AD_23 (coord J12), IDC4_ADC2_B2 */
/* Routed pin properties */
#define BOARD_INITADCPINS_IDC4_ADC2_B2_PERIPHERAL                         LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_IDC4_ADC2_B2_SIGNAL                                  B   /*!< Signal name */
#define BOARD_INITADCPINS_IDC4_ADC2_B2_CHANNEL                                2U   /*!< Signal channel */

/* GPIO_AD_25 (coord M15), VDC4_ADC2_B6 */
/* Routed pin properties */
#define BOARD_INITADCPINS_VDC4_ADC2_B6_LPUART1_RX_PERIPHERAL              LPADC2   /*!< Peripheral name */
#define BOARD_INITADCPINS_VDC4_ADC2_B6_LPUART1_RX_SIGNAL                       B   /*!< Signal name */
#define BOARD_INITADCPINS_VDC4_ADC2_B6_LPUART1_RX_CHANNEL                     2U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitAdcPins(void);                 /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B1_23 (coord B2), PWM1_A0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_A0_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_A0_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_A0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_25 (coord J4), PWM1_A1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_A1_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_A1_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_A1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_27 (coord G5), PWM1_A2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_A2_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_A2_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_A2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_24 (coord J5), PWM1_B0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_B0_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_B0_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_B0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_26 (coord J3), PWM1_B1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_B1_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_B1_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_B1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_28 (coord E5), PWM1_B2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM1_B2_PERIPHERAL                                PWM1   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM1_B2_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM1_B2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_06 (coord H4), PWM2_A0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_A0_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_A0_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_A0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_08 (coord F5), PWM2_A1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_A1_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_A1_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_A1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_10 (coord A2), PWM2_A2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_A2_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_A2_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_A2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_07 (coord H3), PWM2_B0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_B0_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_B0_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_B0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_09 (coord A3), PWM2_B1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_B1_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_B1_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_B1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_11 (coord C2), PWM2_B2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM2_B2_PERIPHERAL                                PWM2   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM2_B2_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM2_B2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_29 (coord E6), PWM3_A0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_A0_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_A0_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_A0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_31 (coord D2), PWM3_A1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_A1_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_A1_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_A1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_33 (coord E2), PWM3_A2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_A2_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_A2_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_A2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_30 (coord E3), PWM3_B0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_B0_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_B0_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_B0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_32 (coord D1), PWM3_B1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_B1_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_B1_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_B1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_34 (coord E1), PWM3_B2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM3_B2_PERIPHERAL                                PWM3   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM3_B2_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM3_B2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_00 (coord F3), PWM4_A0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_A0_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_A0_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_A0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_02 (coord G4), PWM4_A1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_A1_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_A1_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_A1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_04 (coord H5), PWM4_A2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_A2_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_A2_SIGNAL                                       A   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_A2_CHANNEL                                     2U   /*!< Signal channel */

/* GPIO_EMC_B1_01 (coord F2), PWM4_B0 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_B0_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_B0_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_B0_CHANNEL                                     0U   /*!< Signal channel */

/* GPIO_EMC_B1_03 (coord E4), PWM4_B1 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_B1_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_B1_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_B1_CHANNEL                                     1U   /*!< Signal channel */

/* GPIO_EMC_B1_05 (coord F4), PWM4_B2 */
/* Routed pin properties */
#define BOARD_INITPWMPINS_PWM4_B2_PERIPHERAL                                PWM4   /*!< Peripheral name */
#define BOARD_INITPWMPINS_PWM4_B2_SIGNAL                                       B   /*!< Signal name */
#define BOARD_INITPWMPINS_PWM4_B2_CHANNEL                                     2U   /*!< Signal channel */

/*!
 * @brief Configures PWM pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPwmPins(void);                 /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B2_06 (coord T1), PWM1_FAULT */
/* Routed pin properties */
#define BOARD_INITPWMFAULTPINS_PWM1_FAULT_PERIPHERAL                        PWM1   /*!< Peripheral name */
#define BOARD_INITPWMFAULTPINS_PWM1_FAULT_SIGNAL                           FAULT   /*!< Signal name */
#define BOARD_INITPWMFAULTPINS_PWM1_FAULT_CHANNEL                             0U   /*!< Signal channel */

/* GPIO_EMC_B2_07 (coord M3), PWM2_FAULT */
/* Routed pin properties */
#define BOARD_INITPWMFAULTPINS_PWM2_FAULT_PERIPHERAL                        PWM2   /*!< Peripheral name */
#define BOARD_INITPWMFAULTPINS_PWM2_FAULT_SIGNAL                           FAULT   /*!< Signal name */
#define BOARD_INITPWMFAULTPINS_PWM2_FAULT_CHANNEL                             0U   /*!< Signal channel */

/* GPIO_EMC_B2_08 (coord P1), PWM3_FAULT */
/* Routed pin properties */
#define BOARD_INITPWMFAULTPINS_PWM3_FAULT_PERIPHERAL                        PWM3   /*!< Peripheral name */
#define BOARD_INITPWMFAULTPINS_PWM3_FAULT_SIGNAL                           FAULT   /*!< Signal name */
#define BOARD_INITPWMFAULTPINS_PWM3_FAULT_CHANNEL                             0U   /*!< Signal channel */

/* GPIO_EMC_B2_09 (coord N2), PWM4_FAULT */
/* Routed pin properties */
#define BOARD_INITPWMFAULTPINS_PWM4_FAULT_PERIPHERAL                        PWM4   /*!< Peripheral name */
#define BOARD_INITPWMFAULTPINS_PWM4_FAULT_SIGNAL                           FAULT   /*!< Signal name */
#define BOARD_INITPWMFAULTPINS_PWM4_FAULT_CHANNEL                             0U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPwmFaultPins(void);            /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B2_00 (coord K2), ENC1_I */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC1_I_ABS_ENC_SYNC_PERIPHERAL                    ENC1   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC1_I_ABS_ENC_SYNC_SIGNAL                       INDEX   /*!< Signal name */

/* GPIO_EMC_B2_01 (coord K4), ENC1_A */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC1_A_PERIPHERAL                                 ENC1   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC1_A_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC1_A_CHANNEL                                       A   /*!< Signal channel */

/* GPIO_EMC_B2_02 (coord K3), ENC1_B */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC1_B_PERIPHERAL                                 ENC1   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC1_B_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC1_B_CHANNEL                                       B   /*!< Signal channel */

/* GPIO_EMC_B2_03 (coord R1), ENC2_I */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC2_I_ABS_ENC_SYNC_PERIPHERAL                    ENC2   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC2_I_ABS_ENC_SYNC_SIGNAL                       INDEX   /*!< Signal name */

/* GPIO_EMC_B2_04 (coord M1), ENC2_A */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC2_A_PERIPHERAL                                 ENC2   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC2_A_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC2_A_CHANNEL                                       A   /*!< Signal channel */

/* GPIO_EMC_B2_05 (coord N1), ENC2_B */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC2_B_PERIPHERAL                                 ENC2   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC2_B_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC2_B_CHANNEL                                       B   /*!< Signal channel */

/* GPIO_EMC_B1_12 (coord C5), ENC3_I */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC3_I_ABS_ENC_SYNC_PERIPHERAL                    ENC3   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC3_I_ABS_ENC_SYNC_SIGNAL                       INDEX   /*!< Signal name */

/* GPIO_EMC_B1_13 (coord D5), ENC3_A */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC3_A_PERIPHERAL                                 ENC3   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC3_A_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC3_A_CHANNEL                                       A   /*!< Signal channel */

/* GPIO_EMC_B1_14 (coord B1), ENC3_B */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC3_B_PERIPHERAL                                 ENC3   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC3_B_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC3_B_CHANNEL                                       B   /*!< Signal channel */

/* GPIO_EMC_B1_35 (coord F1), ENC4_I */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC4_I_ABS_ENC_SYNC_PERIPHERAL                    ENC4   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC4_I_ABS_ENC_SYNC_SIGNAL                       INDEX   /*!< Signal name */

/* GPIO_EMC_B1_36 (coord G1), ENC4_A */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC4_A_PERIPHERAL                                 ENC4   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC4_A_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC4_A_CHANNEL                                       A   /*!< Signal channel */

/* GPIO_EMC_B1_37 (coord H1), ENC4_B */
/* Routed pin properties */
#define BOARD_INITENCPINS_ENC4_B_PERIPHERAL                                 ENC4   /*!< Peripheral name */
#define BOARD_INITENCPINS_ENC4_B_SIGNAL                                    PHASE   /*!< Signal name */
#define BOARD_INITENCPINS_ENC4_B_CHANNEL                                       B   /*!< Signal channel */

/*!
 * @brief Configures ENC pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitEncPins(void);                 /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B1_15 (coord C1), SPI1_SCK_FXIO1_D15 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_SCK_FXIO1_D15_PERIPHERAL       FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_SCK_FXIO1_D15_SIGNAL                IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_SCK_FXIO1_D15_CHANNEL              15U   /*!< Signal channel */

/* GPIO_EMC_B1_16 (coord D3), SPI1_CS_FXIO1_D16 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_CS_FXIO1_D16_PERIPHERAL        FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_CS_FXIO1_D16_SIGNAL                 IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_CS_FXIO1_D16_CHANNEL               16U   /*!< Signal channel */

/* GPIO_EMC_B1_17 (coord B3), SPI1_MISO_FXIO1_D17 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MISO_FXIO1_D17_PERIPHERAL      FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MISO_FXIO1_D17_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MISO_FXIO1_D17_CHANNEL             17U   /*!< Signal channel */

/* GPIO_EMC_B1_18 (coord B4), SPI1_MOSI_FXIO1_D18 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MOSI_FXIO1_D18_PERIPHERAL      FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MOSI_FXIO1_D18_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI1_MOSI_FXIO1_D18_CHANNEL             18U   /*!< Signal channel */

/* GPIO_EMC_B1_19 (coord C4), SPI2_SCK_FXIO1_D19 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_SCK_FXIO1_D19_PERIPHERAL       FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_SCK_FXIO1_D19_SIGNAL                IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_SCK_FXIO1_D19_CHANNEL              19U   /*!< Signal channel */

/* GPIO_EMC_B1_20 (coord C3), SPI2_CS_FXIO1_D20 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_CS_FXIO1_D20_PERIPHERAL        FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_CS_FXIO1_D20_SIGNAL                 IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_CS_FXIO1_D20_CHANNEL               20U   /*!< Signal channel */

/* GPIO_EMC_B1_21 (coord G2), SPI2_MISO_FXIO1_D21 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MISO_FXIO1_D21_PERIPHERAL      FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MISO_FXIO1_D21_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MISO_FXIO1_D21_CHANNEL             21U   /*!< Signal channel */

/* GPIO_EMC_B1_22 (coord H2), SPI2_MOSI_FXIO1_D22 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MOSI_FXIO1_D22_PERIPHERAL      FLEXIO1   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MOSI_FXIO1_D22_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI2_MOSI_FXIO1_D22_CHANNEL             22U   /*!< Signal channel */

/* GPIO_AD_04 (coord M13), SPI3_SCK_FXIO2_D04 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_SCK_FXIO2_D04_PERIPHERAL       FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_SCK_FXIO2_D04_SIGNAL                IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_SCK_FXIO2_D04_CHANNEL               4U   /*!< Signal channel */

/* GPIO_AD_05 (coord P13), SPI3_CS_FXIO2_D05 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_CS_FXIO2_D05_PERIPHERAL        FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_CS_FXIO2_D05_SIGNAL                 IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_CS_FXIO2_D05_CHANNEL                5U   /*!< Signal channel */

/* GPIO_AD_26 (coord L14), SPI3_MISO_FXIO2_D26 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MISO_FXIO2_D26_PERIPHERAL      FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MISO_FXIO2_D26_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MISO_FXIO2_D26_CHANNEL             26U   /*!< Signal channel */

/* GPIO_AD_27 (coord N16), SPI3_MOSI_FXIO2_D27 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MOSI_FXIO2_D27_PERIPHERAL      FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MOSI_FXIO2_D27_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI3_MOSI_FXIO2_D27_CHANNEL             27U   /*!< Signal channel */

/* GPIO_AD_28 (coord L17), SPI4_SCK_FXIO2_D28 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_SCK_FXIO2_D28_PERIPHERAL       FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_SCK_FXIO2_D28_SIGNAL                IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_SCK_FXIO2_D28_CHANNEL              28U   /*!< Signal channel */

/* GPIO_AD_29 (coord M17), SPI4_CS_FXIO2_D29 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_CS_FXIO2_D29_PERIPHERAL        FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_CS_FXIO2_D29_SIGNAL                 IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_CS_FXIO2_D29_CHANNEL               29U   /*!< Signal channel */

/* GPIO_AD_30 (coord K17), SPI4_MISO_FXIO2_D30 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MISO_FXIO2_D30_PERIPHERAL      FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MISO_FXIO2_D30_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MISO_FXIO2_D30_CHANNEL             30U   /*!< Signal channel */

/* GPIO_AD_31 (coord J17), SPI4_MOSI_FXIO2_D31 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MOSI_FXIO2_D31_PERIPHERAL      FLEXIO2   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MOSI_FXIO2_D31_SIGNAL               IO   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI4_MOSI_FXIO2_D31_CHANNEL             31U   /*!< Signal channel */

/* GPIO_SNVS_08 (coord N9), SPI_CS_SEL0 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_PERIPHERAL          GPIO13   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_SIGNAL             gpio_io   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_CHANNEL                11U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_GPIO                GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_GPIO_PIN               11U   /*!< GPIO pin number */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_SNVS_GPIO_PIN_MASK  (1U << 11U)   /*!< GPIO pin mask */

/* GPIO_SNVS_09 (coord R11), SPI_CS_SEL1 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_PERIPHERAL          GPIO13   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_SIGNAL             gpio_io   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_CHANNEL                12U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_GPIO                GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_GPIO_PIN               12U   /*!< GPIO pin number */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_SNVS_GPIO_PIN_MASK  (1U << 12U)   /*!< GPIO pin mask */

/* GPIO_LPSR_10 (coord R5), SPI_CS_SEL0 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_PERIPHERAL      GPIO12   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_SIGNAL         gpio_io   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_CHANNEL            10U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_GPIO            GPIO12   /*!< GPIO peripheral base pointer */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_GPIO_PIN           10U   /*!< GPIO pin number */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL0_I2C6_SDA_GPIO_PIN_MASK (1U << 10U) /*!< GPIO pin mask */

/* GPIO_LPSR_11 (coord T5), SPI_CS_SEL1 */
/* Routed pin properties */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_PERIPHERAL  GPIO12   /*!< Peripheral name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_SIGNAL     gpio_io   /*!< Signal name */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_CHANNEL        11U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_GPIO        GPIO12   /*!< GPIO peripheral base pointer */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_GPIO_PIN       11U   /*!< GPIO pin number */
#define BOARD_INITPOWERSTAGESPISPINS_SPI_CS_SEL1_I2C6_SCL_SWO_GPIO_PIN_MASK (1U << 11U) /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPowerStageSPIsPins(void);      /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B1_02 (coord D11), ENET_QOS_RX0 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX0_PERIPHERAL                 ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX0_SIGNAL                   enet_rdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX0_CHANNEL                          0U   /*!< Signal channel */

/* GPIO_DISP_B1_03 (coord E11), ENET_QOS_RX1 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX1_PERIPHERAL                 ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX1_SIGNAL                   enet_rdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX1_CHANNEL                          1U   /*!< Signal channel */

/* GPIO_DISP_B1_04 (coord E10), ENET_QOS_RX2 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX2_PERIPHERAL                 ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX2_SIGNAL                   enet_rdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX2_CHANNEL                          2U   /*!< Signal channel */

/* GPIO_DISP_B1_05 (coord C11), ENET_QOS_RX3 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX3_PERIPHERAL                 ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX3_SIGNAL                   enet_rdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX3_CHANNEL                          3U   /*!< Signal channel */

/* GPIO_DISP_B1_09 (coord C13), ENET_QOS_TX0 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX0_BOOT_CFG3_PERIPHERAL       ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX0_BOOT_CFG3_SIGNAL         enet_tdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX0_BOOT_CFG3_CHANNEL                0U   /*!< Signal channel */

/* GPIO_DISP_B1_08 (coord A15), ENET_QOS_TX1 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX1_BOOT_CFG2_PERIPHERAL       ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX1_BOOT_CFG2_SIGNAL         enet_tdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX1_BOOT_CFG2_CHANNEL                1U   /*!< Signal channel */

/* GPIO_DISP_B1_07 (coord E12), ENET_QOS_TX2 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX2_BOOT_CFG1_PERIPHERAL       ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX2_BOOT_CFG1_SIGNAL         enet_tdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX2_BOOT_CFG1_CHANNEL                2U   /*!< Signal channel */

/* GPIO_DISP_B1_06 (coord D10), ENET_QOS_TX3 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX3_BOOT_CFG0_PERIPHERAL       ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX3_BOOT_CFG0_SIGNAL         enet_tdata   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX3_BOOT_CFG0_CHANNEL                3U   /*!< Signal channel */

/* GPIO_DISP_B1_11 (coord A14), ENET_QOS_TX_CLK */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX_CLK_BOOT_CFG5_PERIPHERAL    ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX_CLK_BOOT_CFG5_SIGNAL     enet_tx_clk   /*!< Signal name */

/* GPIO_DISP_B1_01 (coord D13), ENET_QOS_RX_CLK */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX_CLK_PERIPHERAL              ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX_CLK_SIGNAL               enet_rx_clk   /*!< Signal name */

/* GPIO_DISP_B1_00 (coord E13), ENET_QOS_RX_EN */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX_EN_PERIPHERAL               ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_RX_EN_SIGNAL                 enet_rx_en   /*!< Signal name */

/* GPIO_DISP_B1_10 (coord B14), ENET_QOS_TX_EN */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX_EN_BOOT_CFG4_PERIPHERAL     ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_TX_EN_BOOT_CFG4_SIGNAL       enet_tx_en   /*!< Signal name */

/* GPIO_EMC_B2_19 (coord U2), ENET_QOS_MDC_3V3 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_MDC_3V3_PERIPHERAL             ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_MDC_3V3_SIGNAL                 enet_mdc   /*!< Signal name */

/* GPIO_EMC_B2_20 (coord R3), ENET_QOS_MDIO_3V3 */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_MDIO_3V3_PERIPHERAL            ENET_QOS   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_MDIO_3V3_SIGNAL               enet_mdio   /*!< Signal name */

/* GPIO_EMC_B2_18 (coord N3), ENET_QOS_PHY_INTB */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_INTB_PERIPHERAL               GPIO2   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_INTB_SIGNAL             gpio_mux_io   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_INTB_CHANNEL                    28U   /*!< Signal channel */

/* GPIO_LPSR_12 (coord U5), ENET_QOS_PHY_RST_B */
/* Routed pin properties */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_RST_B_PERIPHERAL              GPIO6   /*!< Peripheral name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_RST_B_SIGNAL            gpio_mux_io   /*!< Signal name */
#define BOARD_INITTSNENET1GPINS_ENET_QOS_PHY_RST_B_CHANNEL                   12U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitTsnEnet1GPins(void);           /* Function assigned for the Cortex-M7F */

/* GPIO_LPSR_14 (coord T6), SWD_CLK */
/* Routed pin properties */
#define BOARD_INITDEBUGPINS_SWD_CLK_JTAG_CLK_PERIPHERAL                     JTAG   /*!< Peripheral name */
#define BOARD_INITDEBUGPINS_SWD_CLK_JTAG_CLK_SIGNAL                          TCK   /*!< Signal name */

/* GPIO_LPSR_15 (coord U7), SWD_IO */
/* Routed pin properties */
#define BOARD_INITDEBUGPINS_SWD_DIO_JTAG_TMS_PERIPHERAL                     JTAG   /*!< Peripheral name */
#define BOARD_INITDEBUGPINS_SWD_DIO_JTAG_TMS_SIGNAL                          TMS   /*!< Signal name */

/* GPIO_LPSR_13 (coord U6), JTAG_MOD */
/* Routed pin properties */
#define BOARD_INITDEBUGPINS_JTAG_MOD_PERIPHERAL                             JTAG   /*!< Peripheral name */
#define BOARD_INITDEBUGPINS_JTAG_MOD_SIGNAL                                  MOD   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDebugPins(void);               /* Function assigned for the Cortex-M7F */

/* GPIO_SD_B1_05 (coord A16), SD1_D3 */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_D3_PERIPHERAL                                USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_D3_SIGNAL                                usdhc_data   /*!< Signal name */
#define BOARD_INITSDPINS_SD1_D3_CHANNEL                                       3U   /*!< Signal channel */

/* GPIO_SD_B1_04 (coord B15), SD1_D2 */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_D2_PERIPHERAL                                USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_D2_SIGNAL                                usdhc_data   /*!< Signal name */
#define BOARD_INITSDPINS_SD1_D2_CHANNEL                                       2U   /*!< Signal channel */

/* GPIO_SD_B1_03 (coord B17), SD1_D1 */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_D1_PERIPHERAL                                USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_D1_SIGNAL                                usdhc_data   /*!< Signal name */
#define BOARD_INITSDPINS_SD1_D1_CHANNEL                                       1U   /*!< Signal channel */

/* GPIO_SD_B1_02 (coord C15), SD1_D0 */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_D0_PERIPHERAL                                USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_D0_SIGNAL                                usdhc_data   /*!< Signal name */
#define BOARD_INITSDPINS_SD1_D0_CHANNEL                                       0U   /*!< Signal channel */

/* GPIO_SD_B1_01 (coord D15), SD1_CLK */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_CLK_PERIPHERAL                               USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_CLK_SIGNAL                                usdhc_clk   /*!< Signal name */

/* GPIO_SD_B1_00 (coord B16), SD1_CMD */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_CMD_PERIPHERAL                               USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_CMD_SIGNAL                                usdhc_cmd   /*!< Signal name */

/* GPIO_AD_32 (coord K16), SD1_CD_B */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_CD_B_PERIPHERAL                              USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_CD_B_SIGNAL                              usdhc_cd_b   /*!< Signal name */

/* GPIO_AD_34 (coord J16), SD1_VSELECT */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD1_VSELECT_PERIPHERAL                           USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD1_VSELECT_SIGNAL                        usdhc_vselect   /*!< Signal name */

/* GPIO_AD_35 (coord G17), SD_PWREN_B */
/* Routed pin properties */
#define BOARD_INITSDPINS_SD_PWREN_B_PERIPHERAL                            USDHC1   /*!< Peripheral name */
#define BOARD_INITSDPINS_SD_PWREN_B_SIGNAL                         usdhc_reset_b   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSdPins(void);                  /* Function assigned for the Cortex-M7F */

/* GPIO_SD_B2_08 (coord F15), FLEXSPI1_A_D0 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D0_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D0_SIGNAL           FLEXSPI_A_DATA0   /*!< Signal name */

/* GPIO_SD_B2_09 (coord H15), FLEXSPI1_A_D1 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D1_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D1_SIGNAL           FLEXSPI_A_DATA1   /*!< Signal name */

/* GPIO_SD_B2_10 (coord H14), FLEXSPI1_A_D2 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D2_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D2_SIGNAL           FLEXSPI_A_DATA2   /*!< Signal name */

/* GPIO_SD_B2_11 (coord F16), FLEXSPI1_A_D3 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D3_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_D3_SIGNAL           FLEXSPI_A_DATA3   /*!< Signal name */

/* GPIO_SD_B2_05 (coord E14), FLEXSPI1_A_DQS */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_DQS_PERIPHERAL             FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_DQS_SIGNAL            FLEXSPI_A_DQS   /*!< Signal name */

/* GPIO_SD_B2_07 (coord G14), FLEXSPI1_A_CLK */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_CLK_PERIPHERAL             FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_CLK_SIGNAL           FLEXSPI_A_SCLK   /*!< Signal name */

/* GPIO_SD_B2_03 (coord E15), FLEXSPI1_B_D0 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D0_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D0_SIGNAL           FLEXSPI_B_DATA0   /*!< Signal name */

/* GPIO_SD_B2_02 (coord H13), FLEXSPI1_B_D1 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D1_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D1_SIGNAL           FLEXSPI_B_DATA1   /*!< Signal name */

/* GPIO_SD_B2_01 (coord J14), FLEXSPI1_B_D2 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D2_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D2_SIGNAL           FLEXSPI_B_DATA2   /*!< Signal name */

/* GPIO_SD_B2_00 (coord J15), FLEXSPI1_B_D3 */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D3_PERIPHERAL              FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_B_D3_SIGNAL           FLEXSPI_B_DATA3   /*!< Signal name */

/* GPIO_SD_B2_04 (coord F14), FLEXSPI1_A_SS1_B_B_CLK */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_SS1_B_B_CLK_PERIPHERAL     FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_SS1_B_B_CLK_SIGNAL  FLEXSPI_A_SS1_B   /*!< Signal name */

/* GPIO_SD_B2_06 (coord F17), FLEXSPI1_A_SS0_B */
/* Routed pin properties */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_SS0_B_PERIPHERAL           FLEXSPI1   /*!< Peripheral name */
#define BOARD_INITXIPFLEXSPI1PINS_FLEXSPI1_A_SS0_B_SIGNAL        FLEXSPI_A_SS0_B   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitXipFlexSPI1Pins(void);         /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B2_10 (coord R2), FLEXSPI2_A_SCK */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_SCK_PERIPHERAL             FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_SCK_SIGNAL           FLEXSPI_A_SCLK   /*!< Signal name */

/* GPIO_EMC_B2_11 (coord L4), FLEXSPI2_A_SS_B */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_SS_B_PERIPHERAL            FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_SS_B_SIGNAL         FLEXSPI_A_SS0_B   /*!< Signal name */

/* GPIO_EMC_B2_13 (coord K5), FLEXSPI2_A_D0 */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D0_PERIPHERAL              FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D0_SIGNAL           FLEXSPI_A_DATA0   /*!< Signal name */

/* GPIO_EMC_B2_14 (coord M4), FLEXSPI2_A_D1 */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D1_PERIPHERAL              FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D1_SIGNAL           FLEXSPI_A_DATA1   /*!< Signal name */

/* GPIO_EMC_B2_15 (coord L2), FLEXSPI2_A_D2 */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D2_PERIPHERAL              FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D2_SIGNAL           FLEXSPI_A_DATA2   /*!< Signal name */

/* GPIO_EMC_B2_16 (coord P2), FLEXSPI2_A_D3 */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D3_PERIPHERAL              FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_D3_SIGNAL           FLEXSPI_A_DATA3   /*!< Signal name */

/* GPIO_EMC_B2_12 (coord M2), FLEXSPI2_A_DQS */
/* Routed pin properties */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_DQS_PERIPHERAL             FLEXSPI2   /*!< Peripheral name */
#define BOARD_INITLOGFLEXSPI2PINS_FLEXSPI2_A_DQS_SIGNAL            FLEXSPI_A_DQS   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitLogFlexSPI2Pins(void);         /* Function assigned for the Cortex-M7F */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSdpUart1Pins(void);            /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B1_40 (coord K1), LPUART6_TX */
/* Routed pin properties */
#define BOARD_INITDEBUGUARTSPINS_LPUART6_TX_CCM_CLKO1_PERIPHERAL         LPUART6   /*!< Peripheral name */
#define BOARD_INITDEBUGUARTSPINS_LPUART6_TX_CCM_CLKO1_SIGNAL                 TXD   /*!< Signal name */

/* GPIO_EMC_B1_41 (coord L1), LPUART6_RX */
/* Routed pin properties */
#define BOARD_INITDEBUGUARTSPINS_LPUART6_RX_CCM_CLKO2_PERIPHERAL         LPUART6   /*!< Peripheral name */
#define BOARD_INITDEBUGUARTSPINS_LPUART6_RX_CCM_CLKO2_SIGNAL                 RXD   /*!< Signal name */

/* GPIO_DISP_B2_08 (coord B5), LPUART8_TX */
/* Routed pin properties */
#define BOARD_INITDEBUGUARTSPINS_LPUART8_TX_PERIPHERAL                   LPUART8   /*!< Peripheral name */
#define BOARD_INITDEBUGUARTSPINS_LPUART8_TX_SIGNAL                           TXD   /*!< Signal name */

/* GPIO_DISP_B2_09 (coord D8), LPUART8_RX */
/* Routed pin properties */
#define BOARD_INITDEBUGUARTSPINS_LPUART8_RX_PERIPHERAL                   LPUART8   /*!< Peripheral name */
#define BOARD_INITDEBUGUARTSPINS_LPUART8_RX_SIGNAL                           RXD   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDebugUartsPins(void);          /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B2_12 (coord B6), SECURE_CAN1_TX */
/* Routed pin properties */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_TX_PERIPHERAL                  CAN1   /*!< Peripheral name */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_TX_SIGNAL                        TX   /*!< Signal name */

/* GPIO_DISP_B2_13 (coord A5), SECURE_CAN1_RX */
/* Routed pin properties */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_RX_PERIPHERAL                  CAN1   /*!< Peripheral name */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_RX_SIGNAL                        RX   /*!< Signal name */

/* GPIO_DISP_B2_14 (coord A7), SECURE_CAN1_STBY */
/* Routed pin properties */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_PERIPHERAL              GPIO11   /*!< Peripheral name */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_SIGNAL                 gpio_io   /*!< Signal name */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_CHANNEL                    15U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_GPIO                    GPIO11   /*!< GPIO peripheral base pointer */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_GPIO_PIN                   15U   /*!< GPIO pin number */
#define BOARD_INITSECURECAN1PINS_SECURE_CAN1_STBY_GPIO_PIN_MASK      (1U << 15U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSecureCan1Pins(void);          /* Function assigned for the Cortex-M7F */

/* GPIO_LPSR_00 (coord N6), CAN3_TX */
/* Routed pin properties */
#define BOARD_INITCANSPINS_CAN3_TX_PERIPHERAL                               CAN3   /*!< Peripheral name */
#define BOARD_INITCANSPINS_CAN3_TX_SIGNAL                                     TX   /*!< Signal name */

/* GPIO_LPSR_01 (coord R6), CAN3_RX */
/* Routed pin properties */
#define BOARD_INITCANSPINS_CAN3_RX_PERIPHERAL                               CAN3   /*!< Peripheral name */
#define BOARD_INITCANSPINS_CAN3_RX_SIGNAL                                     RX   /*!< Signal name */

/* GPIO_LPSR_02 (coord P6), CAN3_STBY */
/* Routed pin properties */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_PERIPHERAL                GPIO12   /*!< Peripheral name */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_SIGNAL                   gpio_io   /*!< Signal name */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_CHANNEL                       2U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_GPIO                      GPIO12   /*!< GPIO peripheral base pointer */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_GPIO_PIN                      2U   /*!< GPIO pin number */
#define BOARD_INITCANSPINS_CAN3_STBY_BOOT_MODE0_GPIO_PIN_MASK         (1U << 2U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitCansPins(void);                /* Function assigned for the Cortex-M7F */

/* GPIO_AD_00 (coord N12), RS485_RXD */
/* Routed pin properties */
#define BOARD_INITRS485PINS_RS485_RXD_PERIPHERAL                         LPUART7   /*!< Peripheral name */
#define BOARD_INITRS485PINS_RS485_RXD_SIGNAL                                 TXD   /*!< Signal name */

/* GPIO_AD_01 (coord R14), RS485_TXD */
/* Routed pin properties */
#define BOARD_INITRS485PINS_RS485_TXD_PERIPHERAL                         LPUART7   /*!< Peripheral name */
#define BOARD_INITRS485PINS_RS485_TXD_SIGNAL                                 RXD   /*!< Signal name */

/* GPIO_AD_03 (coord P15), RS485_DE */
/* Routed pin properties */
#define BOARD_INITRS485PINS_RS485_DE_PERIPHERAL                          LPUART7   /*!< Peripheral name */
#define BOARD_INITRS485PINS_RS485_DE_SIGNAL                                RTS_B   /*!< Signal name */

/* GPIO_AD_02 (coord R13), RS485_RE */
/* Routed pin properties */
#define BOARD_INITRS485PINS_RS485_RE_PERIPHERAL                          LPUART7   /*!< Peripheral name */
#define BOARD_INITRS485PINS_RS485_RE_SIGNAL                                CTS_B   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitRs485Pins(void);               /* Function assigned for the Cortex-M7F */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitFlexioPins(void);              /* Function assigned for the Cortex-M7F */

/* GPIO_LPSR_06 (coord P8), USER_BUTTON1 */
/* Routed pin properties */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON1_PERIPHERAL                  GPIO6   /*!< Peripheral name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON1_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON1_CHANNEL                        6U   /*!< Signal channel */

/* GPIO_LPSR_07 (coord R8), USER_BUTTON2 */
/* Routed pin properties */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON2_PERIPHERAL                  GPIO6   /*!< Peripheral name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON2_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON2_CHANNEL                        7U   /*!< Signal channel */

/* GPIO_LPSR_08 (coord U8), USER_BUTTON3 */
/* Routed pin properties */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON3_PERIPHERAL                  GPIO6   /*!< Peripheral name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON3_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON3_CHANNEL                        8U   /*!< Signal channel */

/* GPIO_LPSR_09 (coord P5), USER_BUTTON4 */
/* Routed pin properties */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON4_PERIPHERAL                  GPIO6   /*!< Peripheral name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON4_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERBUTTONSPINS_USER_BUTTON4_CHANNEL                        9U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitUserButtonsPins(void);         /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B2_04 (coord C7), USER_LED1 */
/* Routed pin properties */
#define BOARD_INITUSERLEDSPINS_USER_LED1_BOOT_CFG10_PERIPHERAL             GPIO5   /*!< Peripheral name */
#define BOARD_INITUSERLEDSPINS_USER_LED1_BOOT_CFG10_SIGNAL           gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERLEDSPINS_USER_LED1_BOOT_CFG10_CHANNEL                   5U   /*!< Signal channel */

/* GPIO_DISP_B2_05 (coord C9), USER_LED2 */
/* Routed pin properties */
#define BOARD_INITUSERLEDSPINS_USER_LED2_BOOT_CFG11_PERIPHERAL             GPIO5   /*!< Peripheral name */
#define BOARD_INITUSERLEDSPINS_USER_LED2_BOOT_CFG11_SIGNAL           gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERLEDSPINS_USER_LED2_BOOT_CFG11_CHANNEL                   6U   /*!< Signal channel */

/* GPIO_DISP_B2_06 (coord C6), USER_LED3 */
/* Routed pin properties */
#define BOARD_INITUSERLEDSPINS_USER_LED3_PERIPHERAL                        GPIO5   /*!< Peripheral name */
#define BOARD_INITUSERLEDSPINS_USER_LED3_SIGNAL                      gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERLEDSPINS_USER_LED3_CHANNEL                              7U   /*!< Signal channel */

/* GPIO_DISP_B2_07 (coord D6), USER_LED4 */
/* Routed pin properties */
#define BOARD_INITUSERLEDSPINS_USER_LED4_PERIPHERAL                        GPIO5   /*!< Peripheral name */
#define BOARD_INITUSERLEDSPINS_USER_LED4_SIGNAL                      gpio_mux_io   /*!< Signal name */
#define BOARD_INITUSERLEDSPINS_USER_LED4_CHANNEL                              8U   /*!< Signal channel */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitUserLedsPins(void);            /* Function assigned for the Cortex-M7F */

/* GPIO_LPSR_04 (coord N7), SECURITY_I2C5_SDA */
/* Routed pin properties */
#define BOARD_INITSECUREI2CPINS_SECURITY_I2C5_SDA_PERIPHERAL              LPI2C5   /*!< Peripheral name */
#define BOARD_INITSECUREI2CPINS_SECURITY_I2C5_SDA_SIGNAL                     SDA   /*!< Signal name */

/* GPIO_LPSR_05 (coord N8), SECURITY_I2C5_SCL */
/* Routed pin properties */
#define BOARD_INITSECUREI2CPINS_SECURITY_I2C5_SCL_PERIPHERAL              LPI2C5   /*!< Peripheral name */
#define BOARD_INITSECUREI2CPINS_SECURITY_I2C5_SCL_SIGNAL                     SCL   /*!< Signal name */

/* GPIO_LPSR_03 (coord T7), SECURITY_RST */
/* Routed pin properties */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_PERIPHERAL        GPIO12   /*!< Peripheral name */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_SIGNAL           gpio_io   /*!< Signal name */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_CHANNEL               3U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_GPIO              GPIO12   /*!< GPIO peripheral base pointer */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_GPIO_PIN              3U   /*!< GPIO pin number */
#define BOARD_INITSECUREI2CPINS_SECURITY_RST_BOOT_MODE1_GPIO_PIN_MASK (1U << 3U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSecureI2cPins(void);           /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B2_10 (coord D9), I2C3_SCL */
/* Routed pin properties */
#define BOARD_INITI2CPINS_I2C3_SCL_PERIPHERAL                             LPI2C3   /*!< Peripheral name */
#define BOARD_INITI2CPINS_I2C3_SCL_SIGNAL                                    SCL   /*!< Signal name */

/* GPIO_DISP_B2_11 (coord A6), I2C3_SDA */
/* Routed pin properties */
#define BOARD_INITI2CPINS_I2C3_SDA_PERIPHERAL                             LPI2C3   /*!< Peripheral name */
#define BOARD_INITI2CPINS_I2C3_SDA_SIGNAL                                    SDA   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI2cPins(void);                 /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B2_00 (coord E8), DIG_OUT_0 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_0_BOOT_CFG6_PERIPHERAL         GPIO5   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_0_BOOT_CFG6_SIGNAL       gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_0_BOOT_CFG6_CHANNEL               1U   /*!< Signal channel */

/* GPIO_DISP_B2_01 (coord F8), DIG_OUT_1 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_1_BOOT_CFG7_PERIPHERAL         GPIO5   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_1_BOOT_CFG7_SIGNAL       gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_1_BOOT_CFG7_CHANNEL               2U   /*!< Signal channel */

/* GPIO_DISP_B2_02 (coord E9), DIG_OUT_2 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_2_BOOT_CFG8_PERIPHERAL         GPIO5   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_2_BOOT_CFG8_SIGNAL       gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_2_BOOT_CFG8_CHANNEL               3U   /*!< Signal channel */

/* GPIO_DISP_B2_03 (coord D7), DIG_OUT_3 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_3_BOOT_CFG9_PERIPHERAL         GPIO5   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_3_BOOT_CFG9_SIGNAL       gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_3_BOOT_CFG9_CHANNEL               4U   /*!< Signal channel */

/* GPIO_SNVS_00 (coord R10), DIG_OUT_4 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_PERIPHERAL             GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_SIGNAL                gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_CHANNEL                    3U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_GPIO                   GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_GPIO_PIN                   3U   /*!< GPIO pin number */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_4_SNVS_GPIO_PIN_MASK      (1U << 3U)   /*!< GPIO pin mask */

/* GPIO_SNVS_01 (coord P10), DIG_OUT_5 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_PERIPHERAL             GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_SIGNAL                gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_CHANNEL                    4U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_GPIO                   GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_GPIO_PIN                   4U   /*!< GPIO pin number */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_5_SNVS_GPIO_PIN_MASK      (1U << 4U)   /*!< GPIO pin mask */

/* GPIO_SNVS_02 (coord L9), DIG_OUT_6 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_PERIPHERAL             GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_SIGNAL                gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_CHANNEL                    5U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_GPIO                   GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_GPIO_PIN                   5U   /*!< GPIO pin number */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_6_SNVS_GPIO_PIN_MASK      (1U << 5U)   /*!< GPIO pin mask */

/* GPIO_SNVS_03 (coord M10), DIG_OUT_7 */
/* Routed pin properties */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_PERIPHERAL             GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_SIGNAL                gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_CHANNEL                    6U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_GPIO                   GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_GPIO_PIN                   6U   /*!< GPIO pin number */
#define BOARD_INITDIGITALOUTPUTPINS_DIG_OUT_7_SNVS_GPIO_PIN_MASK      (1U << 6U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDigitalOutputPins(void);       /* Function assigned for the Cortex-M7F */

/* GPIO_EMC_B1_38 (coord J1), DIG_INPUT_0 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_0_PERIPHERAL                  GPIO2   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_0_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_0_CHANNEL                        6U   /*!< Signal channel */

/* GPIO_EMC_B1_39 (coord J2), DIG_INPUT_1 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_1_PERIPHERAL                  GPIO2   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_1_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_1_CHANNEL                        7U   /*!< Signal channel */

/* GPIO_EMC_B2_17 (coord T2), DIG_INPUT_2 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_2_PERIPHERAL                  GPIO2   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_2_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_2_CHANNEL                       27U   /*!< Signal channel */

/* GPIO_AD_33 (coord H17), DIG_INPUT_3 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_3_PERIPHERAL                  GPIO4   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_3_SIGNAL                gpio_mux_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_3_CHANNEL                        0U   /*!< Signal channel */

/* GPIO_SNVS_04 (coord N10), DIG_INPUT_4 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_PERIPHERAL            GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_SIGNAL               gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_CHANNEL                   7U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_GPIO                  GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_GPIO_PIN                  7U   /*!< GPIO pin number */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_4_SNVS_GPIO_PIN_MASK     (1U << 7U)   /*!< GPIO pin mask */

/* GPIO_SNVS_05 (coord P9), DIG_INPUT_5 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_PERIPHERAL            GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_SIGNAL               gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_CHANNEL                   8U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_GPIO                  GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_GPIO_PIN                  8U   /*!< GPIO pin number */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_5_SNVS_GPIO_PIN_MASK     (1U << 8U)   /*!< GPIO pin mask */

/* GPIO_SNVS_06 (coord M9), DIG_INPUT_6 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_PERIPHERAL            GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_SIGNAL               gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_CHANNEL                   9U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_GPIO                  GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_GPIO_PIN                  9U   /*!< GPIO pin number */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_6_SNVS_GPIO_PIN_MASK     (1U << 9U)   /*!< GPIO pin mask */

/* GPIO_SNVS_07 (coord R9), DIG_INPUT_7 */
/* Routed pin properties */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_PERIPHERAL            GPIO13   /*!< Peripheral name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_SIGNAL               gpio_io   /*!< Signal name */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_CHANNEL                  10U   /*!< Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_GPIO                  GPIO13   /*!< GPIO peripheral base pointer */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_GPIO_PIN                 10U   /*!< GPIO pin number */
#define BOARD_INITDIGITALINPUTPINS_DIG_INPUT_7_SNVS_GPIO_PIN_MASK    (1U << 10U)   /*!< GPIO pin mask */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDigitalInputPins(void);        /* Function assigned for the Cortex-M7F */

/* GPIO_DISP_B2_15 (coord A4), WDOG_B */
/* Routed pin properties */
#define BOARD_INITWDOGPINS_WDOG_B_PERIPHERAL                               WDOG1   /*!< Peripheral name */
#define BOARD_INITWDOGPINS_WDOG_B_SIGNAL                             wdog_wdog_b   /*!< Signal name */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitWdogPins(void);                /* Function assigned for the Cortex-M7F */

#if defined(__cplusplus)
}
#endif

/*!
 * @}
 */
#endif /* _PIN_MUX_H_ */

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
