From 8c3b675429586a06269866b0639108c9c1aaf667 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Mon, 11 Mar 2019 11:43:49 +0100
Subject: [PATCH 2/3] add ethernet support

---
 arch/arm/dts/stm32mp157a-ugeast-mx.dts | 82 +++++++++++++++++++-------
 1 file changed, 61 insertions(+), 21 deletions(-)

diff --git a/arch/arm/dts/stm32mp157a-ugeast-mx.dts b/arch/arm/dts/stm32mp157a-ugeast-mx.dts
index f980e68..88714a4 100644
--- a/arch/arm/dts/stm32mp157a-ugeast-mx.dts
+++ b/arch/arm/dts/stm32mp157a-ugeast-mx.dts
@@ -71,31 +71,32 @@
 &pinctrl {
     u-boot,dm-pre-reloc;
     eth1_pins_mx: eth1_mx-0 {
-        pins1 {
-            pinmux = <STM32_PINMUX('A', 1, AF0)>, /* ETH1_CLK */
-                     <STM32_PINMUX('C', 1, AF11)>, /* ETH1_MDC */
-                     <STM32_PINMUX('G', 13, AF11)>, /* ETH1_TXD0 */
-                     <STM32_PINMUX('G', 14, AF11)>; /* ETH1_TXD1 */
-            bias-disable;
-            drive-push-pull;
-            slew-rate = <1>;
-        };
-        pins2 {
-            pinmux = <STM32_PINMUX('A', 2, AF11)>; /* ETH1_MDIO */
-            bias-disable;
+				pins {
+					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
+						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
+						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
+						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
+						 <STM32_PINMUX('C', 4, AF11)>, /* ETH_RX_D0 */
+						 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RX_D1 */
+						 <STM32_PINMUX('G', 13, AF11)>, /* ETH_TX_D0 */
+						 <STM32_PINMUX('G', 14, AF11)>; /* ETH_TX_D1 */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <3>;
+				};
+    };
+
+    eth_res: eth_res-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 13, GPIO)>;
+            bias-pull-up;
             drive-push-pull;
+            output-high;
             slew-rate = <0>;
         };
-        pins3 {
-            pinmux = <STM32_PINMUX('A', 7, AF11)>, /* ETH1_CRS_DV */
-                     <STM32_PINMUX('C', 4, AF11)>, /* ETH1_RXD0 */
-                     <STM32_PINMUX('C', 5, AF11)>; /* ETH1_RXD1 */
-            bias-disable;
-        };
-        pins4 {
-            pinmux = <STM32_PINMUX('B', 11, AF11)>; /* ETH1_TX_EN */
-        };
     };
+
     fdcan1_pins_mx: fdcan1_mx-0 {
         pins1 {
             pinmux = <STM32_PINMUX('I', 9, AF9)>; /* FDCAN1_RX */
@@ -720,5 +721,44 @@
 	};
 };
 
+&ethernet0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&eth1_pins_mx  &eth_res>;
+	phy-mode = "rmii";
+	max-speed = <100>;
+	phy-handle = <&phy0>;
+	snps,ps-speed = <100>;
+    st,eth_ref_clk_sel;
+	status = "okay";
+    
+    clock-names = "stmmaceth",
+                "mac-clk-tx",
+                "mac-clk-rx",
+                "ethstp",
+                "syscfg-clk",
+                "eth-ck";
+
+    clocks = <&rcc ETHMAC>,
+            <&rcc ETHTX>,
+            <&rcc ETHRX>,
+            <&rcc ETHSTP>,
+            <&rcc SYSCFG>,
+            <&rcc ETHCK>;
+	
+    mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		snps,reset-gpio = <&gpioa 13 0>;
+		snps,reset-delays-us = <25>;
+		snps,reset-active-low;
+
+		phy0: ethernet-phy-0 {
+			reg = <0>;
+		};
+	};
+};
+
+
 /* USER CODE END addons */
 
-- 
2.17.1

