// Seed: 1705328499
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3
);
  assign id_3 = id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd27,
    parameter id_8  = 32'd90
) (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_16,
    output wire id_4,
    input wand id_5,
    output uwire id_6,
    output uwire id_7,
    input wor _id_8,
    input wor id_9,
    input uwire id_10,
    input uwire _id_11,
    output uwire id_12,
    input supply0 id_13,
    output wand id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_12,
      id_14
  );
  logic [id_11 : id_8] id_18;
  ;
endmodule
