`timescale 1ns / 1ps

module counter_10000 (
    input clk,
    input rst,
    input btnL,
    input btnR,
    input btnD,
    output [3:0] fnd_com, //segment 위치
    output [7:0] fnd_data //한자리 decimal
);

    wire [13:0] w_tick_counter; //9999
    wire w_run_stop, w_clear, w_mode;
    wire w_btnR, w_btnL, w_btnD;

    button_debounce U_BD_RUNSTOP (
    .clk(clk),
    .rst(rst),
    .i_btn(btnR),
    .o_btn(w_btnR)
    );

    button_debounce U_BD_CLEAR (
    .clk(clk),
    .rst(rst),
    .i_btn(btnL),
    .o_btn(w_btnL)
    );

    button_debounce U_BD_MODE (
    .clk(clk),
    .rst(rst),
    .i_btn(btnD),
    .o_btn(w_btnD)
    );

    cnt_unit U_CONTROL_UNIT (
    .clk(clk),
    .rst(rst),
    .i_mode(w_btnD),
    .i_clear(w_btnL),
    .i_run_stop(w_btnR),
    .o_run_stop(w_run_stop),
    .o_clear(w_clear),
    .o_mode(w_mode)
    );

    fnd_controller U_FND_CNTL (
    .clk(clk),
    .rst(rst),
    .fnd_in(w_tick_counter),
    .fnd_com(fnd_com),
    .fnd_data(fnd_data)
);

    datapath U_DATAPATH (
    .clk(clk),
    .rst(rst),
    .i_run_stop(w_run_stop),
    .i_clear(w_clear),
    .i_mode(w_mode),
    .tick_counter(w_tick_counter)
);
/*
control_unit U_CNT (
    .clk(clk),
    .rst(rst),
    .sw(sw), //control unit
    .i_run_stop(o_run_stop),
    .i_clear(o_clear),
    .updown(updown)
);*/
endmodule

/*
module control_unit (
    input clk,
    input rst,
    input [2:0] sw, //control unit
    output reg runstop,
    output reg clear,
    output reg updown
);

    always @(posedge clk, posedge rst) begin
        if(rst) begin
            runstop <= 1'b0;
            clear <= 1'b1; //초기화
            updown <= 1'b0;
        end else begin
            runstop <= sw[0]; //run
            clear <= sw[1]; //초기화
            updown <= sw[2]; //down
        end
    end
endmodule
*/

module datapath (
    input clk,
    input rst,
    input i_run_stop,
    input i_clear,
    input i_mode,
    output [13:0] tick_counter
);

    wire w_tick_10hz;  //밑에 두 모듈끼리 연결

    tick_counter U_TICK_COUNTER (
        .clk(clk),
        .rst(rst),
        .i_tick(w_tick_10hz),
        .i_clear(i_clear),
        .i_mode(i_mode),
        .o_tick_counter(tick_counter)
    );

    clk_tick_gen U_CLK_TICK_GEN (
        .clk(clk),
        .rst(rst),
        .i_run_stop(i_run_stop),
        .i_clear(i_clear),
        .o_tick(w_tick_10hz)
    );
endmodule


module tick_counter (
    input clk,
    input rst,
    input i_tick,
    input i_clear,
    input i_mode,
    output [13:0] o_tick_counter
);

    reg [$clog2(10_000)-1:0] tick_counter_reg;
    assign o_tick_counter = tick_counter_reg;

    always @(posedge clk, posedge rst) begin
        if (rst | i_clear) begin
            tick_counter_reg <= 14'd0;  //bit계산 안되면 0 넣어도 됨.
        end else begin
            if (i_tick == 1'b1) begin //up
                if(!i_mode) begin
                    tick_counter_reg <= tick_counter_reg + 1;
                    if (tick_counter_reg == (10_000 - 1)) //9999일 때 0으로 변환
                        tick_counter_reg <= 14'd0;
                end
                else if (i_mode) begin //down
                    tick_counter_reg <= tick_counter_reg - 1;
                    if (tick_counter_reg == 14'd0) //0일 때 9999로 변환
                        tick_counter_reg <= 14'd9999;
                end
            end
        end
    end
endmodule


module clk_tick_gen (
    input clk,
    input rst,
    input i_run_stop,
    input i_clear,
    output reg o_tick
);
    // counter = 100_000_000 / 10_000 -1 : 100Mhz -> 10khz
    reg [$clog2(100_000_000/10_000)-1:0] counter_reg; 

    always @(posedge clk, posedge rst) begin
        if (rst) begin // 초기값 설정
            counter_reg <= 14'd0;
            o_tick <= 1'b0;
        end else begin
            if (i_clear) begin
                counter_reg <= 14'd0;
                o_tick <= 1'b0;
            end
            else if (i_run_stop) begin
                if(counter_reg == 10000-1) begin
                    counter_reg <= 14'd0;
                    o_tick <= 1'b1;
                end else begin
                    counter_reg <= counter_reg + 1;
                    o_tick <= 1'b0;
                end
            end
            else begin
            o_tick <= 1'b0;
            end
        end
    end
endmodule
