<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441210409891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441210409892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 13:13:29 2015 " "Processing started: Wed Sep 02 13:13:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441210409892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441210409892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441210409892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441210410181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410626 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210410626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410629 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210410629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210410631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441210410633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210410633 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"x\";  expecting \"then\" CodecConfig.vhd(29) " "VHDL syntax error at CodecConfig.vhd(29) near text \"x\";  expecting \"then\"" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1441210410636 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" CodecConfig.vhd(30) " "VHDL syntax error at CodecConfig.vhd(30) near text \"if\";  expecting \"process\"" {  } { { "CodecConfig.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CodecConfig.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1441210410636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecconfig.vhd 0 0 " "Found 0 design units, including 0 entities, in source file codecconfig.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441210410636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441210410753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 02 13:13:30 2015 " "Processing ended: Wed Sep 02 13:13:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441210410753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441210410753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441210410753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441210410753 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441210411335 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441030987545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441030987545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:23:07 2015 " "Processing started: Mon Aug 31 11:23:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441030987545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441030987545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441030987545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441030987825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codecsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODECSystem-CODECarch " "Found design unit 1: CODECSystem-CODECarch" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988255 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODECSystem " "Found entity 1: CODECSystem" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441030988255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dasystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dasystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DASystem-DAArch " "Found design unit 1: DASystem-DAArch" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""} { "Info" "ISGN_ENTITY_NAME" "1 DASystem " "Found entity 1: DASystem" {  } { { "DASystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/DASystem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider32 " "Found entity 1: ClockDivider32" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider64 " "Found entity 1: ClockDivider64" {  } { { "ClockDivider64.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441030988265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CODECSystem " "Elaborating entity \"CODECSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441030988295 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] CODECSystem.vhd(64) " "Inferred latch for \"led\[0\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] CODECSystem.vhd(64) " "Inferred latch for \"led\[1\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] CODECSystem.vhd(64) " "Inferred latch for \"led\[2\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] CODECSystem.vhd(64) " "Inferred latch for \"led\[3\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] CODECSystem.vhd(64) " "Inferred latch for \"led\[4\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] CODECSystem.vhd(64) " "Inferred latch for \"led\[5\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] CODECSystem.vhd(64) " "Inferred latch for \"led\[6\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] CODECSystem.vhd(64) " "Inferred latch for \"led\[7\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[8\] CODECSystem.vhd(64) " "Inferred latch for \"led\[8\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[9\] CODECSystem.vhd(64) " "Inferred latch for \"led\[9\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[10\] CODECSystem.vhd(64) " "Inferred latch for \"led\[10\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[11\] CODECSystem.vhd(64) " "Inferred latch for \"led\[11\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[12\] CODECSystem.vhd(64) " "Inferred latch for \"led\[12\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[13\] CODECSystem.vhd(64) " "Inferred latch for \"led\[13\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[14\] CODECSystem.vhd(64) " "Inferred latch for \"led\[14\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[15\] CODECSystem.vhd(64) " "Inferred latch for \"led\[15\]\" at CODECSystem.vhd(64)" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1441030988295 "|CODECSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider32 ClockDivider32:CLKD1 " "Elaborating entity \"ClockDivider32\" for hierarchy \"ClockDivider32:CLKD1\"" {  } { { "CODECSystem.vhd" "CLKD1" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441030988295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DASystem DASystem:DA " "Elaborating entity \"DASystem\" for hierarchy \"DASystem:DA\"" {  } { { "CODECSystem.vhd" "DA" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441030988305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\]\$latch " "Latch led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[1\]\$latch " "Latch led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[2\]\$latch " "Latch led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[3\]\$latch " "Latch led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[4\]\$latch " "Latch led\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[5\]\$latch " "Latch led\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[6\]\$latch " "Latch led\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[7\]\$latch " "Latch led\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[8\]\$latch " "Latch led\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[9\]\$latch " "Latch led\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[10\]\$latch " "Latch led\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[11\]\$latch " "Latch led\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[12\]\$latch " "Latch led\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[13\]\$latch " "Latch led\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[14\]\$latch " "Latch led\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[15\]\$latch " "Latch led\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i\[1\] " "Ports D and ENA on the latch are fed by the same signal i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1441030988735 ""}  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1441030988735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1441030988835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1441030989335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441030989335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1441030989375 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1441030989375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1441030989375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1441030989375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441030989415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:23:09 2015 " "Processing ended: Mon Aug 31 11:23:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441030989415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441030989415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441030989415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441030989415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441030991755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441030991755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:23:11 2015 " "Processing started: Mon Aug 31 11:23:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441030991755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1441030991755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1441030991755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1441030991835 ""}
{ "Info" "0" "" "Project  = CODECSystem" {  } {  } 0 0 "Project  = CODECSystem" 0 0 "Fitter" 0 0 1441030991835 ""}
{ "Info" "0" "" "Revision = CODECSystem" {  } {  } 0 0 "Revision = CODECSystem" 0 0 "Fitter" 0 0 1441030991835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1441030991915 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CODECSystem EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CODECSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1441030991935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441030992025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441030992025 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1441030992745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1441030992755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1441030992845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1441030992845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 170 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 172 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441030992845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1441030992845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1441030992845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1441030992845 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 39 " "No exact pin location assignment(s) for 7 pins of 39 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1441030993715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CODECSystem.sdc " "Synopsys Design Constraints File file not found: 'CODECSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1441030993965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockDivider32:CLKD1\|inst4  " "Automatically promoted node ClockDivider32:CLKD1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[2\] " "Destination node i\[2\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[3\] " "Destination node i\[3\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i\[1\] " "Destination node i\[1\]" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 54 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockDivider32:CLKD1\|inst4~0 " "Destination node ClockDivider32:CLKD1\|inst4~0" {  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { { 72 624 688 152 "inst4" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockDivider32:CLKD1|inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 116 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCLK~output " "Destination node BCLK~output" {  } { { "CODECSystem.vhd" "" { Text "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/CODECSystem.vhd" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 127 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1441030993975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1441030993975 ""}  } { { "ClockDivider32.bdf" "" { Schematic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/ClockDivider32.bdf" { { 72 624 688 152 "inst4" "" } } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClockDivider32:CLKD1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 0 { 0 ""} 0 50 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1441030993975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1441030994295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1441030994305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1441030994305 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1441030994305 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 1 6 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 1 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1441030994315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1441030994315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1441030994315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 16 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 56 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1441030994315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1441030994315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1441030994315 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DACCLK " "Node \"DACCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DACCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441030994335 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DACDAT " "Node \"DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1441030994335 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1441030994335 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441030994335 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1441030994345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1441030998495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441030998615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1441030998655 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1441031003885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441031003885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1441031004165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 11 { 0 ""} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1441031008045 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1441031008045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441031009925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1441031009925 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1441031009925 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1441031009935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441031010005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441031010355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441031010415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441031010765 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441031011155 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1441031011445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/output_files/CODECSystem.fit.smsg " "Generated suppressed messages file C:/Users/Helder/Documents/GitHub/PI-VI/FPGAProgram/output_files/CODECSystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1441031011505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1148 " "Peak virtual memory: 1148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441031011845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:23:31 2015 " "Processing ended: Mon Aug 31 11:23:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441031011845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441031011845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441031011845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441031011845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1441031014055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441031014055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:23:33 2015 " "Processing started: Mon Aug 31 11:23:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441031014055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1441031014055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1441031014055 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1441031017525 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1441031017645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441031018965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:23:38 2015 " "Processing ended: Mon Aug 31 11:23:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441031018965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441031018965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441031018965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1441031018965 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1441031019545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1441031021305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:23:40 2015 " "Processing started: Mon Aug 31 11:23:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441031021305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441031021305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CODECSystem -c CODECSystem " "Command: quartus_sta CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441031021305 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1441031021395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441031021535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1441031021605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1441031021605 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1441031021805 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CODECSystem.sdc " "Synopsys Design Constraints File file not found: 'CODECSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1441031021875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst3 ClockDivider32:CLKD1\|inst3 " "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst3 ClockDivider32:CLKD1\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst2 ClockDivider32:CLKD1\|inst2 " "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst2 ClockDivider32:CLKD1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst1 ClockDivider32:CLKD1\|inst1 " "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst1 ClockDivider32:CLKD1\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst ClockDivider32:CLKD1\|inst " "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst ClockDivider32:CLKD1\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUCLK CPUCLK " "create_clock -period 1.000 -name CPUCLK CPUCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst3 ClockDivider32:CLKD2\|inst3 " "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst3 ClockDivider32:CLKD2\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst2 ClockDivider32:CLKD2\|inst2 " "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst2 ClockDivider32:CLKD2\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst1 ClockDivider32:CLKD2\|inst1 " "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst1 ClockDivider32:CLKD2\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst ClockDivider32:CLKD2\|inst " "create_clock -period 1.000 -name ClockDivider32:CLKD2\|inst ClockDivider32:CLKD2\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst4 ClockDivider32:CLKD1\|inst4 " "create_clock -period 1.000 -name ClockDivider32:CLKD1\|inst4 ClockDivider32:CLKD1\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i\[0\] i\[0\] " "create_clock -period 1.000 -name i\[0\] i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1441031021875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1441031022515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022515 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1441031022515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1441031022525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1441031022545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1441031022545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.042 " "Worst-case setup slack is -5.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.042             -71.359 i\[0\]  " "   -5.042             -71.359 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -3.454 ClockDivider32:CLKD1\|inst4  " "   -0.892              -3.454 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -0.298 CPUCLK  " "   -0.298              -0.298 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.218 ClockDivider32:CLKD1\|inst3  " "   -0.218              -0.218 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 ClockDivider32:CLKD2\|inst  " "   -0.197              -0.197 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.195 ClockDivider32:CLKD1\|inst  " "   -0.195              -0.195 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.192 ClockDivider32:CLKD1\|inst2  " "   -0.192              -0.192 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 ClockDivider32:CLKD1\|inst1  " "   -0.021              -0.021 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.021 ClockDivider32:CLKD2\|inst2  " "   -0.021              -0.021 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 ClockDivider32:CLKD2\|inst1  " "    0.006               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 ClockDivider32:CLKD2\|inst3  " "    0.210               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031022545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.219 " "Worst-case hold slack is -0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.429 ClockDivider32:CLKD1\|inst4  " "   -0.219              -0.429 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.829 i\[0\]  " "   -0.167              -0.829 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CPUCLK  " "    0.170               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 ClockDivider32:CLKD2\|inst1  " "    0.170               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 ClockDivider32:CLKD1\|inst1  " "    0.177               0.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 ClockDivider32:CLKD1\|inst  " "    0.183               0.000 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 ClockDivider32:CLKD1\|inst2  " "    0.189               0.000 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 ClockDivider32:CLKD2\|inst2  " "    0.192               0.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ClockDivider32:CLKD2\|inst  " "    0.193               0.000 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 ClockDivider32:CLKD1\|inst3  " "    0.275               0.000 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 ClockDivider32:CLKD2\|inst3  " "    0.445               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031022555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031022555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031022555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CPUCLK  " "   -3.000              -4.285 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 ClockDivider32:CLKD1\|inst4  " "   -1.285             -11.565 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst1  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst2  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst3  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst1  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst2  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst3  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 i\[0\]  " "    0.354               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031022565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1441031022755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1441031022785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1441031023237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1441031023279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1441031023279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.709 " "Worst-case setup slack is -4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.709             -65.461 i\[0\]  " "   -4.709             -65.461 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -2.869 ClockDivider32:CLKD1\|inst4  " "   -0.722              -2.869 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.172 CPUCLK  " "   -0.172              -0.172 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.133 ClockDivider32:CLKD1\|inst3  " "   -0.133              -0.133 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.122 ClockDivider32:CLKD2\|inst  " "   -0.122              -0.122 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.119 ClockDivider32:CLKD1\|inst  " "   -0.119              -0.119 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.118 ClockDivider32:CLKD1\|inst2  " "   -0.118              -0.118 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 ClockDivider32:CLKD1\|inst1  " "    0.028               0.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 ClockDivider32:CLKD2\|inst2  " "    0.031               0.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 ClockDivider32:CLKD2\|inst1  " "    0.059               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 ClockDivider32:CLKD2\|inst3  " "    0.297               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.169 " "Worst-case hold slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.714 i\[0\]  " "   -0.169              -0.714 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.211 ClockDivider32:CLKD1\|inst4  " "   -0.111              -0.211 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 CPUCLK  " "    0.098               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 ClockDivider32:CLKD1\|inst1  " "    0.141               0.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 ClockDivider32:CLKD2\|inst1  " "    0.147               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 ClockDivider32:CLKD1\|inst  " "    0.156               0.000 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 ClockDivider32:CLKD2\|inst2  " "    0.156               0.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 ClockDivider32:CLKD1\|inst2  " "    0.159               0.000 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 ClockDivider32:CLKD2\|inst  " "    0.163               0.000 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 ClockDivider32:CLKD1\|inst3  " "    0.247               0.000 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 ClockDivider32:CLKD2\|inst3  " "    0.398               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031023298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031023300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CPUCLK  " "   -3.000              -4.285 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 ClockDivider32:CLKD1\|inst4  " "   -1.285             -11.565 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst1  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst2  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD1\|inst3  " "   -1.285              -1.285 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst1  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst2  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ClockDivider32:CLKD2\|inst3  " "   -1.285              -1.285 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 i\[0\]  " "    0.406               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1441031023528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1441031023677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1441031023677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.182 " "Worst-case setup slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182             -28.579 i\[0\]  " "   -2.182             -28.579 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 ClockDivider32:CLKD1\|inst4  " "   -0.149              -0.149 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 CPUCLK  " "    0.111               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 ClockDivider32:CLKD1\|inst3  " "    0.159               0.000 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 ClockDivider32:CLKD2\|inst  " "    0.174               0.000 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 ClockDivider32:CLKD1\|inst  " "    0.176               0.000 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ClockDivider32:CLKD1\|inst2  " "    0.179               0.000 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 ClockDivider32:CLKD2\|inst2  " "    0.261               0.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 ClockDivider32:CLKD1\|inst1  " "    0.273               0.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ClockDivider32:CLKD2\|inst1  " "    0.288               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 ClockDivider32:CLKD2\|inst3  " "    0.626               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.445 ClockDivider32:CLKD1\|inst4  " "   -0.201              -0.445 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.788 i\[0\]  " "   -0.152              -0.788 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 ClockDivider32:CLKD2\|inst1  " "    0.067               0.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 CPUCLK  " "    0.077               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 ClockDivider32:CLKD1\|inst  " "    0.082               0.000 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 ClockDivider32:CLKD1\|inst2  " "    0.083               0.000 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 ClockDivider32:CLKD1\|inst1  " "    0.087               0.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 ClockDivider32:CLKD2\|inst  " "    0.090               0.000 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 ClockDivider32:CLKD2\|inst2  " "    0.101               0.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 ClockDivider32:CLKD1\|inst3  " "    0.110               0.000 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 ClockDivider32:CLKD2\|inst3  " "    0.208               0.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031023701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1441031023707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.082 CPUCLK  " "   -3.000              -4.082 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 ClockDivider32:CLKD1\|inst4  " "   -1.000              -9.000 ClockDivider32:CLKD1\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD1\|inst  " "   -1.000              -1.000 ClockDivider32:CLKD1\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD1\|inst1  " "   -1.000              -1.000 ClockDivider32:CLKD1\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD1\|inst2  " "   -1.000              -1.000 ClockDivider32:CLKD1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD1\|inst3  " "   -1.000              -1.000 ClockDivider32:CLKD1\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD2\|inst  " "   -1.000              -1.000 ClockDivider32:CLKD2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD2\|inst1  " "   -1.000              -1.000 ClockDivider32:CLKD2\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD2\|inst2  " "   -1.000              -1.000 ClockDivider32:CLKD2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ClockDivider32:CLKD2\|inst3  " "   -1.000              -1.000 ClockDivider32:CLKD2\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 i\[0\]  " "    0.368               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1441031023713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1441031024371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1441031024371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441031024481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:23:44 2015 " "Processing ended: Mon Aug 31 11:23:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441031024481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441031024481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441031024481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441031024481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441031026733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441031026733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 11:23:46 2015 " "Processing started: Mon Aug 31 11:23:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441031026733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441031026733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CODECSystem -c CODECSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441031026733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CODECSystem.vo C:/Users/Helder/Documents/PI-VI/FPGAProgram/simulation/qsim// simulation " "Generated file CODECSystem.vo in folder \"C:/Users/Helder/Documents/PI-VI/FPGAProgram/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1441031027117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441031027177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 11:23:47 2015 " "Processing ended: Mon Aug 31 11:23:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441031027177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441031027177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441031027177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441031027177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441031027840 ""}
>>>>>>> Stashed changes
