Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 13 16:19:11 2019
| Host         : DESKTOP-PRBRFBN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0 | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG |                                                        | rst_IBUF         |                4 |              9 |
|  clk_IBUF_BUFG | design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0     | rst_IBUF         |                5 |             20 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+


