<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro pwm.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro pwm.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae22ba310216723862ab9f5ea47b7ba4f" id="r_ae22ba310216723862ab9f5ea47b7ba4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae22ba310216723862ab9f5ea47b7ba4f">PWM_CH0_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae22ba310216723862ab9f5ea47b7ba4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16401a006b22b48c0f726f94774928ff" id="r_a16401a006b22b48c0f726f94774928ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16401a006b22b48c0f726f94774928ff">PWM_CH0_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a16401a006b22b48c0f726f94774928ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8796b31b821fd19e25dcd9591fc94e04" id="r_a8796b31b821fd19e25dcd9591fc94e04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8796b31b821fd19e25dcd9591fc94e04">PWM_CH0_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8796b31b821fd19e25dcd9591fc94e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af558f785da5eac785bc162fdc1d5a8c9" id="r_af558f785da5eac785bc162fdc1d5a8c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af558f785da5eac785bc162fdc1d5a8c9">PWM_CH0_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af558f785da5eac785bc162fdc1d5a8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea44b6879c8d37565151e28d85306574" id="r_aea44b6879c8d37565151e28d85306574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea44b6879c8d37565151e28d85306574">PWM_CH0_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aea44b6879c8d37565151e28d85306574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c61ed3d0fca342fc83049ee0cc0cf1" id="r_a35c61ed3d0fca342fc83049ee0cc0cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35c61ed3d0fca342fc83049ee0cc0cf1">PWM_CH0_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35c61ed3d0fca342fc83049ee0cc0cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e9b2f3db07ed485454a4d116fe0f1c" id="r_a10e9b2f3db07ed485454a4d116fe0f1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10e9b2f3db07ed485454a4d116fe0f1c">PWM_CH0_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a10e9b2f3db07ed485454a4d116fe0f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa503e783d47a66e4a6296471908fb0" id="r_aafa503e783d47a66e4a6296471908fb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aafa503e783d47a66e4a6296471908fb0">PWM_CH0_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aafa503e783d47a66e4a6296471908fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7c935570bee5881369484dccef55d2" id="r_aea7c935570bee5881369484dccef55d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea7c935570bee5881369484dccef55d2">PWM_CH0_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aea7c935570bee5881369484dccef55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9840a08b8818f71332a24bbd0e0e886" id="r_af9840a08b8818f71332a24bbd0e0e886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9840a08b8818f71332a24bbd0e0e886">PWM_CH0_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:af9840a08b8818f71332a24bbd0e0e886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fd88fc3f67e923cf423b2f0233ac1e" id="r_a51fd88fc3f67e923cf423b2f0233ac1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a51fd88fc3f67e923cf423b2f0233ac1e">PWM_CH0_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a51fd88fc3f67e923cf423b2f0233ac1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c7e06f841e75ba97fa198eea2e0bc5" id="r_a00c7e06f841e75ba97fa198eea2e0bc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a00c7e06f841e75ba97fa198eea2e0bc5">PWM_CH0_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a00c7e06f841e75ba97fa198eea2e0bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e5a54113fd3224be236e32dd29937d" id="r_a73e5a54113fd3224be236e32dd29937d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a73e5a54113fd3224be236e32dd29937d">PWM_CH0_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a73e5a54113fd3224be236e32dd29937d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98fa271147e56664c01e02315ba0428" id="r_ac98fa271147e56664c01e02315ba0428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac98fa271147e56664c01e02315ba0428">PWM_CH0_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac98fa271147e56664c01e02315ba0428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6aec0141d674a85aa197f600f21d95" id="r_a1b6aec0141d674a85aa197f600f21d95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1b6aec0141d674a85aa197f600f21d95">PWM_CH0_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a1b6aec0141d674a85aa197f600f21d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae747188c4fd668ab7318380d5312c3" id="r_a9ae747188c4fd668ab7318380d5312c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ae747188c4fd668ab7318380d5312c3">PWM_CH0_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9ae747188c4fd668ab7318380d5312c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fba3011d675da608152c98d5a02e49b" id="r_a1fba3011d675da608152c98d5a02e49b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1fba3011d675da608152c98d5a02e49b">PWM_CH0_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1fba3011d675da608152c98d5a02e49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32589e93010cd02de15afdb8261a4e91" id="r_a32589e93010cd02de15afdb8261a4e91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32589e93010cd02de15afdb8261a4e91">PWM_CH0_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32589e93010cd02de15afdb8261a4e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3402826397485120bd06aed7de706de8" id="r_a3402826397485120bd06aed7de706de8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3402826397485120bd06aed7de706de8">PWM_CH0_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3402826397485120bd06aed7de706de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a818d6741f41370dd77acb22287b7a" id="r_a17a818d6741f41370dd77acb22287b7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17a818d6741f41370dd77acb22287b7a">PWM_CH0_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a17a818d6741f41370dd77acb22287b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab6945e27527b9f4c13365813dd8559" id="r_acab6945e27527b9f4c13365813dd8559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acab6945e27527b9f4c13365813dd8559">PWM_CH0_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acab6945e27527b9f4c13365813dd8559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1470637ace8fd3c671e2c1817002f9b6" id="r_a1470637ace8fd3c671e2c1817002f9b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1470637ace8fd3c671e2c1817002f9b6">PWM_CH0_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1470637ace8fd3c671e2c1817002f9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8536897c003c8fb34a62c51b5fb88" id="r_a75f8536897c003c8fb34a62c51b5fb88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75f8536897c003c8fb34a62c51b5fb88">PWM_CH0_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75f8536897c003c8fb34a62c51b5fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89db09c4802ed62233c53ca83748f3b0" id="r_a89db09c4802ed62233c53ca83748f3b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89db09c4802ed62233c53ca83748f3b0">PWM_CH0_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a89db09c4802ed62233c53ca83748f3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a0d972b0d97a23e1ed838d9f5a71b2" id="r_a28a0d972b0d97a23e1ed838d9f5a71b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a28a0d972b0d97a23e1ed838d9f5a71b2">PWM_CH0_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28a0d972b0d97a23e1ed838d9f5a71b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f923ffa80bdfea7f78104ff8877dad" id="r_ab0f923ffa80bdfea7f78104ff8877dad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab0f923ffa80bdfea7f78104ff8877dad">PWM_CH0_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ab0f923ffa80bdfea7f78104ff8877dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783b11b664a4af77b55ca8728a0d30d1" id="r_a783b11b664a4af77b55ca8728a0d30d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a783b11b664a4af77b55ca8728a0d30d1">PWM_CH0_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a783b11b664a4af77b55ca8728a0d30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12089c6a09f97c76a6e60bb33f7598d9" id="r_a12089c6a09f97c76a6e60bb33f7598d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12089c6a09f97c76a6e60bb33f7598d9">PWM_CH0_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a12089c6a09f97c76a6e60bb33f7598d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c3e56c06a53cb6711f2c1f9b848545" id="r_ae1c3e56c06a53cb6711f2c1f9b848545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1c3e56c06a53cb6711f2c1f9b848545">PWM_CH0_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae1c3e56c06a53cb6711f2c1f9b848545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ff0d466a39afd165589b691fef7874" id="r_a54ff0d466a39afd165589b691fef7874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54ff0d466a39afd165589b691fef7874">PWM_CH0_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a54ff0d466a39afd165589b691fef7874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97daf7689c8e8a3e9cdd522fb44eef31" id="r_a97daf7689c8e8a3e9cdd522fb44eef31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97daf7689c8e8a3e9cdd522fb44eef31">PWM_CH0_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a97daf7689c8e8a3e9cdd522fb44eef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1f4bf66910da4448ee29fe8b47e759" id="r_a7d1f4bf66910da4448ee29fe8b47e759"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d1f4bf66910da4448ee29fe8b47e759">PWM_CH0_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7d1f4bf66910da4448ee29fe8b47e759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1b9a264fa8b96a8db98567c2e05452" id="r_a8f1b9a264fa8b96a8db98567c2e05452"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8f1b9a264fa8b96a8db98567c2e05452">PWM_CH0_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a8f1b9a264fa8b96a8db98567c2e05452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af182cc16f672c233ab094d13c1317ecd" id="r_af182cc16f672c233ab094d13c1317ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af182cc16f672c233ab094d13c1317ecd">PWM_CH0_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af182cc16f672c233ab094d13c1317ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc713ccf4b23d635db648c150112c4e" id="r_aadc713ccf4b23d635db648c150112c4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aadc713ccf4b23d635db648c150112c4e">PWM_CH0_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aadc713ccf4b23d635db648c150112c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98007608b77b01bba2275c50e88500c" id="r_ae98007608b77b01bba2275c50e88500c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae98007608b77b01bba2275c50e88500c">PWM_CH0_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae98007608b77b01bba2275c50e88500c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a9680c32f12fc23d5630317d5966bb" id="r_a73a9680c32f12fc23d5630317d5966bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a73a9680c32f12fc23d5630317d5966bb">PWM_CH0_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a73a9680c32f12fc23d5630317d5966bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c79d63004fe2bc2b005feb92870afff" id="r_a5c79d63004fe2bc2b005feb92870afff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c79d63004fe2bc2b005feb92870afff">PWM_CH0_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5c79d63004fe2bc2b005feb92870afff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8303c7117c32d8213f41369062c2f3c6" id="r_a8303c7117c32d8213f41369062c2f3c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8303c7117c32d8213f41369062c2f3c6">PWM_CH0_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a8303c7117c32d8213f41369062c2f3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a8303c7117c32d8213f41369062c2f3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc9764ce2e5200a81661b64ae25d781" id="r_a9bc9764ce2e5200a81661b64ae25d781"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9bc9764ce2e5200a81661b64ae25d781">PWM_CH0_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a9bc9764ce2e5200a81661b64ae25d781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e6af1d09544288bf12a6fdaa04bc5b" id="r_ae9e6af1d09544288bf12a6fdaa04bc5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae9e6af1d09544288bf12a6fdaa04bc5b">PWM_CH0_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ae9e6af1d09544288bf12a6fdaa04bc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1832947766da4aafe30fcd994214673f" id="r_a1832947766da4aafe30fcd994214673f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1832947766da4aafe30fcd994214673f">PWM_CH0_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1832947766da4aafe30fcd994214673f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7950ee85337c834700cc0a6b669e1b" id="r_a3d7950ee85337c834700cc0a6b669e1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d7950ee85337c834700cc0a6b669e1b">PWM_CH0_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3d7950ee85337c834700cc0a6b669e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967581a2d5f6e391f7f9a10c22c43eff" id="r_a967581a2d5f6e391f7f9a10c22c43eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a967581a2d5f6e391f7f9a10c22c43eff">PWM_CH0_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a967581a2d5f6e391f7f9a10c22c43eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ebdf1ae5c46f09650e083a0be0ead1" id="r_a28ebdf1ae5c46f09650e083a0be0ead1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a28ebdf1ae5c46f09650e083a0be0ead1">PWM_CH0_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28ebdf1ae5c46f09650e083a0be0ead1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18483153695f6b182c6584ee12c4e178" id="r_a18483153695f6b182c6584ee12c4e178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a18483153695f6b182c6584ee12c4e178">PWM_CH0_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a18483153695f6b182c6584ee12c4e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae542f9e4363f88f9a80afd07ce7a45" id="r_abae542f9e4363f88f9a80afd07ce7a45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abae542f9e4363f88f9a80afd07ce7a45">PWM_CH0_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abae542f9e4363f88f9a80afd07ce7a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff8a928974f03abc96f19790cec9e7f" id="r_aaff8a928974f03abc96f19790cec9e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaff8a928974f03abc96f19790cec9e7f">PWM_CH0_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aaff8a928974f03abc96f19790cec9e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d582d22f6862e656600327962abc4e" id="r_a19d582d22f6862e656600327962abc4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a19d582d22f6862e656600327962abc4e">PWM_CH0_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a19d582d22f6862e656600327962abc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97734dbd6ce4b7896e21bdf71e93c275" id="r_a97734dbd6ce4b7896e21bdf71e93c275"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97734dbd6ce4b7896e21bdf71e93c275">PWM_CH0_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a97734dbd6ce4b7896e21bdf71e93c275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ad9039b84493db73edf43b296472cb" id="r_a85ad9039b84493db73edf43b296472cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85ad9039b84493db73edf43b296472cb">PWM_CH0_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a85ad9039b84493db73edf43b296472cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa365d53b5cdef78c327cffcdbca87c23" id="r_aa365d53b5cdef78c327cffcdbca87c23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa365d53b5cdef78c327cffcdbca87c23">PWM_CH0_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa365d53b5cdef78c327cffcdbca87c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5cff4b491ebabafc24846167853146" id="r_a3e5cff4b491ebabafc24846167853146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e5cff4b491ebabafc24846167853146">PWM_CH0_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a3e5cff4b491ebabafc24846167853146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b476b7acd0a676bb28565ec92567622" id="r_a2b476b7acd0a676bb28565ec92567622"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b476b7acd0a676bb28565ec92567622">PWM_CH0_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2b476b7acd0a676bb28565ec92567622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7c30a17f9d61d8564358885f426748" id="r_a3f7c30a17f9d61d8564358885f426748"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3f7c30a17f9d61d8564358885f426748">PWM_CH0_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3f7c30a17f9d61d8564358885f426748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9af7dd063c609c616f7a57c04f4f96" id="r_aef9af7dd063c609c616f7a57c04f4f96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aef9af7dd063c609c616f7a57c04f4f96">PWM_CH0_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef9af7dd063c609c616f7a57c04f4f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65f1680cc2ddc094718ff4542f0c86c" id="r_ab65f1680cc2ddc094718ff4542f0c86c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab65f1680cc2ddc094718ff4542f0c86c">PWM_CH0_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab65f1680cc2ddc094718ff4542f0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e11119d170804e4881aaf19543b00e" id="r_ac9e11119d170804e4881aaf19543b00e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9e11119d170804e4881aaf19543b00e">PWM_CH0_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac9e11119d170804e4881aaf19543b00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc75c111cd984375cfd6da243817e1d" id="r_a9cc75c111cd984375cfd6da243817e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9cc75c111cd984375cfd6da243817e1d">PWM_CH0_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a9cc75c111cd984375cfd6da243817e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca484b48f29253ff50537945d505fb0b" id="r_aca484b48f29253ff50537945d505fb0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca484b48f29253ff50537945d505fb0b">PWM_CH0_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aca484b48f29253ff50537945d505fb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29ebb817f82826de1b783c38c81f79e" id="r_af29ebb817f82826de1b783c38c81f79e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af29ebb817f82826de1b783c38c81f79e">PWM_CH0_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af29ebb817f82826de1b783c38c81f79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac225663f0d3187b4f3f6e69d61d7cd06" id="r_ac225663f0d3187b4f3f6e69d61d7cd06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac225663f0d3187b4f3f6e69d61d7cd06">PWM_CH0_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:ac225663f0d3187b4f3f6e69d61d7cd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82cd57a066ddd40ca59760e9e3960f3" id="r_ae82cd57a066ddd40ca59760e9e3960f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae82cd57a066ddd40ca59760e9e3960f3">PWM_CH0_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae82cd57a066ddd40ca59760e9e3960f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1a51b5354eefec4e8e22bf7b9313b2" id="r_afd1a51b5354eefec4e8e22bf7b9313b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd1a51b5354eefec4e8e22bf7b9313b2">PWM_CH0_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:afd1a51b5354eefec4e8e22bf7b9313b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0831d7c68aa15cd207451612612e797e" id="r_a0831d7c68aa15cd207451612612e797e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0831d7c68aa15cd207451612612e797e">PWM_CH0_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0831d7c68aa15cd207451612612e797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945251dba8a7889b1cb6e59e80dcec0f" id="r_a945251dba8a7889b1cb6e59e80dcec0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a945251dba8a7889b1cb6e59e80dcec0f">PWM_CH0_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a945251dba8a7889b1cb6e59e80dcec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e34c20ed9e7a573155b4a6e47c45312" id="r_a8e34c20ed9e7a573155b4a6e47c45312"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e34c20ed9e7a573155b4a6e47c45312">PWM_CH0_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e34c20ed9e7a573155b4a6e47c45312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886828a4aad657b823ebb620e67b3e31" id="r_a886828a4aad657b823ebb620e67b3e31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a886828a4aad657b823ebb620e67b3e31">PWM_CH0_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a886828a4aad657b823ebb620e67b3e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cc120f4f74b949ab9a5a898a2bd26e" id="r_a55cc120f4f74b949ab9a5a898a2bd26e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a55cc120f4f74b949ab9a5a898a2bd26e">PWM_CH0_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a55cc120f4f74b949ab9a5a898a2bd26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bef71594779024f01dcb145aee20ebc" id="r_a6bef71594779024f01dcb145aee20ebc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6bef71594779024f01dcb145aee20ebc">PWM_CH0_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6bef71594779024f01dcb145aee20ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6aee1ca2690d3c595988ae6d9a1d0b" id="r_aff6aee1ca2690d3c595988ae6d9a1d0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff6aee1ca2690d3c595988ae6d9a1d0b">PWM_CH0_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aff6aee1ca2690d3c595988ae6d9a1d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b0066d8755dd65d610a0b4d6112170" id="r_a18b0066d8755dd65d610a0b4d6112170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a18b0066d8755dd65d610a0b4d6112170">PWM_CH0_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a18b0066d8755dd65d610a0b4d6112170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68b73bf90d3bb1560b773e3e35f6818" id="r_ab68b73bf90d3bb1560b773e3e35f6818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab68b73bf90d3bb1560b773e3e35f6818">PWM_CH0_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab68b73bf90d3bb1560b773e3e35f6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae2cc54068335f6a2765f064dd6b81a" id="r_a3ae2cc54068335f6a2765f064dd6b81a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3ae2cc54068335f6a2765f064dd6b81a">PWM_CH0_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a3ae2cc54068335f6a2765f064dd6b81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbdbcafc81400e0ffc203da6c964cef" id="r_a9cbdbcafc81400e0ffc203da6c964cef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9cbdbcafc81400e0ffc203da6c964cef">PWM_CH0_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9cbdbcafc81400e0ffc203da6c964cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9036e8650ef285a5098b35cc90ca0728" id="r_a9036e8650ef285a5098b35cc90ca0728"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9036e8650ef285a5098b35cc90ca0728">PWM_CH0_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9036e8650ef285a5098b35cc90ca0728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156dadc27dd4a4b4dd0678339ea178d9" id="r_a156dadc27dd4a4b4dd0678339ea178d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a156dadc27dd4a4b4dd0678339ea178d9">PWM_CH0_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a156dadc27dd4a4b4dd0678339ea178d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a302355cfed610304fec052bd336dec" id="r_a8a302355cfed610304fec052bd336dec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8a302355cfed610304fec052bd336dec">PWM_CH0_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8a302355cfed610304fec052bd336dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1a0edebccdc1872608b99915caf35b" id="r_a1d1a0edebccdc1872608b99915caf35b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d1a0edebccdc1872608b99915caf35b">PWM_CH0_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1d1a0edebccdc1872608b99915caf35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c4d7ab305a6c9b7e06189e71d9efb5" id="r_a68c4d7ab305a6c9b7e06189e71d9efb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68c4d7ab305a6c9b7e06189e71d9efb5">PWM_CH0_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a68c4d7ab305a6c9b7e06189e71d9efb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da4713d90859af59e54e493322d52b7" id="r_a1da4713d90859af59e54e493322d52b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1da4713d90859af59e54e493322d52b7">PWM_CH10_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1da4713d90859af59e54e493322d52b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4808f961e1e81aaca71e738b90b8627" id="r_ad4808f961e1e81aaca71e738b90b8627"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad4808f961e1e81aaca71e738b90b8627">PWM_CH10_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ad4808f961e1e81aaca71e738b90b8627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930cdaa2fbeac3bf4cc4bb506ea79b7d" id="r_a930cdaa2fbeac3bf4cc4bb506ea79b7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a930cdaa2fbeac3bf4cc4bb506ea79b7d">PWM_CH10_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a930cdaa2fbeac3bf4cc4bb506ea79b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bec2817c915d04db40424d2cc031f74" id="r_a0bec2817c915d04db40424d2cc031f74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0bec2817c915d04db40424d2cc031f74">PWM_CH10_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a0bec2817c915d04db40424d2cc031f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450d34a1a1945dc22302732b27156e51" id="r_a450d34a1a1945dc22302732b27156e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a450d34a1a1945dc22302732b27156e51">PWM_CH10_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a450d34a1a1945dc22302732b27156e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8de0ad6917f606fd935db7feaa45cbc" id="r_af8de0ad6917f606fd935db7feaa45cbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8de0ad6917f606fd935db7feaa45cbc">PWM_CH10_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af8de0ad6917f606fd935db7feaa45cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefadaebc3b7c521497137aeea7e84221" id="r_aefadaebc3b7c521497137aeea7e84221"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aefadaebc3b7c521497137aeea7e84221">PWM_CH10_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:aefadaebc3b7c521497137aeea7e84221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07572ee2824a266bc2ee767ebf2584c2" id="r_a07572ee2824a266bc2ee767ebf2584c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07572ee2824a266bc2ee767ebf2584c2">PWM_CH10_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a07572ee2824a266bc2ee767ebf2584c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64ab125fe2f62bdc7aa9310785ccf67" id="r_ad64ab125fe2f62bdc7aa9310785ccf67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad64ab125fe2f62bdc7aa9310785ccf67">PWM_CH10_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad64ab125fe2f62bdc7aa9310785ccf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae99fc4215551460142c584d918d2df3" id="r_aae99fc4215551460142c584d918d2df3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aae99fc4215551460142c584d918d2df3">PWM_CH10_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aae99fc4215551460142c584d918d2df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5ff030a8c3672636512418f6ee5019" id="r_a1d5ff030a8c3672636512418f6ee5019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d5ff030a8c3672636512418f6ee5019">PWM_CH10_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1d5ff030a8c3672636512418f6ee5019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc5ddcfe7a347a5fda7e8693a023fea" id="r_a6cc5ddcfe7a347a5fda7e8693a023fea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6cc5ddcfe7a347a5fda7e8693a023fea">PWM_CH10_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d4)</td></tr>
<tr class="separator:a6cc5ddcfe7a347a5fda7e8693a023fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c9b42dbe25ce94e6b5ad10003602f1" id="r_ac7c9b42dbe25ce94e6b5ad10003602f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7c9b42dbe25ce94e6b5ad10003602f1">PWM_CH10_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac7c9b42dbe25ce94e6b5ad10003602f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d8bb8c0498475d7c6576d66165f691" id="r_a86d8bb8c0498475d7c6576d66165f691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a86d8bb8c0498475d7c6576d66165f691">PWM_CH10_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86d8bb8c0498475d7c6576d66165f691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31025029b0d4b39786f18192d4a2c359" id="r_a31025029b0d4b39786f18192d4a2c359"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a31025029b0d4b39786f18192d4a2c359">PWM_CH10_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a31025029b0d4b39786f18192d4a2c359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43d73a4124e046a063c53bd4def7044" id="r_ab43d73a4124e046a063c53bd4def7044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab43d73a4124e046a063c53bd4def7044">PWM_CH10_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab43d73a4124e046a063c53bd4def7044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71388bbd0cfcf9ec47634222bd2d00e8" id="r_a71388bbd0cfcf9ec47634222bd2d00e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a71388bbd0cfcf9ec47634222bd2d00e8">PWM_CH10_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a71388bbd0cfcf9ec47634222bd2d00e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184c676f1e3f9f279a63cfe639702a32" id="r_a184c676f1e3f9f279a63cfe639702a32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a184c676f1e3f9f279a63cfe639702a32">PWM_CH10_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a184c676f1e3f9f279a63cfe639702a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6f03345a24c3836ad05489d17e1fe0" id="r_aca6f03345a24c3836ad05489d17e1fe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca6f03345a24c3836ad05489d17e1fe0">PWM_CH10_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca6f03345a24c3836ad05489d17e1fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb" id="r_a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb">PWM_CH10_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4881b7ef06fa00c912c2b690a88d18f0" id="r_a4881b7ef06fa00c912c2b690a88d18f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4881b7ef06fa00c912c2b690a88d18f0">PWM_CH10_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4881b7ef06fa00c912c2b690a88d18f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996f6e1116d31a6e90fe7ff66265d18c" id="r_a996f6e1116d31a6e90fe7ff66265d18c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a996f6e1116d31a6e90fe7ff66265d18c">PWM_CH10_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a996f6e1116d31a6e90fe7ff66265d18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87db201691a789f5d41f6a1b25c0448c" id="r_a87db201691a789f5d41f6a1b25c0448c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87db201691a789f5d41f6a1b25c0448c">PWM_CH10_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87db201691a789f5d41f6a1b25c0448c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93825f023aa83658e925140a563eb70b" id="r_a93825f023aa83658e925140a563eb70b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a93825f023aa83658e925140a563eb70b">PWM_CH10_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a93825f023aa83658e925140a563eb70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8196016a19537b70c3201506043b0c3c" id="r_a8196016a19537b70c3201506043b0c3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8196016a19537b70c3201506043b0c3c">PWM_CH10_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8196016a19537b70c3201506043b0c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac198564341ab81463dd814ef6584a368" id="r_ac198564341ab81463dd814ef6584a368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac198564341ab81463dd814ef6584a368">PWM_CH10_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ac198564341ab81463dd814ef6584a368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f9ec576e316944ebe3bed839c952c6" id="r_a10f9ec576e316944ebe3bed839c952c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10f9ec576e316944ebe3bed839c952c6">PWM_CH10_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a10f9ec576e316944ebe3bed839c952c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246194fd2c7da09da10ffb6222dfd960" id="r_a246194fd2c7da09da10ffb6222dfd960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a246194fd2c7da09da10ffb6222dfd960">PWM_CH10_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a246194fd2c7da09da10ffb6222dfd960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528f1b7de41ca961d9c5c9d4cade580b" id="r_a528f1b7de41ca961d9c5c9d4cade580b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a528f1b7de41ca961d9c5c9d4cade580b">PWM_CH10_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a528f1b7de41ca961d9c5c9d4cade580b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19a449e9a31f758e86275f24415b1d8" id="r_ab19a449e9a31f758e86275f24415b1d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab19a449e9a31f758e86275f24415b1d8">PWM_CH10_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab19a449e9a31f758e86275f24415b1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35205110ff60d3e0d96e522b353bdf5" id="r_ab35205110ff60d3e0d96e522b353bdf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab35205110ff60d3e0d96e522b353bdf5">PWM_CH10_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ab35205110ff60d3e0d96e522b353bdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016206ed1076d4e0e81aaa5874ec1056" id="r_a016206ed1076d4e0e81aaa5874ec1056"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a016206ed1076d4e0e81aaa5874ec1056">PWM_CH10_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a016206ed1076d4e0e81aaa5874ec1056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee27e2190bfdbb03ded193a4d1472c65" id="r_aee27e2190bfdbb03ded193a4d1472c65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee27e2190bfdbb03ded193a4d1472c65">PWM_CH10_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aee27e2190bfdbb03ded193a4d1472c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019f9c27c5e72cca92e00dbef19d2dcd" id="r_a019f9c27c5e72cca92e00dbef19d2dcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a019f9c27c5e72cca92e00dbef19d2dcd">PWM_CH10_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a019f9c27c5e72cca92e00dbef19d2dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c905386c29c92084e9724077d3ec59" id="r_ad0c905386c29c92084e9724077d3ec59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0c905386c29c92084e9724077d3ec59">PWM_CH10_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad0c905386c29c92084e9724077d3ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af83c6c480caea7771f190fcde252d2" id="r_a4af83c6c480caea7771f190fcde252d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4af83c6c480caea7771f190fcde252d2">PWM_CH10_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4af83c6c480caea7771f190fcde252d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3765756cde61c4c2bcf147ee35aa5c0" id="r_aa3765756cde61c4c2bcf147ee35aa5c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3765756cde61c4c2bcf147ee35aa5c0">PWM_CH10_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa3765756cde61c4c2bcf147ee35aa5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bcba41c1082ae4469d58243753f123" id="r_a91bcba41c1082ae4469d58243753f123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91bcba41c1082ae4469d58243753f123">PWM_CH10_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a91bcba41c1082ae4469d58243753f123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5340ca8ccefef2a1c0e5d10a936c7c3" id="r_aa5340ca8ccefef2a1c0e5d10a936c7c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa5340ca8ccefef2a1c0e5d10a936c7c3">PWM_CH10_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td></tr>
<tr class="separator:aa5340ca8ccefef2a1c0e5d10a936c7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784a1bff4690faf77b24796768ada433" id="r_a784a1bff4690faf77b24796768ada433"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a784a1bff4690faf77b24796768ada433">PWM_CH10_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a784a1bff4690faf77b24796768ada433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eae4bd9d6f351c6a09d6966d23e86a2" id="r_a9eae4bd9d6f351c6a09d6966d23e86a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9eae4bd9d6f351c6a09d6966d23e86a2">PWM_CH10_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9eae4bd9d6f351c6a09d6966d23e86a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1288b5261f8024648e735b8c219974a" id="r_aa1288b5261f8024648e735b8c219974a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1288b5261f8024648e735b8c219974a">PWM_CH10_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa1288b5261f8024648e735b8c219974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994f5669a67e8019f43b1eab8b0fa818" id="r_a994f5669a67e8019f43b1eab8b0fa818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a994f5669a67e8019f43b1eab8b0fa818">PWM_CH10_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a994f5669a67e8019f43b1eab8b0fa818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07381f7f4e3b33170799134f3e859e9b" id="r_a07381f7f4e3b33170799134f3e859e9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07381f7f4e3b33170799134f3e859e9b">PWM_CH10_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07381f7f4e3b33170799134f3e859e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966cd411697226b3a66f112434c24af8" id="r_a966cd411697226b3a66f112434c24af8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a966cd411697226b3a66f112434c24af8">PWM_CH10_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a966cd411697226b3a66f112434c24af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060418b58db3240bee5209f96a520004" id="r_a060418b58db3240bee5209f96a520004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a060418b58db3240bee5209f96a520004">PWM_CH10_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a060418b58db3240bee5209f96a520004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276b83b5fbba8871d94937f15cd9bfe2" id="r_a276b83b5fbba8871d94937f15cd9bfe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a276b83b5fbba8871d94937f15cd9bfe2">PWM_CH10_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a276b83b5fbba8871d94937f15cd9bfe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18fd40ecaba9e6541f63c8036c26142" id="r_ae18fd40ecaba9e6541f63c8036c26142"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae18fd40ecaba9e6541f63c8036c26142">PWM_CH10_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae18fd40ecaba9e6541f63c8036c26142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa6ff15a88047229db41929158c85dd" id="r_a2aa6ff15a88047229db41929158c85dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2aa6ff15a88047229db41929158c85dd">PWM_CH10_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2aa6ff15a88047229db41929158c85dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3749ac07625ed2703d394d60b03cdadd" id="r_a3749ac07625ed2703d394d60b03cdadd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3749ac07625ed2703d394d60b03cdadd">PWM_CH10_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3749ac07625ed2703d394d60b03cdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8827c7a8d3fe34ccf3005f7603997d3" id="r_af8827c7a8d3fe34ccf3005f7603997d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8827c7a8d3fe34ccf3005f7603997d3">PWM_CH10_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:af8827c7a8d3fe34ccf3005f7603997d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d43f2f2633c7a184fad26e67623354" id="r_a40d43f2f2633c7a184fad26e67623354"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a40d43f2f2633c7a184fad26e67623354">PWM_CH10_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a40d43f2f2633c7a184fad26e67623354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619517a9bbef9ad2a764feb52ce8f05c" id="r_a619517a9bbef9ad2a764feb52ce8f05c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a619517a9bbef9ad2a764feb52ce8f05c">PWM_CH10_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a619517a9bbef9ad2a764feb52ce8f05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae2941e3c6ede0a29597803ca283b98" id="r_aeae2941e3c6ede0a29597803ca283b98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeae2941e3c6ede0a29597803ca283b98">PWM_CH10_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeae2941e3c6ede0a29597803ca283b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561750962b6f3e1e2fdb029cc2c429df" id="r_a561750962b6f3e1e2fdb029cc2c429df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a561750962b6f3e1e2fdb029cc2c429df">PWM_CH10_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a561750962b6f3e1e2fdb029cc2c429df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5773495f2d9fe3596316f48aaca7f123" id="r_a5773495f2d9fe3596316f48aaca7f123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5773495f2d9fe3596316f48aaca7f123">PWM_CH10_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5773495f2d9fe3596316f48aaca7f123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1608c333466899998718abf8f900025" id="r_ae1608c333466899998718abf8f900025"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1608c333466899998718abf8f900025">PWM_CH10_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae1608c333466899998718abf8f900025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f055af7a901980154eafa7d37af3954" id="r_a6f055af7a901980154eafa7d37af3954"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6f055af7a901980154eafa7d37af3954">PWM_CH10_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6f055af7a901980154eafa7d37af3954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad53dd63f3a11b7dbef52fb2eddef55" id="r_acad53dd63f3a11b7dbef52fb2eddef55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acad53dd63f3a11b7dbef52fb2eddef55">PWM_CH10_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:acad53dd63f3a11b7dbef52fb2eddef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654ea2db16080fa3e6146d6234754f1b" id="r_a654ea2db16080fa3e6146d6234754f1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a654ea2db16080fa3e6146d6234754f1b">PWM_CH10_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td></tr>
<tr class="separator:a654ea2db16080fa3e6146d6234754f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9186dccbc32d0ffd5279e28ec1686b95" id="r_a9186dccbc32d0ffd5279e28ec1686b95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9186dccbc32d0ffd5279e28ec1686b95">PWM_CH10_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9186dccbc32d0ffd5279e28ec1686b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca161144b00b612ce086f34d6af1f64" id="r_a3ca161144b00b612ce086f34d6af1f64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3ca161144b00b612ce086f34d6af1f64">PWM_CH10_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a3ca161144b00b612ce086f34d6af1f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d14e91961794fa669155ee14ac33966" id="r_a3d14e91961794fa669155ee14ac33966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d14e91961794fa669155ee14ac33966">PWM_CH10_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d14e91961794fa669155ee14ac33966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb58749f46183fd54c489a436805e" id="r_ad73fb58749f46183fd54c489a436805e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad73fb58749f46183fd54c489a436805e">PWM_CH10_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:ad73fb58749f46183fd54c489a436805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5790dc137841b83c9a6339218ae27ab" id="r_ae5790dc137841b83c9a6339218ae27ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae5790dc137841b83c9a6339218ae27ab">PWM_CH10_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae5790dc137841b83c9a6339218ae27ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac199abacaae8083b53fa0e286dbdf31e" id="r_ac199abacaae8083b53fa0e286dbdf31e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac199abacaae8083b53fa0e286dbdf31e">PWM_CH10_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac199abacaae8083b53fa0e286dbdf31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed48815740ec115aa520602f37ada91c" id="r_aed48815740ec115aa520602f37ada91c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed48815740ec115aa520602f37ada91c">PWM_CH10_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed48815740ec115aa520602f37ada91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17b65feffdcdd0c2ca0eb7e5a245aec" id="r_ac17b65feffdcdd0c2ca0eb7e5a245aec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac17b65feffdcdd0c2ca0eb7e5a245aec">PWM_CH10_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac17b65feffdcdd0c2ca0eb7e5a245aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260285f3fd327cb0c18049bcbab67d35" id="r_a260285f3fd327cb0c18049bcbab67d35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a260285f3fd327cb0c18049bcbab67d35">PWM_CH10_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a260285f3fd327cb0c18049bcbab67d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac400c195fd059a8f0c708993f3453afd" id="r_ac400c195fd059a8f0c708993f3453afd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac400c195fd059a8f0c708993f3453afd">PWM_CH10_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac400c195fd059a8f0c708993f3453afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c851f82b050a57a3d3aaf5c7dcb5bb" id="r_a46c851f82b050a57a3d3aaf5c7dcb5bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a46c851f82b050a57a3d3aaf5c7dcb5bb">PWM_CH10_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a46c851f82b050a57a3d3aaf5c7dcb5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23601d5b5249271ffe991663796148e7" id="r_a23601d5b5249271ffe991663796148e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a23601d5b5249271ffe991663796148e7">PWM_CH10_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a23601d5b5249271ffe991663796148e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad43d337edd781262c16ef151de28b70" id="r_aad43d337edd781262c16ef151de28b70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aad43d337edd781262c16ef151de28b70">PWM_CH10_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td></tr>
<tr class="separator:aad43d337edd781262c16ef151de28b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c3f0a6549f70e6ecb1adf8e4134607" id="r_a26c3f0a6549f70e6ecb1adf8e4134607"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a26c3f0a6549f70e6ecb1adf8e4134607">PWM_CH10_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a26c3f0a6549f70e6ecb1adf8e4134607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e906861ccf77754a48d1bca03eb991" id="r_ab1e906861ccf77754a48d1bca03eb991"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1e906861ccf77754a48d1bca03eb991">PWM_CH10_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab1e906861ccf77754a48d1bca03eb991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d4509e3c02e80d70eb88375c513da6" id="r_a19d4509e3c02e80d70eb88375c513da6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a19d4509e3c02e80d70eb88375c513da6">PWM_CH10_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a19d4509e3c02e80d70eb88375c513da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243c27a6711284e98219891ac7c34a1b" id="r_a243c27a6711284e98219891ac7c34a1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a243c27a6711284e98219891ac7c34a1b">PWM_CH10_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a243c27a6711284e98219891ac7c34a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41645f7c908ddac30347ff6081a7491" id="r_ad41645f7c908ddac30347ff6081a7491"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad41645f7c908ddac30347ff6081a7491">PWM_CH10_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad41645f7c908ddac30347ff6081a7491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe0b74d87ea8ba1b24d04da14a5d063" id="r_a4fe0b74d87ea8ba1b24d04da14a5d063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4fe0b74d87ea8ba1b24d04da14a5d063">PWM_CH10_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d8)</td></tr>
<tr class="separator:a4fe0b74d87ea8ba1b24d04da14a5d063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7652b99beb7a5b2eb67956108988a3" id="r_a0c7652b99beb7a5b2eb67956108988a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c7652b99beb7a5b2eb67956108988a3">PWM_CH10_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a0c7652b99beb7a5b2eb67956108988a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68aaa1ede79da4beece8e63d0a4971c2" id="r_a68aaa1ede79da4beece8e63d0a4971c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68aaa1ede79da4beece8e63d0a4971c2">PWM_CH11_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68aaa1ede79da4beece8e63d0a4971c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b5ab0b9f4c7d541902fd2b2cd65cae" id="r_a50b5ab0b9f4c7d541902fd2b2cd65cae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50b5ab0b9f4c7d541902fd2b2cd65cae">PWM_CH11_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a50b5ab0b9f4c7d541902fd2b2cd65cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3f466503fa6f232a72df4c726d3847" id="r_a7a3f466503fa6f232a72df4c726d3847"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7a3f466503fa6f232a72df4c726d3847">PWM_CH11_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7a3f466503fa6f232a72df4c726d3847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc466e68e18ffebde5eee633f01752c1" id="r_adc466e68e18ffebde5eee633f01752c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc466e68e18ffebde5eee633f01752c1">PWM_CH11_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:adc466e68e18ffebde5eee633f01752c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa652b9de61ec9a00c6a13429bbe30e25" id="r_aa652b9de61ec9a00c6a13429bbe30e25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa652b9de61ec9a00c6a13429bbe30e25">PWM_CH11_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aa652b9de61ec9a00c6a13429bbe30e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aad469179f1fbc6a3df2d65d1b77049" id="r_a1aad469179f1fbc6a3df2d65d1b77049"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1aad469179f1fbc6a3df2d65d1b77049">PWM_CH11_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1aad469179f1fbc6a3df2d65d1b77049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf26bedb60022a460ef2ba956812f6b7" id="r_aaf26bedb60022a460ef2ba956812f6b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf26bedb60022a460ef2ba956812f6b7">PWM_CH11_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:aaf26bedb60022a460ef2ba956812f6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91bf49822abfab606ab61b269fbf3c2" id="r_ae91bf49822abfab606ab61b269fbf3c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae91bf49822abfab606ab61b269fbf3c2">PWM_CH11_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae91bf49822abfab606ab61b269fbf3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54c7f90a46b42a719e52192391d99e7" id="r_ac54c7f90a46b42a719e52192391d99e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac54c7f90a46b42a719e52192391d99e7">PWM_CH11_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac54c7f90a46b42a719e52192391d99e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15698c4c9d7d4f950706caf883b71511" id="r_a15698c4c9d7d4f950706caf883b71511"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15698c4c9d7d4f950706caf883b71511">PWM_CH11_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a15698c4c9d7d4f950706caf883b71511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1aac31517634916292ea84954ef759" id="r_a2d1aac31517634916292ea84954ef759"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2d1aac31517634916292ea84954ef759">PWM_CH11_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2d1aac31517634916292ea84954ef759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3af2908ea1198a78efee89f6855459b" id="r_ae3af2908ea1198a78efee89f6855459b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae3af2908ea1198a78efee89f6855459b">PWM_CH11_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e8)</td></tr>
<tr class="separator:ae3af2908ea1198a78efee89f6855459b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40adac68583852cbf63c287f0255e8e" id="r_ad40adac68583852cbf63c287f0255e8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad40adac68583852cbf63c287f0255e8e">PWM_CH11_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad40adac68583852cbf63c287f0255e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fd7430048bacce65ea54bcd5874555" id="r_ac4fd7430048bacce65ea54bcd5874555"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac4fd7430048bacce65ea54bcd5874555">PWM_CH11_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac4fd7430048bacce65ea54bcd5874555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ee31e253463c6fcf3f1accd616d1b0" id="r_a85ee31e253463c6fcf3f1accd616d1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85ee31e253463c6fcf3f1accd616d1b0">PWM_CH11_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a85ee31e253463c6fcf3f1accd616d1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea306a0256d7675587cef53e8cb8296a" id="r_aea306a0256d7675587cef53e8cb8296a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea306a0256d7675587cef53e8cb8296a">PWM_CH11_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aea306a0256d7675587cef53e8cb8296a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40d994bd5d38e859393562c46d4dee3" id="r_ab40d994bd5d38e859393562c46d4dee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab40d994bd5d38e859393562c46d4dee3">PWM_CH11_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab40d994bd5d38e859393562c46d4dee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8192ab96cb53ace3a7a0b6b58be78d" id="r_a9b8192ab96cb53ace3a7a0b6b58be78d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b8192ab96cb53ace3a7a0b6b58be78d">PWM_CH11_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9b8192ab96cb53ace3a7a0b6b58be78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedf3af831a59cc6b952266c7cb53e73" id="r_adedf3af831a59cc6b952266c7cb53e73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adedf3af831a59cc6b952266c7cb53e73">PWM_CH11_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adedf3af831a59cc6b952266c7cb53e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292e91b1b2ff3bb70d6ade92e7c126c4" id="r_a292e91b1b2ff3bb70d6ade92e7c126c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a292e91b1b2ff3bb70d6ade92e7c126c4">PWM_CH11_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a292e91b1b2ff3bb70d6ade92e7c126c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf011f6623c3731f1ff98591640302dd" id="r_acf011f6623c3731f1ff98591640302dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf011f6623c3731f1ff98591640302dd">PWM_CH11_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acf011f6623c3731f1ff98591640302dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a1b434773e0843f38d452d85db3c9" id="r_a072a1b434773e0843f38d452d85db3c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a072a1b434773e0843f38d452d85db3c9">PWM_CH11_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a072a1b434773e0843f38d452d85db3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f43dff35a9e99f3d5912b66d4fc1a25" id="r_a2f43dff35a9e99f3d5912b66d4fc1a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f43dff35a9e99f3d5912b66d4fc1a25">PWM_CH11_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2f43dff35a9e99f3d5912b66d4fc1a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a3d487b09d6c9d2099100455597b16" id="r_a08a3d487b09d6c9d2099100455597b16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a08a3d487b09d6c9d2099100455597b16">PWM_CH11_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a08a3d487b09d6c9d2099100455597b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ae53a428fbf7c355a75a456942fd81" id="r_aa4ae53a428fbf7c355a75a456942fd81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa4ae53a428fbf7c355a75a456942fd81">PWM_CH11_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4ae53a428fbf7c355a75a456942fd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9f2de209d39e739062a7be0eb9ed8d" id="r_abe9f2de209d39e739062a7be0eb9ed8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abe9f2de209d39e739062a7be0eb9ed8d">PWM_CH11_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:abe9f2de209d39e739062a7be0eb9ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45339edb04fd88db07257077f40d1ec" id="r_ac45339edb04fd88db07257077f40d1ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac45339edb04fd88db07257077f40d1ec">PWM_CH11_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac45339edb04fd88db07257077f40d1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c37140d49af39ca6ac3dc1b33b9a68" id="r_a40c37140d49af39ca6ac3dc1b33b9a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a40c37140d49af39ca6ac3dc1b33b9a68">PWM_CH11_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a40c37140d49af39ca6ac3dc1b33b9a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91caae89cdd6e54a097be9b0e9dfb75" id="r_ae91caae89cdd6e54a097be9b0e9dfb75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae91caae89cdd6e54a097be9b0e9dfb75">PWM_CH11_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae91caae89cdd6e54a097be9b0e9dfb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ba922efd77efd2d4564ba1f29d131f" id="r_a12ba922efd77efd2d4564ba1f29d131f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12ba922efd77efd2d4564ba1f29d131f">PWM_CH11_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a12ba922efd77efd2d4564ba1f29d131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b819f7a33c965de38f1e260c58c2b3" id="r_a11b819f7a33c965de38f1e260c58c2b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a11b819f7a33c965de38f1e260c58c2b3">PWM_CH11_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a11b819f7a33c965de38f1e260c58c2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa2924aea24ffaf317422ef9999e296" id="r_a3fa2924aea24ffaf317422ef9999e296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3fa2924aea24ffaf317422ef9999e296">PWM_CH11_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3fa2924aea24ffaf317422ef9999e296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d21d38968488453d216a021f2bbc595" id="r_a7d21d38968488453d216a021f2bbc595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d21d38968488453d216a021f2bbc595">PWM_CH11_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7d21d38968488453d216a021f2bbc595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fadb98cb8afa573e5510a82fc59a3c" id="r_a01fadb98cb8afa573e5510a82fc59a3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a01fadb98cb8afa573e5510a82fc59a3c">PWM_CH11_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a01fadb98cb8afa573e5510a82fc59a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf6988101b2470b1617515068832185" id="r_a0bf6988101b2470b1617515068832185"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0bf6988101b2470b1617515068832185">PWM_CH11_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0bf6988101b2470b1617515068832185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94633292830027339b11865f4219c70a" id="r_a94633292830027339b11865f4219c70a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a94633292830027339b11865f4219c70a">PWM_CH11_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a94633292830027339b11865f4219c70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249fe2b7e22a5a0461fabf44c5017fbd" id="r_a249fe2b7e22a5a0461fabf44c5017fbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a249fe2b7e22a5a0461fabf44c5017fbd">PWM_CH11_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a249fe2b7e22a5a0461fabf44c5017fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ed0f7d870098121ad36d88e8665016" id="r_af9ed0f7d870098121ad36d88e8665016"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9ed0f7d870098121ad36d88e8665016">PWM_CH11_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9ed0f7d870098121ad36d88e8665016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574c53951b2a018311704f469338ed3a" id="r_a574c53951b2a018311704f469338ed3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a574c53951b2a018311704f469338ed3a">PWM_CH11_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000dc)</td></tr>
<tr class="separator:a574c53951b2a018311704f469338ed3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae201860985bf1b04a06d5ead251222b8" id="r_ae201860985bf1b04a06d5ead251222b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae201860985bf1b04a06d5ead251222b8">PWM_CH11_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:ae201860985bf1b04a06d5ead251222b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096cb74bd9349ba67ca47725e999a251" id="r_a096cb74bd9349ba67ca47725e999a251"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a096cb74bd9349ba67ca47725e999a251">PWM_CH11_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a096cb74bd9349ba67ca47725e999a251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe946da2211de8a88a19c188f200e2c" id="r_adfe946da2211de8a88a19c188f200e2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adfe946da2211de8a88a19c188f200e2c">PWM_CH11_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:adfe946da2211de8a88a19c188f200e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0126dcae81eef01b93dd92d01d8ce46a" id="r_a0126dcae81eef01b93dd92d01d8ce46a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0126dcae81eef01b93dd92d01d8ce46a">PWM_CH11_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a0126dcae81eef01b93dd92d01d8ce46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803118c5c63a2a1c19107c5f573d1f7e" id="r_a803118c5c63a2a1c19107c5f573d1f7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a803118c5c63a2a1c19107c5f573d1f7e">PWM_CH11_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a803118c5c63a2a1c19107c5f573d1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76c73bea2121cadf212f22744fb202e" id="r_af76c73bea2121cadf212f22744fb202e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af76c73bea2121cadf212f22744fb202e">PWM_CH11_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af76c73bea2121cadf212f22744fb202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb12300984925b069040f1aa0f0782d1" id="r_adb12300984925b069040f1aa0f0782d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb12300984925b069040f1aa0f0782d1">PWM_CH11_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adb12300984925b069040f1aa0f0782d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb4dae031f173b9068016fc08a99ecd" id="r_a2eb4dae031f173b9068016fc08a99ecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2eb4dae031f173b9068016fc08a99ecd">PWM_CH11_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2eb4dae031f173b9068016fc08a99ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f1beac0bda9f5fec51049f00bee64b" id="r_a27f1beac0bda9f5fec51049f00bee64b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27f1beac0bda9f5fec51049f00bee64b">PWM_CH11_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a27f1beac0bda9f5fec51049f00bee64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add324a9dce0e1ef01a05bcd6cd86ea4d" id="r_add324a9dce0e1ef01a05bcd6cd86ea4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#add324a9dce0e1ef01a05bcd6cd86ea4d">PWM_CH11_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add324a9dce0e1ef01a05bcd6cd86ea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c22c368ba812a9091900f800a6af158" id="r_a6c22c368ba812a9091900f800a6af158"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6c22c368ba812a9091900f800a6af158">PWM_CH11_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a6c22c368ba812a9091900f800a6af158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc0716f6874acbe34d19d20482abedc" id="r_a1dc0716f6874acbe34d19d20482abedc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1dc0716f6874acbe34d19d20482abedc">PWM_CH11_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a1dc0716f6874acbe34d19d20482abedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a33c3a038c4a9ceeaba589537acb78" id="r_a09a33c3a038c4a9ceeaba589537acb78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09a33c3a038c4a9ceeaba589537acb78">PWM_CH11_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a09a33c3a038c4a9ceeaba589537acb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4fafeec579f5e77262042eef26ee9c" id="r_aae4fafeec579f5e77262042eef26ee9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aae4fafeec579f5e77262042eef26ee9c">PWM_CH11_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aae4fafeec579f5e77262042eef26ee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0886150b7438fb0049003e42ae9a04" id="r_a4c0886150b7438fb0049003e42ae9a04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c0886150b7438fb0049003e42ae9a04">PWM_CH11_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4c0886150b7438fb0049003e42ae9a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab059054a5a3ffbbed2ecf310902e29fc" id="r_ab059054a5a3ffbbed2ecf310902e29fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab059054a5a3ffbbed2ecf310902e29fc">PWM_CH11_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab059054a5a3ffbbed2ecf310902e29fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5fc914efc81682ac7a900af92a009d5" id="r_af5fc914efc81682ac7a900af92a009d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af5fc914efc81682ac7a900af92a009d5">PWM_CH11_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af5fc914efc81682ac7a900af92a009d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fb2171daa96f54b26f37f814258c33" id="r_a22fb2171daa96f54b26f37f814258c33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22fb2171daa96f54b26f37f814258c33">PWM_CH11_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a22fb2171daa96f54b26f37f814258c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59929d9a7a7ec53027699752edfdafab" id="r_a59929d9a7a7ec53027699752edfdafab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a59929d9a7a7ec53027699752edfdafab">PWM_CH11_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a59929d9a7a7ec53027699752edfdafab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c130985064d2886e712b019fbb65ad" id="r_ae6c130985064d2886e712b019fbb65ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae6c130985064d2886e712b019fbb65ad">PWM_CH11_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae6c130985064d2886e712b019fbb65ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba69fb66e4989c4f49c2ac24dd63d340" id="r_aba69fb66e4989c4f49c2ac24dd63d340"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba69fb66e4989c4f49c2ac24dd63d340">PWM_CH11_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e4)</td></tr>
<tr class="separator:aba69fb66e4989c4f49c2ac24dd63d340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588f842950871f119a2cf62940961090" id="r_a588f842950871f119a2cf62940961090"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a588f842950871f119a2cf62940961090">PWM_CH11_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a588f842950871f119a2cf62940961090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7308b36ca610564edb136a14f256334" id="r_ac7308b36ca610564edb136a14f256334"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7308b36ca610564edb136a14f256334">PWM_CH11_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:ac7308b36ca610564edb136a14f256334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01d255bafcc26c57d1cf0aa193666eb" id="r_ab01d255bafcc26c57d1cf0aa193666eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab01d255bafcc26c57d1cf0aa193666eb">PWM_CH11_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab01d255bafcc26c57d1cf0aa193666eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672c490ab04b4f60988bcf686ce91a55" id="r_a672c490ab04b4f60988bcf686ce91a55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a672c490ab04b4f60988bcf686ce91a55">PWM_CH11_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a672c490ab04b4f60988bcf686ce91a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30730dafb8e0def09be94427466ebd8" id="r_af30730dafb8e0def09be94427466ebd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af30730dafb8e0def09be94427466ebd8">PWM_CH11_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af30730dafb8e0def09be94427466ebd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b20b2623d9b6038464dcb3fa69c888" id="r_a11b20b2623d9b6038464dcb3fa69c888"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a11b20b2623d9b6038464dcb3fa69c888">PWM_CH11_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a11b20b2623d9b6038464dcb3fa69c888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba84f0ef8556ac438d5662d388f06c32" id="r_aba84f0ef8556ac438d5662d388f06c32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba84f0ef8556ac438d5662d388f06c32">PWM_CH11_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aba84f0ef8556ac438d5662d388f06c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae32aaad20c7e32bb6e5f3579ab1473" id="r_a7ae32aaad20c7e32bb6e5f3579ab1473"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7ae32aaad20c7e32bb6e5f3579ab1473">PWM_CH11_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7ae32aaad20c7e32bb6e5f3579ab1473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada9b94a392b72cb4d9cb94e659e0231" id="r_aada9b94a392b72cb4d9cb94e659e0231"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aada9b94a392b72cb4d9cb94e659e0231">PWM_CH11_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:aada9b94a392b72cb4d9cb94e659e0231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df89ade39f18c68cc8778f52b872ece" id="r_a6df89ade39f18c68cc8778f52b872ece"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6df89ade39f18c68cc8778f52b872ece">PWM_CH11_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6df89ade39f18c68cc8778f52b872ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843d59f51329bb12dfe0a6d1f1b95e8e" id="r_a843d59f51329bb12dfe0a6d1f1b95e8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a843d59f51329bb12dfe0a6d1f1b95e8e">PWM_CH11_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a843d59f51329bb12dfe0a6d1f1b95e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f6c7bd4306a60086cfe74970e19910" id="r_a89f6c7bd4306a60086cfe74970e19910"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89f6c7bd4306a60086cfe74970e19910">PWM_CH11_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a89f6c7bd4306a60086cfe74970e19910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119548081e7474f2e81f87df2b96e569" id="r_a119548081e7474f2e81f87df2b96e569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a119548081e7474f2e81f87df2b96e569">PWM_CH11_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a119548081e7474f2e81f87df2b96e569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aad627a2d78b98e1d2572f6d5c64215" id="r_a9aad627a2d78b98e1d2572f6d5c64215"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9aad627a2d78b98e1d2572f6d5c64215">PWM_CH11_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a9aad627a2d78b98e1d2572f6d5c64215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac88b5a81860348631841d1cf15002686" id="r_ac88b5a81860348631841d1cf15002686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac88b5a81860348631841d1cf15002686">PWM_CH11_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac88b5a81860348631841d1cf15002686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9d38e9d13fc7310114cb805df57e47" id="r_a3d9d38e9d13fc7310114cb805df57e47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d9d38e9d13fc7310114cb805df57e47">PWM_CH11_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a3d9d38e9d13fc7310114cb805df57e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aba03688e5686935b10bf21ebd5c62c" id="r_a2aba03688e5686935b10bf21ebd5c62c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2aba03688e5686935b10bf21ebd5c62c">PWM_CH11_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2aba03688e5686935b10bf21ebd5c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04d33302c512b1b225dd89e2e8c3df2" id="r_aa04d33302c512b1b225dd89e2e8c3df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa04d33302c512b1b225dd89e2e8c3df2">PWM_CH11_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aa04d33302c512b1b225dd89e2e8c3df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2130423b4200f558c3fe7dec555195d2" id="r_a2130423b4200f558c3fe7dec555195d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2130423b4200f558c3fe7dec555195d2">PWM_CH11_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ec)</td></tr>
<tr class="separator:a2130423b4200f558c3fe7dec555195d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51171a21817ab089fefea8f078890d71" id="r_a51171a21817ab089fefea8f078890d71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a51171a21817ab089fefea8f078890d71">PWM_CH11_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a51171a21817ab089fefea8f078890d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405d6537cf5bf15fc569539493967437" id="r_a405d6537cf5bf15fc569539493967437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a405d6537cf5bf15fc569539493967437">PWM_CH1_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a405d6537cf5bf15fc569539493967437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326a1263a08d613438a6fb9370599009" id="r_a326a1263a08d613438a6fb9370599009"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a326a1263a08d613438a6fb9370599009">PWM_CH1_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a326a1263a08d613438a6fb9370599009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313e083961a93bd98f6f9c67b1fa9ae0" id="r_a313e083961a93bd98f6f9c67b1fa9ae0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a313e083961a93bd98f6f9c67b1fa9ae0">PWM_CH1_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a313e083961a93bd98f6f9c67b1fa9ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c10ec87c5616bd32b033a19a108614" id="r_a27c10ec87c5616bd32b033a19a108614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27c10ec87c5616bd32b033a19a108614">PWM_CH1_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a27c10ec87c5616bd32b033a19a108614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648686aec46751e28ffb733ac8b5eb8a" id="r_a648686aec46751e28ffb733ac8b5eb8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a648686aec46751e28ffb733ac8b5eb8a">PWM_CH1_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a648686aec46751e28ffb733ac8b5eb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8b0434bcd3f0d6e0ba473fa104a28b" id="r_aea8b0434bcd3f0d6e0ba473fa104a28b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea8b0434bcd3f0d6e0ba473fa104a28b">PWM_CH1_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aea8b0434bcd3f0d6e0ba473fa104a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ee030bd59cade768ff48081f216e2f" id="r_ae2ee030bd59cade768ff48081f216e2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2ee030bd59cade768ff48081f216e2f">PWM_CH1_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ae2ee030bd59cade768ff48081f216e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d64ad9ac4a4574da99a1ddf6674575a" id="r_a6d64ad9ac4a4574da99a1ddf6674575a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d64ad9ac4a4574da99a1ddf6674575a">PWM_CH1_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6d64ad9ac4a4574da99a1ddf6674575a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9066f0e0526e55f5b03a9d13e8296b" id="r_a8e9066f0e0526e55f5b03a9d13e8296b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e9066f0e0526e55f5b03a9d13e8296b">PWM_CH1_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8e9066f0e0526e55f5b03a9d13e8296b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2e4060f886165e00ff6fb485ab61d9" id="r_a9a2e4060f886165e00ff6fb485ab61d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9a2e4060f886165e00ff6fb485ab61d9">PWM_CH1_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a9a2e4060f886165e00ff6fb485ab61d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffe1a0f385b0548efb849a1b8dc7a8d" id="r_a8ffe1a0f385b0548efb849a1b8dc7a8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ffe1a0f385b0548efb849a1b8dc7a8d">PWM_CH1_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8ffe1a0f385b0548efb849a1b8dc7a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e97ffc97e36b9f0c21ed7f54e37abc" id="r_a87e97ffc97e36b9f0c21ed7f54e37abc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87e97ffc97e36b9f0c21ed7f54e37abc">PWM_CH1_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a87e97ffc97e36b9f0c21ed7f54e37abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9b398e51f5ff2770a8f3681b10e831" id="r_a2e9b398e51f5ff2770a8f3681b10e831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e9b398e51f5ff2770a8f3681b10e831">PWM_CH1_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2e9b398e51f5ff2770a8f3681b10e831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f7703667df284aa793245e0a27fe" id="r_af4f4f7703667df284aa793245e0a27fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4f4f7703667df284aa793245e0a27fe">PWM_CH1_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af4f4f7703667df284aa793245e0a27fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03d569c3369d8d5d3caab499f628a38" id="r_ad03d569c3369d8d5d3caab499f628a38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad03d569c3369d8d5d3caab499f628a38">PWM_CH1_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad03d569c3369d8d5d3caab499f628a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3103bcb623c8d5588de565376cdea356" id="r_a3103bcb623c8d5588de565376cdea356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3103bcb623c8d5588de565376cdea356">PWM_CH1_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3103bcb623c8d5588de565376cdea356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c01e246e9781b51386b981ff6e8eae" id="r_a33c01e246e9781b51386b981ff6e8eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a33c01e246e9781b51386b981ff6e8eae">PWM_CH1_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a33c01e246e9781b51386b981ff6e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436b7cf7cca99026a1b296358545cb2f" id="r_a436b7cf7cca99026a1b296358545cb2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a436b7cf7cca99026a1b296358545cb2f">PWM_CH1_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a436b7cf7cca99026a1b296358545cb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77b6327d976ad55f386110eb1f74549" id="r_ab77b6327d976ad55f386110eb1f74549"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab77b6327d976ad55f386110eb1f74549">PWM_CH1_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab77b6327d976ad55f386110eb1f74549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4344f597b551ade4c6dc8b17a9fb702" id="r_ab4344f597b551ade4c6dc8b17a9fb702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4344f597b551ade4c6dc8b17a9fb702">PWM_CH1_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ab4344f597b551ade4c6dc8b17a9fb702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adb0c0c9ba9b2ca1474800a3947c85f" id="r_a0adb0c0c9ba9b2ca1474800a3947c85f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0adb0c0c9ba9b2ca1474800a3947c85f">PWM_CH1_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0adb0c0c9ba9b2ca1474800a3947c85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d73afec57fb21b5aba3b281f82f8b67" id="r_a7d73afec57fb21b5aba3b281f82f8b67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d73afec57fb21b5aba3b281f82f8b67">PWM_CH1_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7d73afec57fb21b5aba3b281f82f8b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327479a933df2bc3b49f5c9f187a3591" id="r_a327479a933df2bc3b49f5c9f187a3591"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a327479a933df2bc3b49f5c9f187a3591">PWM_CH1_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a327479a933df2bc3b49f5c9f187a3591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27eb3cc448ad6d17c5700525ecb8cc66" id="r_a27eb3cc448ad6d17c5700525ecb8cc66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27eb3cc448ad6d17c5700525ecb8cc66">PWM_CH1_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a27eb3cc448ad6d17c5700525ecb8cc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5930ae3089b7f501e3cc9d7dae37da" id="r_aab5930ae3089b7f501e3cc9d7dae37da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab5930ae3089b7f501e3cc9d7dae37da">PWM_CH1_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aab5930ae3089b7f501e3cc9d7dae37da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a7479aa8555d99f0cce295641c02f4" id="r_a35a7479aa8555d99f0cce295641c02f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35a7479aa8555d99f0cce295641c02f4">PWM_CH1_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a35a7479aa8555d99f0cce295641c02f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a219cb97e712b3f1fb43ee2d192d00" id="r_a37a219cb97e712b3f1fb43ee2d192d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a37a219cb97e712b3f1fb43ee2d192d00">PWM_CH1_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a37a219cb97e712b3f1fb43ee2d192d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638231d4b2caeeee9ef179e521825cfe" id="r_a638231d4b2caeeee9ef179e521825cfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a638231d4b2caeeee9ef179e521825cfe">PWM_CH1_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a638231d4b2caeeee9ef179e521825cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78faee7f950f436eedd553b33cfcdb27" id="r_a78faee7f950f436eedd553b33cfcdb27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78faee7f950f436eedd553b33cfcdb27">PWM_CH1_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a78faee7f950f436eedd553b33cfcdb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4aa89b085bf257213b071b75cdd6833" id="r_ab4aa89b085bf257213b071b75cdd6833"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4aa89b085bf257213b071b75cdd6833">PWM_CH1_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab4aa89b085bf257213b071b75cdd6833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82525355176fed87fab1806fe25898" id="r_a3a82525355176fed87fab1806fe25898"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3a82525355176fed87fab1806fe25898">PWM_CH1_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3a82525355176fed87fab1806fe25898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ad594d66f3cb7bc0d54fcab5c372f5" id="r_a59ad594d66f3cb7bc0d54fcab5c372f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a59ad594d66f3cb7bc0d54fcab5c372f5">PWM_CH1_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a59ad594d66f3cb7bc0d54fcab5c372f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35795d01338dfd0824cb1188cca5317b" id="r_a35795d01338dfd0824cb1188cca5317b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35795d01338dfd0824cb1188cca5317b">PWM_CH1_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a35795d01338dfd0824cb1188cca5317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfbec7e5a56827ea88cfcfcef70bfca" id="r_a6cfbec7e5a56827ea88cfcfcef70bfca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6cfbec7e5a56827ea88cfcfcef70bfca">PWM_CH1_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6cfbec7e5a56827ea88cfcfcef70bfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5cabfab6af7cde2497c450fcf17483" id="r_a0d5cabfab6af7cde2497c450fcf17483"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d5cabfab6af7cde2497c450fcf17483">PWM_CH1_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0d5cabfab6af7cde2497c450fcf17483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad087a3d862b5db899603594138df2475" id="r_ad087a3d862b5db899603594138df2475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad087a3d862b5db899603594138df2475">PWM_CH1_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad087a3d862b5db899603594138df2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8796df8272c42ce0c956004e50fc6c18" id="r_a8796df8272c42ce0c956004e50fc6c18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8796df8272c42ce0c956004e50fc6c18">PWM_CH1_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8796df8272c42ce0c956004e50fc6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87af3617657d5f2d636e618aa438ea33" id="r_a87af3617657d5f2d636e618aa438ea33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87af3617657d5f2d636e618aa438ea33">PWM_CH1_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87af3617657d5f2d636e618aa438ea33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4643aefed72135a1f87134e1f979500b" id="r_a4643aefed72135a1f87134e1f979500b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4643aefed72135a1f87134e1f979500b">PWM_CH1_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a4643aefed72135a1f87134e1f979500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac4e36c920a0702dc8de206633bdc4f" id="r_a9ac4e36c920a0702dc8de206633bdc4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ac4e36c920a0702dc8de206633bdc4f">PWM_CH1_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a9ac4e36c920a0702dc8de206633bdc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350a2316d34048d5bf652582e941396a" id="r_a350a2316d34048d5bf652582e941396a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a350a2316d34048d5bf652582e941396a">PWM_CH1_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a350a2316d34048d5bf652582e941396a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01112c684d706b154236ab0e55f846e1" id="r_a01112c684d706b154236ab0e55f846e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a01112c684d706b154236ab0e55f846e1">PWM_CH1_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a01112c684d706b154236ab0e55f846e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c5463ff55f300b159aa30b9c3bc7e7" id="r_a86c5463ff55f300b159aa30b9c3bc7e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a86c5463ff55f300b159aa30b9c3bc7e7">PWM_CH1_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a86c5463ff55f300b159aa30b9c3bc7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b44d78cc11211c971a3b98967b05e5" id="r_ac6b44d78cc11211c971a3b98967b05e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac6b44d78cc11211c971a3b98967b05e5">PWM_CH1_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6b44d78cc11211c971a3b98967b05e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a93d10c89801e82a447487dad93fd84" id="r_a2a93d10c89801e82a447487dad93fd84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a93d10c89801e82a447487dad93fd84">PWM_CH1_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a93d10c89801e82a447487dad93fd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1373e6bfecbd9d06d26319db7bb3d9f" id="r_ab1373e6bfecbd9d06d26319db7bb3d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1373e6bfecbd9d06d26319db7bb3d9f">PWM_CH1_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab1373e6bfecbd9d06d26319db7bb3d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a08df2f921313e55f0a3874b281979f" id="r_a4a08df2f921313e55f0a3874b281979f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a08df2f921313e55f0a3874b281979f">PWM_CH1_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4a08df2f921313e55f0a3874b281979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9514ec2aadf9c6a5bd3a13a25371c272" id="r_a9514ec2aadf9c6a5bd3a13a25371c272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9514ec2aadf9c6a5bd3a13a25371c272">PWM_CH1_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9514ec2aadf9c6a5bd3a13a25371c272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656b05b5c70b2b1e38c7821163fb8d5d" id="r_a656b05b5c70b2b1e38c7821163fb8d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a656b05b5c70b2b1e38c7821163fb8d5d">PWM_CH1_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a656b05b5c70b2b1e38c7821163fb8d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c63a4d48dfe576197ac64bf3043d23" id="r_ac1c63a4d48dfe576197ac64bf3043d23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac1c63a4d48dfe576197ac64bf3043d23">PWM_CH1_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:ac1c63a4d48dfe576197ac64bf3043d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214a73f681e688a1cbb0e69bfb4a8786" id="r_a214a73f681e688a1cbb0e69bfb4a8786"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a214a73f681e688a1cbb0e69bfb4a8786">PWM_CH1_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a214a73f681e688a1cbb0e69bfb4a8786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85d66b5b44257e57cea41145d3a3a9" id="r_adb85d66b5b44257e57cea41145d3a3a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb85d66b5b44257e57cea41145d3a3a9">PWM_CH1_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adb85d66b5b44257e57cea41145d3a3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7dde7de0f620e81607cf103c36efc1" id="r_aac7dde7de0f620e81607cf103c36efc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac7dde7de0f620e81607cf103c36efc1">PWM_CH1_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aac7dde7de0f620e81607cf103c36efc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2831e61f29e557ebb79631f71905a3c8" id="r_a2831e61f29e557ebb79631f71905a3c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2831e61f29e557ebb79631f71905a3c8">PWM_CH1_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2831e61f29e557ebb79631f71905a3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3162743038d4af159abcd920d8621a" id="r_aab3162743038d4af159abcd920d8621a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab3162743038d4af159abcd920d8621a">PWM_CH1_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aab3162743038d4af159abcd920d8621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad964b8a943d1fdf082beb1804e6bb121" id="r_ad964b8a943d1fdf082beb1804e6bb121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad964b8a943d1fdf082beb1804e6bb121">PWM_CH1_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad964b8a943d1fdf082beb1804e6bb121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d3fc6a28b8944a705db98bb2f409c3" id="r_a07d3fc6a28b8944a705db98bb2f409c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07d3fc6a28b8944a705db98bb2f409c3">PWM_CH1_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a07d3fc6a28b8944a705db98bb2f409c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2944f7e7f0e664bbe2e365629a157019" id="r_a2944f7e7f0e664bbe2e365629a157019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2944f7e7f0e664bbe2e365629a157019">PWM_CH1_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2944f7e7f0e664bbe2e365629a157019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae084ec17f980d5b89751ce94af0d15c4" id="r_ae084ec17f980d5b89751ce94af0d15c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae084ec17f980d5b89751ce94af0d15c4">PWM_CH1_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae084ec17f980d5b89751ce94af0d15c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab33c56b2c398ff7c5e27dfa547ac24" id="r_a5ab33c56b2c398ff7c5e27dfa547ac24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5ab33c56b2c398ff7c5e27dfa547ac24">PWM_CH1_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a5ab33c56b2c398ff7c5e27dfa547ac24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41272150fcb6cab40278fe9a26e75318" id="r_a41272150fcb6cab40278fe9a26e75318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41272150fcb6cab40278fe9a26e75318">PWM_CH1_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a41272150fcb6cab40278fe9a26e75318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0feeb48bd18b0ad43e1f9ee062a7e618" id="r_a0feeb48bd18b0ad43e1f9ee062a7e618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0feeb48bd18b0ad43e1f9ee062a7e618">PWM_CH1_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a0feeb48bd18b0ad43e1f9ee062a7e618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8944701af682a55c72498263fb6ba67e" id="r_a8944701af682a55c72498263fb6ba67e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8944701af682a55c72498263fb6ba67e">PWM_CH1_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8944701af682a55c72498263fb6ba67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac858cc642262059456a0dbcaf27a8df2" id="r_ac858cc642262059456a0dbcaf27a8df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac858cc642262059456a0dbcaf27a8df2">PWM_CH1_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:ac858cc642262059456a0dbcaf27a8df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200c58d7a6c179efa22941a55378c169" id="r_a200c58d7a6c179efa22941a55378c169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a200c58d7a6c179efa22941a55378c169">PWM_CH1_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a200c58d7a6c179efa22941a55378c169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f46a021b72a5e5a1e5f908105bc312" id="r_a99f46a021b72a5e5a1e5f908105bc312"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99f46a021b72a5e5a1e5f908105bc312">PWM_CH1_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a99f46a021b72a5e5a1e5f908105bc312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21bd21eae0e5449378bccb3758092b45" id="r_a21bd21eae0e5449378bccb3758092b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a21bd21eae0e5449378bccb3758092b45">PWM_CH1_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21bd21eae0e5449378bccb3758092b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608cc6db646d9f069e7763dde0f10f8f" id="r_a608cc6db646d9f069e7763dde0f10f8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a608cc6db646d9f069e7763dde0f10f8f">PWM_CH1_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a608cc6db646d9f069e7763dde0f10f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65c0bf2638da71dee225c8b3c225317" id="r_af65c0bf2638da71dee225c8b3c225317"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af65c0bf2638da71dee225c8b3c225317">PWM_CH1_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:af65c0bf2638da71dee225c8b3c225317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c9a03fd66ceecd91435ced987a3c39" id="r_a56c9a03fd66ceecd91435ced987a3c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56c9a03fd66ceecd91435ced987a3c39">PWM_CH1_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a56c9a03fd66ceecd91435ced987a3c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb8127dab9911ec7ea554f50af8ffab" id="r_a4eb8127dab9911ec7ea554f50af8ffab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4eb8127dab9911ec7ea554f50af8ffab">PWM_CH1_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a4eb8127dab9911ec7ea554f50af8ffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4798f8a018fd46fa665a428321779a" id="r_adc4798f8a018fd46fa665a428321779a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc4798f8a018fd46fa665a428321779a">PWM_CH1_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:adc4798f8a018fd46fa665a428321779a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002c4ae6d0445dd36418649bbb530a25" id="r_a002c4ae6d0445dd36418649bbb530a25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a002c4ae6d0445dd36418649bbb530a25">PWM_CH1_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a002c4ae6d0445dd36418649bbb530a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b21aa19eaa0ad8dc4fc430d5189359" id="r_a60b21aa19eaa0ad8dc4fc430d5189359"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a60b21aa19eaa0ad8dc4fc430d5189359">PWM_CH1_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a60b21aa19eaa0ad8dc4fc430d5189359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8028fadabe760e8b034f68a539f004b" id="r_ab8028fadabe760e8b034f68a539f004b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab8028fadabe760e8b034f68a539f004b">PWM_CH1_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8028fadabe760e8b034f68a539f004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9107e75d0e427cb78fad24a123dc00ac" id="r_a9107e75d0e427cb78fad24a123dc00ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9107e75d0e427cb78fad24a123dc00ac">PWM_CH1_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9107e75d0e427cb78fad24a123dc00ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7b26b956ae93f7c0e2462d144a1953" id="r_aac7b26b956ae93f7c0e2462d144a1953"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac7b26b956ae93f7c0e2462d144a1953">PWM_CH1_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aac7b26b956ae93f7c0e2462d144a1953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab286a1871e48de7b80f739381de8d1e2" id="r_ab286a1871e48de7b80f739381de8d1e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab286a1871e48de7b80f739381de8d1e2">PWM_CH1_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab286a1871e48de7b80f739381de8d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10b7634da38b9a01423f10b76896d15" id="r_af10b7634da38b9a01423f10b76896d15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af10b7634da38b9a01423f10b76896d15">PWM_CH1_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:af10b7634da38b9a01423f10b76896d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f818cca0a5d4737a419ca0f08b229a" id="r_ae0f818cca0a5d4737a419ca0f08b229a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae0f818cca0a5d4737a419ca0f08b229a">PWM_CH1_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae0f818cca0a5d4737a419ca0f08b229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b3e053bf1f62dc3075144d346a09c8" id="r_a52b3e053bf1f62dc3075144d346a09c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a52b3e053bf1f62dc3075144d346a09c8">PWM_CH2_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52b3e053bf1f62dc3075144d346a09c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332d1da050977895ab0b4fbda5696de9" id="r_a332d1da050977895ab0b4fbda5696de9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a332d1da050977895ab0b4fbda5696de9">PWM_CH2_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a332d1da050977895ab0b4fbda5696de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a4279005addfb06009490f2af5f915" id="r_a42a4279005addfb06009490f2af5f915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42a4279005addfb06009490f2af5f915">PWM_CH2_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a42a4279005addfb06009490f2af5f915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737fdfdc4b14a6b619d0ba9107cb5352" id="r_a737fdfdc4b14a6b619d0ba9107cb5352"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a737fdfdc4b14a6b619d0ba9107cb5352">PWM_CH2_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a737fdfdc4b14a6b619d0ba9107cb5352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79560a9040e726b4a3a190f5f801521" id="r_ac79560a9040e726b4a3a190f5f801521"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac79560a9040e726b4a3a190f5f801521">PWM_CH2_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ac79560a9040e726b4a3a190f5f801521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a62d26329b641704142965eb1cca0f" id="r_a89a62d26329b641704142965eb1cca0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89a62d26329b641704142965eb1cca0f">PWM_CH2_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a89a62d26329b641704142965eb1cca0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276b72db9892b04dcbdc74cc734ae6f8" id="r_a276b72db9892b04dcbdc74cc734ae6f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a276b72db9892b04dcbdc74cc734ae6f8">PWM_CH2_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a276b72db9892b04dcbdc74cc734ae6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad100889726fe3409642be27a5ed6edbe" id="r_ad100889726fe3409642be27a5ed6edbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad100889726fe3409642be27a5ed6edbe">PWM_CH2_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ad100889726fe3409642be27a5ed6edbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb667dcf64604b94fe86a9ea77b0d88" id="r_aceb667dcf64604b94fe86a9ea77b0d88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aceb667dcf64604b94fe86a9ea77b0d88">PWM_CH2_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aceb667dcf64604b94fe86a9ea77b0d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d476865e0bcb78c5155144883cc44d" id="r_ad0d476865e0bcb78c5155144883cc44d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0d476865e0bcb78c5155144883cc44d">PWM_CH2_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ad0d476865e0bcb78c5155144883cc44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a1e6919e3beddf709465a3440d4876" id="r_a09a1e6919e3beddf709465a3440d4876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09a1e6919e3beddf709465a3440d4876">PWM_CH2_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a09a1e6919e3beddf709465a3440d4876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94b5d7c5a5cda85a1b99e1966ba3eba" id="r_ac94b5d7c5a5cda85a1b99e1966ba3eba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac94b5d7c5a5cda85a1b99e1966ba3eba">PWM_CH2_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:ac94b5d7c5a5cda85a1b99e1966ba3eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0234c826013fd0e155f679881a26a4" id="r_a5a0234c826013fd0e155f679881a26a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5a0234c826013fd0e155f679881a26a4">PWM_CH2_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5a0234c826013fd0e155f679881a26a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c89ddf448e9d390f4473bc13fea9ac" id="r_a41c89ddf448e9d390f4473bc13fea9ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41c89ddf448e9d390f4473bc13fea9ac">PWM_CH2_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a41c89ddf448e9d390f4473bc13fea9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308e485baf0693006d27c8d4289aab6d" id="r_a308e485baf0693006d27c8d4289aab6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a308e485baf0693006d27c8d4289aab6d">PWM_CH2_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a308e485baf0693006d27c8d4289aab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c90114ac9797313bbee0c886a493a3" id="r_a26c90114ac9797313bbee0c886a493a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a26c90114ac9797313bbee0c886a493a3">PWM_CH2_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a26c90114ac9797313bbee0c886a493a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e0bfa9b49c91761513b1fdf2adbc38" id="r_ae1e0bfa9b49c91761513b1fdf2adbc38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1e0bfa9b49c91761513b1fdf2adbc38">PWM_CH2_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae1e0bfa9b49c91761513b1fdf2adbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade972e3b4d1810e89105f20bb5df40c8" id="r_ade972e3b4d1810e89105f20bb5df40c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ade972e3b4d1810e89105f20bb5df40c8">PWM_CH2_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ade972e3b4d1810e89105f20bb5df40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed18918beae255a820cb69485f4d1805" id="r_aed18918beae255a820cb69485f4d1805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed18918beae255a820cb69485f4d1805">PWM_CH2_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed18918beae255a820cb69485f4d1805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af837ee272b3d0416d26ec530e8527d17" id="r_af837ee272b3d0416d26ec530e8527d17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af837ee272b3d0416d26ec530e8527d17">PWM_CH2_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af837ee272b3d0416d26ec530e8527d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478b019f77b28a33fe2cce4c8b439768" id="r_a478b019f77b28a33fe2cce4c8b439768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a478b019f77b28a33fe2cce4c8b439768">PWM_CH2_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a478b019f77b28a33fe2cce4c8b439768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf08bbd920b5b7c495715cd7c985066" id="r_aaaf08bbd920b5b7c495715cd7c985066"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaaf08bbd920b5b7c495715cd7c985066">PWM_CH2_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaaf08bbd920b5b7c495715cd7c985066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a7e4bc0e383eeed38d1dd254bed0a4" id="r_a32a7e4bc0e383eeed38d1dd254bed0a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32a7e4bc0e383eeed38d1dd254bed0a4">PWM_CH2_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32a7e4bc0e383eeed38d1dd254bed0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff8135e1974d8103fed94a9ec661e63" id="r_a2ff8135e1974d8103fed94a9ec661e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2ff8135e1974d8103fed94a9ec661e63">PWM_CH2_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a2ff8135e1974d8103fed94a9ec661e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75569196b01fe5d5e38d823b9957ac94" id="r_a75569196b01fe5d5e38d823b9957ac94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75569196b01fe5d5e38d823b9957ac94">PWM_CH2_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75569196b01fe5d5e38d823b9957ac94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c960dc0a7aea0b223818865420673cf" id="r_a2c960dc0a7aea0b223818865420673cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c960dc0a7aea0b223818865420673cf">PWM_CH2_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a2c960dc0a7aea0b223818865420673cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f2e8843aa8ddff86ee666b1bab015d" id="r_a07f2e8843aa8ddff86ee666b1bab015d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07f2e8843aa8ddff86ee666b1bab015d">PWM_CH2_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a07f2e8843aa8ddff86ee666b1bab015d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a7f86e4f170657cddf1f9171d3a361" id="r_ab9a7f86e4f170657cddf1f9171d3a361"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab9a7f86e4f170657cddf1f9171d3a361">PWM_CH2_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab9a7f86e4f170657cddf1f9171d3a361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3562597f2b5829c3a4323d4b36ef8e" id="r_afa3562597f2b5829c3a4323d4b36ef8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afa3562597f2b5829c3a4323d4b36ef8e">PWM_CH2_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa3562597f2b5829c3a4323d4b36ef8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98ea8c2bf25e21a4ea73c3d58bbbc59" id="r_af98ea8c2bf25e21a4ea73c3d58bbbc59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af98ea8c2bf25e21a4ea73c3d58bbbc59">PWM_CH2_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af98ea8c2bf25e21a4ea73c3d58bbbc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614a30bc2888d2083db2fa29e6f693fa" id="r_a614a30bc2888d2083db2fa29e6f693fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a614a30bc2888d2083db2fa29e6f693fa">PWM_CH2_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a614a30bc2888d2083db2fa29e6f693fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7817776fa33d693e2fc445aae12045ce" id="r_a7817776fa33d693e2fc445aae12045ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7817776fa33d693e2fc445aae12045ce">PWM_CH2_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7817776fa33d693e2fc445aae12045ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885de65a1caa556c1e932a606d52e988" id="r_a885de65a1caa556c1e932a606d52e988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a885de65a1caa556c1e932a606d52e988">PWM_CH2_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a885de65a1caa556c1e932a606d52e988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd30384940452158118f31db71018d5a" id="r_acd30384940452158118f31db71018d5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd30384940452158118f31db71018d5a">PWM_CH2_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd30384940452158118f31db71018d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b06261bf62eb82f5990d697c4c821b" id="r_a37b06261bf62eb82f5990d697c4c821b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a37b06261bf62eb82f5990d697c4c821b">PWM_CH2_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a37b06261bf62eb82f5990d697c4c821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9b5246330ea8c093c8e371c9e2a109" id="r_a9a9b5246330ea8c093c8e371c9e2a109"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9a9b5246330ea8c093c8e371c9e2a109">PWM_CH2_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9a9b5246330ea8c093c8e371c9e2a109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34c04498b02351cef1dfb21b5cfcbc5" id="r_af34c04498b02351cef1dfb21b5cfcbc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af34c04498b02351cef1dfb21b5cfcbc5">PWM_CH2_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af34c04498b02351cef1dfb21b5cfcbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c39585c2d6d49c7cddc07ef67f6bac" id="r_ac8c39585c2d6d49c7cddc07ef67f6bac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac8c39585c2d6d49c7cddc07ef67f6bac">PWM_CH2_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac8c39585c2d6d49c7cddc07ef67f6bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c9a4b36d84a0f29847092dc5f04525" id="r_aa9c9a4b36d84a0f29847092dc5f04525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa9c9a4b36d84a0f29847092dc5f04525">PWM_CH2_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:aa9c9a4b36d84a0f29847092dc5f04525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9ff8020d84a3821a9e1c754182a0b2" id="r_aea9ff8020d84a3821a9e1c754182a0b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea9ff8020d84a3821a9e1c754182a0b2">PWM_CH2_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aea9ff8020d84a3821a9e1c754182a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab0095669f29b75eb70ab11518347aa" id="r_adab0095669f29b75eb70ab11518347aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adab0095669f29b75eb70ab11518347aa">PWM_CH2_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:adab0095669f29b75eb70ab11518347aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f073ebf1cd43f4114087a34753689e" id="r_ac9f073ebf1cd43f4114087a34753689e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9f073ebf1cd43f4114087a34753689e">PWM_CH2_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac9f073ebf1cd43f4114087a34753689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a1f2972263859c1e65f259765bcdc7" id="r_aa3a1f2972263859c1e65f259765bcdc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3a1f2972263859c1e65f259765bcdc7">PWM_CH2_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa3a1f2972263859c1e65f259765bcdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7ab89cf885375d67d7dda3a4fdff16" id="r_a4e7ab89cf885375d67d7dda3a4fdff16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e7ab89cf885375d67d7dda3a4fdff16">PWM_CH2_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e7ab89cf885375d67d7dda3a4fdff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38736220b3f4cd0ac5c231dc566cca0e" id="r_a38736220b3f4cd0ac5c231dc566cca0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38736220b3f4cd0ac5c231dc566cca0e">PWM_CH2_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a38736220b3f4cd0ac5c231dc566cca0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751196ff0559416611bc57484eb8a6c6" id="r_a751196ff0559416611bc57484eb8a6c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a751196ff0559416611bc57484eb8a6c6">PWM_CH2_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a751196ff0559416611bc57484eb8a6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894adb97cccd5631227c514e19f9bf91" id="r_a894adb97cccd5631227c514e19f9bf91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a894adb97cccd5631227c514e19f9bf91">PWM_CH2_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a894adb97cccd5631227c514e19f9bf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2832d3d06b34c29db7ffd865f4cb369" id="r_aa2832d3d06b34c29db7ffd865f4cb369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa2832d3d06b34c29db7ffd865f4cb369">PWM_CH2_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa2832d3d06b34c29db7ffd865f4cb369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c8f6f242d4d84e7530ff5d4e5c1b1c" id="r_a55c8f6f242d4d84e7530ff5d4e5c1b1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a55c8f6f242d4d84e7530ff5d4e5c1b1c">PWM_CH2_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a55c8f6f242d4d84e7530ff5d4e5c1b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3603d9bb4704fa535f0674f91e5e4376" id="r_a3603d9bb4704fa535f0674f91e5e4376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3603d9bb4704fa535f0674f91e5e4376">PWM_CH2_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3603d9bb4704fa535f0674f91e5e4376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0873aee6e6fdcb22b32b6e42dc648370" id="r_a0873aee6e6fdcb22b32b6e42dc648370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0873aee6e6fdcb22b32b6e42dc648370">PWM_CH2_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0873aee6e6fdcb22b32b6e42dc648370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46bc76857da17e0008e8771927a2772" id="r_ac46bc76857da17e0008e8771927a2772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac46bc76857da17e0008e8771927a2772">PWM_CH2_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac46bc76857da17e0008e8771927a2772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fa39379fbfd8232d4c1af953f9b61b" id="r_a47fa39379fbfd8232d4c1af953f9b61b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a47fa39379fbfd8232d4c1af953f9b61b">PWM_CH2_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a47fa39379fbfd8232d4c1af953f9b61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5cc69c5a9b3f9161c0739cb16f3d70" id="r_aed5cc69c5a9b3f9161c0739cb16f3d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed5cc69c5a9b3f9161c0739cb16f3d70">PWM_CH2_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed5cc69c5a9b3f9161c0739cb16f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b364399b3a07b8e64706539b38766e7" id="r_a9b364399b3a07b8e64706539b38766e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b364399b3a07b8e64706539b38766e7">PWM_CH2_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9b364399b3a07b8e64706539b38766e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dc76c5e90633d2c743ec2e743e3188" id="r_ac2dc76c5e90633d2c743ec2e743e3188"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac2dc76c5e90633d2c743ec2e743e3188">PWM_CH2_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac2dc76c5e90633d2c743ec2e743e3188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc50de6508c58e085570ce899f308464" id="r_acc50de6508c58e085570ce899f308464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acc50de6508c58e085570ce899f308464">PWM_CH2_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:acc50de6508c58e085570ce899f308464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3864a0e2e3cdf71951c6909903224e" id="r_aaf3864a0e2e3cdf71951c6909903224e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf3864a0e2e3cdf71951c6909903224e">PWM_CH2_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaf3864a0e2e3cdf71951c6909903224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2015502f067f2d07da088defad367b67" id="r_a2015502f067f2d07da088defad367b67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2015502f067f2d07da088defad367b67">PWM_CH2_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2015502f067f2d07da088defad367b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb096fe40496286553dd533986cb6a6" id="r_afbb096fe40496286553dd533986cb6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afbb096fe40496286553dd533986cb6a6">PWM_CH2_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afbb096fe40496286553dd533986cb6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9594c65ebc55b501341ccf98e292274" id="r_ad9594c65ebc55b501341ccf98e292274"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9594c65ebc55b501341ccf98e292274">PWM_CH2_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad9594c65ebc55b501341ccf98e292274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1973cf81b8c9bb4bf69f76eadd7003" id="r_a6a1973cf81b8c9bb4bf69f76eadd7003"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6a1973cf81b8c9bb4bf69f76eadd7003">PWM_CH2_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a6a1973cf81b8c9bb4bf69f76eadd7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0d33aacecb2a7e1f93cbd8080ffde6" id="r_aed0d33aacecb2a7e1f93cbd8080ffde6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed0d33aacecb2a7e1f93cbd8080ffde6">PWM_CH2_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed0d33aacecb2a7e1f93cbd8080ffde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6beca144a9a283736c666f520205ad52" id="r_a6beca144a9a283736c666f520205ad52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6beca144a9a283736c666f520205ad52">PWM_CH2_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6beca144a9a283736c666f520205ad52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e551b46df8da9b63317bc6bcc427f8a" id="r_a9e551b46df8da9b63317bc6bcc427f8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9e551b46df8da9b63317bc6bcc427f8a">PWM_CH2_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9e551b46df8da9b63317bc6bcc427f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b94230c455e1947597c2a943354d24e" id="r_a3b94230c455e1947597c2a943354d24e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b94230c455e1947597c2a943354d24e">PWM_CH2_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3b94230c455e1947597c2a943354d24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b80233601bab17a3dc689774727e1b0" id="r_a6b80233601bab17a3dc689774727e1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b80233601bab17a3dc689774727e1b0">PWM_CH2_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b80233601bab17a3dc689774727e1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272a70f9f4e20665e71d2b38d97ad180" id="r_a272a70f9f4e20665e71d2b38d97ad180"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a272a70f9f4e20665e71d2b38d97ad180">PWM_CH2_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a272a70f9f4e20665e71d2b38d97ad180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e24d40bc648b0ce1bb9ef110f3e3738" id="r_a0e24d40bc648b0ce1bb9ef110f3e3738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e24d40bc648b0ce1bb9ef110f3e3738">PWM_CH2_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a0e24d40bc648b0ce1bb9ef110f3e3738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b8e7efcdb2f96d0596bfd94b6bdc4a" id="r_aa0b8e7efcdb2f96d0596bfd94b6bdc4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa0b8e7efcdb2f96d0596bfd94b6bdc4a">PWM_CH2_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa0b8e7efcdb2f96d0596bfd94b6bdc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ef6393e5cd52a40b2745ecdc2745b6" id="r_ad6ef6393e5cd52a40b2745ecdc2745b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6ef6393e5cd52a40b2745ecdc2745b6">PWM_CH2_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad6ef6393e5cd52a40b2745ecdc2745b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb950797f9e02a08bff015e25b94d16" id="r_a8bb950797f9e02a08bff015e25b94d16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bb950797f9e02a08bff015e25b94d16">PWM_CH2_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a8bb950797f9e02a08bff015e25b94d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6a7d8d4e94bc298bd90bc0c512479f" id="r_acf6a7d8d4e94bc298bd90bc0c512479f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf6a7d8d4e94bc298bd90bc0c512479f">PWM_CH2_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:acf6a7d8d4e94bc298bd90bc0c512479f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a6d407f1a770ea4219617e1aa82fa6" id="r_a50a6d407f1a770ea4219617e1aa82fa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50a6d407f1a770ea4219617e1aa82fa6">PWM_CH2_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a50a6d407f1a770ea4219617e1aa82fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690a6dc971e96c062cbacbb42089e557" id="r_a690a6dc971e96c062cbacbb42089e557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a690a6dc971e96c062cbacbb42089e557">PWM_CH2_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a690a6dc971e96c062cbacbb42089e557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29d70b57f5355c0669e44c000bdf5ba" id="r_ac29d70b57f5355c0669e44c000bdf5ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac29d70b57f5355c0669e44c000bdf5ba">PWM_CH2_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ac29d70b57f5355c0669e44c000bdf5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f76ed79d06278b21286f38c0bb7c0a7" id="r_a4f76ed79d06278b21286f38c0bb7c0a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f76ed79d06278b21286f38c0bb7c0a7">PWM_CH2_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4f76ed79d06278b21286f38c0bb7c0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eafcea4f1cc09e0fd5538ea86303a01" id="r_a2eafcea4f1cc09e0fd5538ea86303a01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2eafcea4f1cc09e0fd5538ea86303a01">PWM_CH2_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2eafcea4f1cc09e0fd5538ea86303a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8026b653527962705b5d80990abf92a3" id="r_a8026b653527962705b5d80990abf92a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8026b653527962705b5d80990abf92a3">PWM_CH2_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a8026b653527962705b5d80990abf92a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538d9882fcf39e29ad69fddadf0a6d8d" id="r_a538d9882fcf39e29ad69fddadf0a6d8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a538d9882fcf39e29ad69fddadf0a6d8d">PWM_CH2_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a538d9882fcf39e29ad69fddadf0a6d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040a0d10c44fbbe72ac2900d0faeb90a" id="r_a040a0d10c44fbbe72ac2900d0faeb90a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a040a0d10c44fbbe72ac2900d0faeb90a">PWM_CH3_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a040a0d10c44fbbe72ac2900d0faeb90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfc36fcffc1d43168f82ec0320e675f" id="r_aadfc36fcffc1d43168f82ec0320e675f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aadfc36fcffc1d43168f82ec0320e675f">PWM_CH3_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aadfc36fcffc1d43168f82ec0320e675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21d1e6518b2c57a50ee62b9afd08c82" id="r_ad21d1e6518b2c57a50ee62b9afd08c82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad21d1e6518b2c57a50ee62b9afd08c82">PWM_CH3_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad21d1e6518b2c57a50ee62b9afd08c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71d604852e8cf1e27baa7e433447bf8" id="r_ac71d604852e8cf1e27baa7e433447bf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac71d604852e8cf1e27baa7e433447bf8">PWM_CH3_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ac71d604852e8cf1e27baa7e433447bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabb24994a2c34e1c9f4efa73c9827c3" id="r_aaabb24994a2c34e1c9f4efa73c9827c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaabb24994a2c34e1c9f4efa73c9827c3">PWM_CH3_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aaabb24994a2c34e1c9f4efa73c9827c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098834a2dce28652ce8f65a5dfcbcc0c" id="r_a098834a2dce28652ce8f65a5dfcbcc0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a098834a2dce28652ce8f65a5dfcbcc0c">PWM_CH3_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a098834a2dce28652ce8f65a5dfcbcc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24006b9ee5708dfb96dc9de72b5e1523" id="r_a24006b9ee5708dfb96dc9de72b5e1523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a24006b9ee5708dfb96dc9de72b5e1523">PWM_CH3_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a24006b9ee5708dfb96dc9de72b5e1523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051aef22cb428394b237be20c90412a1" id="r_a051aef22cb428394b237be20c90412a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a051aef22cb428394b237be20c90412a1">PWM_CH3_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a051aef22cb428394b237be20c90412a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22b8246a41ec5b65a863ff89e61a12a" id="r_af22b8246a41ec5b65a863ff89e61a12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af22b8246a41ec5b65a863ff89e61a12a">PWM_CH3_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af22b8246a41ec5b65a863ff89e61a12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bce4a8d87ae33317294136d3effb00a" id="r_a2bce4a8d87ae33317294136d3effb00a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2bce4a8d87ae33317294136d3effb00a">PWM_CH3_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a2bce4a8d87ae33317294136d3effb00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c249b4d70600fb2aff7f454a748443f" id="r_a1c249b4d70600fb2aff7f454a748443f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1c249b4d70600fb2aff7f454a748443f">PWM_CH3_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1c249b4d70600fb2aff7f454a748443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaf7fa59876b49dc80b13877d555842" id="r_aebaf7fa59876b49dc80b13877d555842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aebaf7fa59876b49dc80b13877d555842">PWM_CH3_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:aebaf7fa59876b49dc80b13877d555842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54759ffd7faa4c2c7750548f9a19461f" id="r_a54759ffd7faa4c2c7750548f9a19461f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54759ffd7faa4c2c7750548f9a19461f">PWM_CH3_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a54759ffd7faa4c2c7750548f9a19461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7defe583f2fb202db8d28cb3a0f8e7" id="r_aab7defe583f2fb202db8d28cb3a0f8e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aab7defe583f2fb202db8d28cb3a0f8e7">PWM_CH3_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aab7defe583f2fb202db8d28cb3a0f8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16db3879ceaca3a68de65b90a86e804" id="r_aa16db3879ceaca3a68de65b90a86e804"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa16db3879ceaca3a68de65b90a86e804">PWM_CH3_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa16db3879ceaca3a68de65b90a86e804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d47d4c98386a581b36a7075f92d5e92" id="r_a5d47d4c98386a581b36a7075f92d5e92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d47d4c98386a581b36a7075f92d5e92">PWM_CH3_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5d47d4c98386a581b36a7075f92d5e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2478e60655fe8238e66c6c64670ffee" id="r_ae2478e60655fe8238e66c6c64670ffee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2478e60655fe8238e66c6c64670ffee">PWM_CH3_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae2478e60655fe8238e66c6c64670ffee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ce69a729cc2bdafa35db2ba2232b7c" id="r_a84ce69a729cc2bdafa35db2ba2232b7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a84ce69a729cc2bdafa35db2ba2232b7c">PWM_CH3_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a84ce69a729cc2bdafa35db2ba2232b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17db85fed46ccc4fd2872bcfbf657833" id="r_a17db85fed46ccc4fd2872bcfbf657833"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17db85fed46ccc4fd2872bcfbf657833">PWM_CH3_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a17db85fed46ccc4fd2872bcfbf657833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138b0ffb56bddbae67695d4f4f1cec1d" id="r_a138b0ffb56bddbae67695d4f4f1cec1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a138b0ffb56bddbae67695d4f4f1cec1d">PWM_CH3_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a138b0ffb56bddbae67695d4f4f1cec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30097fbe2bcfb7603ab0064eaafc72a" id="r_ad30097fbe2bcfb7603ab0064eaafc72a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad30097fbe2bcfb7603ab0064eaafc72a">PWM_CH3_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad30097fbe2bcfb7603ab0064eaafc72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7449da81a6f9feef9fee780095092c" id="r_afd7449da81a6f9feef9fee780095092c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd7449da81a6f9feef9fee780095092c">PWM_CH3_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:afd7449da81a6f9feef9fee780095092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a525cbe5f0a73973722489a7089ceb011" id="r_a525cbe5f0a73973722489a7089ceb011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a525cbe5f0a73973722489a7089ceb011">PWM_CH3_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a525cbe5f0a73973722489a7089ceb011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00a34787c0dcbbbe4fb81239a161026" id="r_ac00a34787c0dcbbbe4fb81239a161026"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac00a34787c0dcbbbe4fb81239a161026">PWM_CH3_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ac00a34787c0dcbbbe4fb81239a161026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fb6a7ac7f2d808806c26193567aa3f" id="r_a34fb6a7ac7f2d808806c26193567aa3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a34fb6a7ac7f2d808806c26193567aa3f">PWM_CH3_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a34fb6a7ac7f2d808806c26193567aa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146003062da777acda69dff4ff74ed87" id="r_a146003062da777acda69dff4ff74ed87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a146003062da777acda69dff4ff74ed87">PWM_CH3_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a146003062da777acda69dff4ff74ed87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae834f0bd74114a635196c1758e0ac638" id="r_ae834f0bd74114a635196c1758e0ac638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae834f0bd74114a635196c1758e0ac638">PWM_CH3_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae834f0bd74114a635196c1758e0ac638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98290257e76fb3ff32cc1cda3278c0c6" id="r_a98290257e76fb3ff32cc1cda3278c0c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a98290257e76fb3ff32cc1cda3278c0c6">PWM_CH3_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a98290257e76fb3ff32cc1cda3278c0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b83282630c6721798d4766ef4a4455" id="r_ac0b83282630c6721798d4766ef4a4455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0b83282630c6721798d4766ef4a4455">PWM_CH3_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0b83282630c6721798d4766ef4a4455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aa3b0f7a9bfc6a09a6300e9a636a85" id="r_ac9aa3b0f7a9bfc6a09a6300e9a636a85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9aa3b0f7a9bfc6a09a6300e9a636a85">PWM_CH3_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac9aa3b0f7a9bfc6a09a6300e9a636a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02958d323acf10bff32b4479f48255d" id="r_af02958d323acf10bff32b4479f48255d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af02958d323acf10bff32b4479f48255d">PWM_CH3_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af02958d323acf10bff32b4479f48255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6c1049c8aead118a6771d6b7a978ff" id="r_a0d6c1049c8aead118a6771d6b7a978ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d6c1049c8aead118a6771d6b7a978ff">PWM_CH3_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0d6c1049c8aead118a6771d6b7a978ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2574bed82aed678ffe27b188d82fab0e" id="r_a2574bed82aed678ffe27b188d82fab0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2574bed82aed678ffe27b188d82fab0e">PWM_CH3_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a2574bed82aed678ffe27b188d82fab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ed7067175bd79de88f0f60508c803d" id="r_a32ed7067175bd79de88f0f60508c803d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32ed7067175bd79de88f0f60508c803d">PWM_CH3_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32ed7067175bd79de88f0f60508c803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ebc62462a4a9e75b3a52787778e3d6" id="r_a31ebc62462a4a9e75b3a52787778e3d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a31ebc62462a4a9e75b3a52787778e3d6">PWM_CH3_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a31ebc62462a4a9e75b3a52787778e3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7418beb31d5536e1ed4638f81f40c86d" id="r_a7418beb31d5536e1ed4638f81f40c86d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7418beb31d5536e1ed4638f81f40c86d">PWM_CH3_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7418beb31d5536e1ed4638f81f40c86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29d7f0832a1a3b2ba845a8e913b9a" id="r_a69c29d7f0832a1a3b2ba845a8e913b9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69c29d7f0832a1a3b2ba845a8e913b9a">PWM_CH3_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a69c29d7f0832a1a3b2ba845a8e913b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa897c9504c9c97e53b140d6c1373f319" id="r_aa897c9504c9c97e53b140d6c1373f319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa897c9504c9c97e53b140d6c1373f319">PWM_CH3_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa897c9504c9c97e53b140d6c1373f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f8c8f5c23f9e541c3d094b4e83a787" id="r_ad6f8c8f5c23f9e541c3d094b4e83a787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6f8c8f5c23f9e541c3d094b4e83a787">PWM_CH3_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:ad6f8c8f5c23f9e541c3d094b4e83a787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6dcc0110229c702f8e38c1a9159607" id="r_aed6dcc0110229c702f8e38c1a9159607"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed6dcc0110229c702f8e38c1a9159607">PWM_CH3_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aed6dcc0110229c702f8e38c1a9159607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717076e048cd3c773dd1378b9f869b78" id="r_a717076e048cd3c773dd1378b9f869b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a717076e048cd3c773dd1378b9f869b78">PWM_CH3_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a717076e048cd3c773dd1378b9f869b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc59fe142179129b3a6f0b451e767d7" id="r_afdc59fe142179129b3a6f0b451e767d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afdc59fe142179129b3a6f0b451e767d7">PWM_CH3_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afdc59fe142179129b3a6f0b451e767d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8882b720f568cca63bee3d4c1ca96a60" id="r_a8882b720f568cca63bee3d4c1ca96a60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8882b720f568cca63bee3d4c1ca96a60">PWM_CH3_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8882b720f568cca63bee3d4c1ca96a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8256d0496edf8d70392f5535ed2bd0df" id="r_a8256d0496edf8d70392f5535ed2bd0df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8256d0496edf8d70392f5535ed2bd0df">PWM_CH3_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8256d0496edf8d70392f5535ed2bd0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484eb38f3266fb8f2ace30f7b44982ea" id="r_a484eb38f3266fb8f2ace30f7b44982ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a484eb38f3266fb8f2ace30f7b44982ea">PWM_CH3_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a484eb38f3266fb8f2ace30f7b44982ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5dd8572a5cf689ef612b6b530c521b" id="r_afc5dd8572a5cf689ef612b6b530c521b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afc5dd8572a5cf689ef612b6b530c521b">PWM_CH3_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:afc5dd8572a5cf689ef612b6b530c521b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba10834ffc52e9976a101639c075698f" id="r_aba10834ffc52e9976a101639c075698f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba10834ffc52e9976a101639c075698f">PWM_CH3_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aba10834ffc52e9976a101639c075698f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e89a07939d9dd6ad0de0eaae1121a09" id="r_a9e89a07939d9dd6ad0de0eaae1121a09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9e89a07939d9dd6ad0de0eaae1121a09">PWM_CH3_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9e89a07939d9dd6ad0de0eaae1121a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5eac9511092ab47dc5efefc62f6788" id="r_aac5eac9511092ab47dc5efefc62f6788"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac5eac9511092ab47dc5efefc62f6788">PWM_CH3_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aac5eac9511092ab47dc5efefc62f6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f594f6db2c991a56a02cb83844d38d" id="r_a83f594f6db2c991a56a02cb83844d38d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a83f594f6db2c991a56a02cb83844d38d">PWM_CH3_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a83f594f6db2c991a56a02cb83844d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151dff91d83cb135bbd4c741244f9e51" id="r_a151dff91d83cb135bbd4c741244f9e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a151dff91d83cb135bbd4c741244f9e51">PWM_CH3_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a151dff91d83cb135bbd4c741244f9e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5036f46d849faf50de72fa8da81ff8" id="r_aea5036f46d849faf50de72fa8da81ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea5036f46d849faf50de72fa8da81ff8">PWM_CH3_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aea5036f46d849faf50de72fa8da81ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8451a1189b280fae463d3cfd1af36e" id="r_a6b8451a1189b280fae463d3cfd1af36e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b8451a1189b280fae463d3cfd1af36e">PWM_CH3_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6b8451a1189b280fae463d3cfd1af36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d887d8ad7f27e4c675759eeb924848" id="r_ac2d887d8ad7f27e4c675759eeb924848"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac2d887d8ad7f27e4c675759eeb924848">PWM_CH3_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac2d887d8ad7f27e4c675759eeb924848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fb96b9cc41ade03b922e887ade2915" id="r_ab7fb96b9cc41ade03b922e887ade2915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab7fb96b9cc41ade03b922e887ade2915">PWM_CH3_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab7fb96b9cc41ade03b922e887ade2915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb12a8ab94fe244b1dc4d478382831" id="r_a4dbb12a8ab94fe244b1dc4d478382831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4dbb12a8ab94fe244b1dc4d478382831">PWM_CH3_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4dbb12a8ab94fe244b1dc4d478382831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac23de666303c1efdc88a8a8caf37ca" id="r_a4ac23de666303c1efdc88a8a8caf37ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4ac23de666303c1efdc88a8a8caf37ca">PWM_CH3_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a4ac23de666303c1efdc88a8a8caf37ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a63b7f71728eb330d31ef13d87406d" id="r_a07a63b7f71728eb330d31ef13d87406d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07a63b7f71728eb330d31ef13d87406d">PWM_CH3_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a07a63b7f71728eb330d31ef13d87406d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81876ea182ebbbcdbc2eeaee41317b63" id="r_a81876ea182ebbbcdbc2eeaee41317b63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a81876ea182ebbbcdbc2eeaee41317b63">PWM_CH3_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a81876ea182ebbbcdbc2eeaee41317b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c12364337263889e62e9207ff467e27" id="r_a3c12364337263889e62e9207ff467e27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c12364337263889e62e9207ff467e27">PWM_CH3_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a3c12364337263889e62e9207ff467e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e93ca8c38476ca33a52bfdf7b079c2" id="r_a92e93ca8c38476ca33a52bfdf7b079c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92e93ca8c38476ca33a52bfdf7b079c2">PWM_CH3_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a92e93ca8c38476ca33a52bfdf7b079c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869f02df838c8723754bdbb52ac8bac9" id="r_a869f02df838c8723754bdbb52ac8bac9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a869f02df838c8723754bdbb52ac8bac9">PWM_CH3_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a869f02df838c8723754bdbb52ac8bac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbea6e222b9b04417719b365d8e2e6c" id="r_a1bbea6e222b9b04417719b365d8e2e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1bbea6e222b9b04417719b365d8e2e6c">PWM_CH3_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bbea6e222b9b04417719b365d8e2e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d66c23294273a7c79ad033cbfcae0bd" id="r_a5d66c23294273a7c79ad033cbfcae0bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d66c23294273a7c79ad033cbfcae0bd">PWM_CH3_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a5d66c23294273a7c79ad033cbfcae0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf39e70bd52d09f63704196a1681ab5" id="r_afbf39e70bd52d09f63704196a1681ab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afbf39e70bd52d09f63704196a1681ab5">PWM_CH3_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afbf39e70bd52d09f63704196a1681ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa9fd9d844da822287ebfab44e587bf" id="r_a7aa9fd9d844da822287ebfab44e587bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7aa9fd9d844da822287ebfab44e587bf">PWM_CH3_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7aa9fd9d844da822287ebfab44e587bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ee5cd4cf5cc2ad583cb997c544673b" id="r_a90ee5cd4cf5cc2ad583cb997c544673b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90ee5cd4cf5cc2ad583cb997c544673b">PWM_CH3_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a90ee5cd4cf5cc2ad583cb997c544673b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a273cce77e5a8e7c6cd55de6aa90059" id="r_a2a273cce77e5a8e7c6cd55de6aa90059"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a273cce77e5a8e7c6cd55de6aa90059">PWM_CH3_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a273cce77e5a8e7c6cd55de6aa90059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace04084276920262e798b54297f8e506" id="r_ace04084276920262e798b54297f8e506"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ace04084276920262e798b54297f8e506">PWM_CH3_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ace04084276920262e798b54297f8e506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925673330c7e5725f8ad36f97680e8e5" id="r_a925673330c7e5725f8ad36f97680e8e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a925673330c7e5725f8ad36f97680e8e5">PWM_CH3_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a925673330c7e5725f8ad36f97680e8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada87237eecc773e4498cd7090a9e16fa" id="r_ada87237eecc773e4498cd7090a9e16fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ada87237eecc773e4498cd7090a9e16fa">PWM_CH3_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ada87237eecc773e4498cd7090a9e16fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad140cba0c2d19d0f9576e6595a6f9ccd" id="r_ad140cba0c2d19d0f9576e6595a6f9ccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad140cba0c2d19d0f9576e6595a6f9ccd">PWM_CH3_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:ad140cba0c2d19d0f9576e6595a6f9ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbf6387abc323ec049d7dfffd8fcc2b" id="r_accbf6387abc323ec049d7dfffd8fcc2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accbf6387abc323ec049d7dfffd8fcc2b">PWM_CH3_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:accbf6387abc323ec049d7dfffd8fcc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02a2505b88942ce51840aed262f06f9" id="r_ac02a2505b88942ce51840aed262f06f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac02a2505b88942ce51840aed262f06f9">PWM_CH3_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ac02a2505b88942ce51840aed262f06f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c472d2d9577d621fa9ae26dec6a7adf" id="r_a4c472d2d9577d621fa9ae26dec6a7adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c472d2d9577d621fa9ae26dec6a7adf">PWM_CH3_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c472d2d9577d621fa9ae26dec6a7adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31607b2c4f5ef9b2fd27f899809fdc8" id="r_ae31607b2c4f5ef9b2fd27f899809fdc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae31607b2c4f5ef9b2fd27f899809fdc8">PWM_CH3_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae31607b2c4f5ef9b2fd27f899809fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f30531e7c7aaefd18d303910339f55" id="r_ae6f30531e7c7aaefd18d303910339f55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae6f30531e7c7aaefd18d303910339f55">PWM_CH3_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae6f30531e7c7aaefd18d303910339f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf83eeaba5b2c09218a232e304ee925" id="r_a8bf83eeaba5b2c09218a232e304ee925"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bf83eeaba5b2c09218a232e304ee925">PWM_CH3_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8bf83eeaba5b2c09218a232e304ee925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec6d6088b4ae83fd38608ba2c4f68f5" id="r_a1ec6d6088b4ae83fd38608ba2c4f68f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ec6d6088b4ae83fd38608ba2c4f68f5">PWM_CH3_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:a1ec6d6088b4ae83fd38608ba2c4f68f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da9682e1c6b6536c7666264e21652f2" id="r_a6da9682e1c6b6536c7666264e21652f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6da9682e1c6b6536c7666264e21652f2">PWM_CH3_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a6da9682e1c6b6536c7666264e21652f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29ff9893d56a25e3aa0a9d150385886" id="r_ac29ff9893d56a25e3aa0a9d150385886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac29ff9893d56a25e3aa0a9d150385886">PWM_CH4_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac29ff9893d56a25e3aa0a9d150385886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa93a5523191a374ff0818ab87f35b3" id="r_aefa93a5523191a374ff0818ab87f35b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aefa93a5523191a374ff0818ab87f35b3">PWM_CH4_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aefa93a5523191a374ff0818ab87f35b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0cc38cf5e79b4b052495de3f944949" id="r_abf0cc38cf5e79b4b052495de3f944949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abf0cc38cf5e79b4b052495de3f944949">PWM_CH4_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abf0cc38cf5e79b4b052495de3f944949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d762a327fd82115452b6758badf5e9d" id="r_a4d762a327fd82115452b6758badf5e9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4d762a327fd82115452b6758badf5e9d">PWM_CH4_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a4d762a327fd82115452b6758badf5e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fd50516916a03ae98f19e73c806ce5" id="r_a69fd50516916a03ae98f19e73c806ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69fd50516916a03ae98f19e73c806ce5">PWM_CH4_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a69fd50516916a03ae98f19e73c806ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35679cd456bef5fa6d144e8a90eedd63" id="r_a35679cd456bef5fa6d144e8a90eedd63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35679cd456bef5fa6d144e8a90eedd63">PWM_CH4_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35679cd456bef5fa6d144e8a90eedd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179da6623c25d8a3d23435c02df76410" id="r_a179da6623c25d8a3d23435c02df76410"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a179da6623c25d8a3d23435c02df76410">PWM_CH4_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a179da6623c25d8a3d23435c02df76410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a17f94dfec3f06d4a8d0a0faeda40f" id="r_aa6a17f94dfec3f06d4a8d0a0faeda40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa6a17f94dfec3f06d4a8d0a0faeda40f">PWM_CH4_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa6a17f94dfec3f06d4a8d0a0faeda40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a37c7974ade06b44898a1f8658803" id="r_a323a37c7974ade06b44898a1f8658803"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a323a37c7974ade06b44898a1f8658803">PWM_CH4_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a323a37c7974ade06b44898a1f8658803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e12f197c2a700a1eab01bf81ae1588b" id="r_a8e12f197c2a700a1eab01bf81ae1588b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e12f197c2a700a1eab01bf81ae1588b">PWM_CH4_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a8e12f197c2a700a1eab01bf81ae1588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8948a808d8d48d8685d550cccc461d" id="r_a3e8948a808d8d48d8685d550cccc461d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e8948a808d8d48d8685d550cccc461d">PWM_CH4_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3e8948a808d8d48d8685d550cccc461d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e71f5d562e8cfe6e24045c26dfdca56" id="r_a4e71f5d562e8cfe6e24045c26dfdca56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e71f5d562e8cfe6e24045c26dfdca56">PWM_CH4_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a4e71f5d562e8cfe6e24045c26dfdca56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425b661d50b9061cbdf38611e84f56c5" id="r_a425b661d50b9061cbdf38611e84f56c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a425b661d50b9061cbdf38611e84f56c5">PWM_CH4_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a425b661d50b9061cbdf38611e84f56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2e6625dd10612654a8ae4cc5ca9815" id="r_aca2e6625dd10612654a8ae4cc5ca9815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca2e6625dd10612654a8ae4cc5ca9815">PWM_CH4_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca2e6625dd10612654a8ae4cc5ca9815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064b23835ec83c8927568d8a8ff2d816" id="r_a064b23835ec83c8927568d8a8ff2d816"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a064b23835ec83c8927568d8a8ff2d816">PWM_CH4_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a064b23835ec83c8927568d8a8ff2d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6ad6c8285afc635e29e336adda720d" id="r_ace6ad6c8285afc635e29e336adda720d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ace6ad6c8285afc635e29e336adda720d">PWM_CH4_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ace6ad6c8285afc635e29e336adda720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a192adf950eb015e057800844754fd" id="r_ae1a192adf950eb015e057800844754fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1a192adf950eb015e057800844754fd">PWM_CH4_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae1a192adf950eb015e057800844754fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06da7eb370e902d07b1579201feb52f" id="r_ab06da7eb370e902d07b1579201feb52f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab06da7eb370e902d07b1579201feb52f">PWM_CH4_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab06da7eb370e902d07b1579201feb52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac739cea03f784aab18632a74a7050b37" id="r_ac739cea03f784aab18632a74a7050b37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac739cea03f784aab18632a74a7050b37">PWM_CH4_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac739cea03f784aab18632a74a7050b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171b306f5f299a6c3fe75e800d83582e" id="r_a171b306f5f299a6c3fe75e800d83582e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a171b306f5f299a6c3fe75e800d83582e">PWM_CH4_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a171b306f5f299a6c3fe75e800d83582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8f57f6850da4d4d9a1b514e3111c66" id="r_a2e8f57f6850da4d4d9a1b514e3111c66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e8f57f6850da4d4d9a1b514e3111c66">PWM_CH4_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2e8f57f6850da4d4d9a1b514e3111c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfbc5daee75914b20b183bcad98fbf8" id="r_abbfbc5daee75914b20b183bcad98fbf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abbfbc5daee75914b20b183bcad98fbf8">PWM_CH4_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abbfbc5daee75914b20b183bcad98fbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72308e62e5ece2abd86cb116a651b870" id="r_a72308e62e5ece2abd86cb116a651b870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72308e62e5ece2abd86cb116a651b870">PWM_CH4_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72308e62e5ece2abd86cb116a651b870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c5260d1d87fa08ebc5fe9dad28beb7" id="r_aa6c5260d1d87fa08ebc5fe9dad28beb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa6c5260d1d87fa08ebc5fe9dad28beb7">PWM_CH4_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa6c5260d1d87fa08ebc5fe9dad28beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ffc58885d43e0076fb53bdf36c969e" id="r_ac9ffc58885d43e0076fb53bdf36c969e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9ffc58885d43e0076fb53bdf36c969e">PWM_CH4_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac9ffc58885d43e0076fb53bdf36c969e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b24c4317fc4d23c9bd93f8c9a39176" id="r_a95b24c4317fc4d23c9bd93f8c9a39176"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95b24c4317fc4d23c9bd93f8c9a39176">PWM_CH4_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a95b24c4317fc4d23c9bd93f8c9a39176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6dbac6dcb9035a7edb807e98b51f414" id="r_ad6dbac6dcb9035a7edb807e98b51f414"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad6dbac6dcb9035a7edb807e98b51f414">PWM_CH4_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad6dbac6dcb9035a7edb807e98b51f414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c14d8d9ebfec9da98e5fbf00a0bb5cc" id="r_a9c14d8d9ebfec9da98e5fbf00a0bb5cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c14d8d9ebfec9da98e5fbf00a0bb5cc">PWM_CH4_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9c14d8d9ebfec9da98e5fbf00a0bb5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d5eac6e434698cc5d3b2e0362bb9ba" id="r_ab3d5eac6e434698cc5d3b2e0362bb9ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3d5eac6e434698cc5d3b2e0362bb9ba">PWM_CH4_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab3d5eac6e434698cc5d3b2e0362bb9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8" id="r_a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8">PWM_CH4_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecd0b044e1e3fae293e4533e4741efe" id="r_aeecd0b044e1e3fae293e4533e4741efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeecd0b044e1e3fae293e4533e4741efe">PWM_CH4_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aeecd0b044e1e3fae293e4533e4741efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03768cb449615c3a40f34d7c974999a" id="r_ab03768cb449615c3a40f34d7c974999a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab03768cb449615c3a40f34d7c974999a">PWM_CH4_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab03768cb449615c3a40f34d7c974999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1b9847c30ecc3f68f7a2630d594385" id="r_acc1b9847c30ecc3f68f7a2630d594385"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acc1b9847c30ecc3f68f7a2630d594385">PWM_CH4_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:acc1b9847c30ecc3f68f7a2630d594385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f78b4ddf5013c1b0784a3f96243880c" id="r_a7f78b4ddf5013c1b0784a3f96243880c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7f78b4ddf5013c1b0784a3f96243880c">PWM_CH4_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7f78b4ddf5013c1b0784a3f96243880c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0b68973697395654590a813a0a2f09" id="r_a3e0b68973697395654590a813a0a2f09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e0b68973697395654590a813a0a2f09">PWM_CH4_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3e0b68973697395654590a813a0a2f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833be7a0d0bc98cb910d71f9fb18dd19" id="r_a833be7a0d0bc98cb910d71f9fb18dd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a833be7a0d0bc98cb910d71f9fb18dd19">PWM_CH4_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a833be7a0d0bc98cb910d71f9fb18dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5884d6ebeaa3b08a7c54bff9e9b0a946" id="r_a5884d6ebeaa3b08a7c54bff9e9b0a946"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5884d6ebeaa3b08a7c54bff9e9b0a946">PWM_CH4_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5884d6ebeaa3b08a7c54bff9e9b0a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb09e35da9531f603af5d5e83c6fc5e" id="r_aaeb09e35da9531f603af5d5e83c6fc5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaeb09e35da9531f603af5d5e83c6fc5e">PWM_CH4_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaeb09e35da9531f603af5d5e83c6fc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8dc2e21cb1764ce9962b6e7b2bb4ac" id="r_a1e8dc2e21cb1764ce9962b6e7b2bb4ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e8dc2e21cb1764ce9962b6e7b2bb4ac">PWM_CH4_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:a1e8dc2e21cb1764ce9962b6e7b2bb4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e58cf85df06d77853402d21fa610008" id="r_a3e58cf85df06d77853402d21fa610008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e58cf85df06d77853402d21fa610008">PWM_CH4_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a3e58cf85df06d77853402d21fa610008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2028d1d4152c13453409656de0ac65" id="r_a4a2028d1d4152c13453409656de0ac65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a2028d1d4152c13453409656de0ac65">PWM_CH4_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4a2028d1d4152c13453409656de0ac65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7722b762df53c5dee4430fc0bba6702a" id="r_a7722b762df53c5dee4430fc0bba6702a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7722b762df53c5dee4430fc0bba6702a">PWM_CH4_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7722b762df53c5dee4430fc0bba6702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c271db2326ff02a3ab7c9226fa8e72" id="r_ad1c271db2326ff02a3ab7c9226fa8e72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad1c271db2326ff02a3ab7c9226fa8e72">PWM_CH4_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad1c271db2326ff02a3ab7c9226fa8e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85857607922738b58098da9977f3bf28" id="r_a85857607922738b58098da9977f3bf28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85857607922738b58098da9977f3bf28">PWM_CH4_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a85857607922738b58098da9977f3bf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cdffa4182863b781b53527a97343f0" id="r_a68cdffa4182863b781b53527a97343f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68cdffa4182863b781b53527a97343f0">PWM_CH4_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68cdffa4182863b781b53527a97343f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6b09416a4802c3a1f73b77f25a522a" id="r_adf6b09416a4802c3a1f73b77f25a522a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adf6b09416a4802c3a1f73b77f25a522a">PWM_CH4_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adf6b09416a4802c3a1f73b77f25a522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ef73c8c76614ad4d6228081b488ed7" id="r_ab4ef73c8c76614ad4d6228081b488ed7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4ef73c8c76614ad4d6228081b488ed7">PWM_CH4_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab4ef73c8c76614ad4d6228081b488ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9288dd523b42ecbc7f4083e15de47ca" id="r_af9288dd523b42ecbc7f4083e15de47ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9288dd523b42ecbc7f4083e15de47ca">PWM_CH4_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af9288dd523b42ecbc7f4083e15de47ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa14ecd507a9043a048e7c39d1ddf60" id="r_a9fa14ecd507a9043a048e7c39d1ddf60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9fa14ecd507a9043a048e7c39d1ddf60">PWM_CH4_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9fa14ecd507a9043a048e7c39d1ddf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b06f9f4be2ebbb26d9a335bf6bff0d" id="r_aa1b06f9f4be2ebbb26d9a335bf6bff0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1b06f9f4be2ebbb26d9a335bf6bff0d">PWM_CH4_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:aa1b06f9f4be2ebbb26d9a335bf6bff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c53475fe20bb33e8587133696620896" id="r_a0c53475fe20bb33e8587133696620896"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c53475fe20bb33e8587133696620896">PWM_CH4_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0c53475fe20bb33e8587133696620896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b409cc4448459f0247cb2b218beb0bf" id="r_a4b409cc4448459f0247cb2b218beb0bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4b409cc4448459f0247cb2b218beb0bf">PWM_CH4_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4b409cc4448459f0247cb2b218beb0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c96b9d5a837e9f6d48728114009cb7" id="r_a79c96b9d5a837e9f6d48728114009cb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a79c96b9d5a837e9f6d48728114009cb7">PWM_CH4_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a79c96b9d5a837e9f6d48728114009cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9099be794753ef2ffcee7f6bc397c6bc" id="r_a9099be794753ef2ffcee7f6bc397c6bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9099be794753ef2ffcee7f6bc397c6bc">PWM_CH4_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9099be794753ef2ffcee7f6bc397c6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815b5ae267f9bae962f634c82063265c" id="r_a815b5ae267f9bae962f634c82063265c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a815b5ae267f9bae962f634c82063265c">PWM_CH4_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a815b5ae267f9bae962f634c82063265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5796d828908d4815fa8ba54d4286860" id="r_af5796d828908d4815fa8ba54d4286860"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af5796d828908d4815fa8ba54d4286860">PWM_CH4_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af5796d828908d4815fa8ba54d4286860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ff7709c6c161137d762af99809ee12" id="r_af8ff7709c6c161137d762af99809ee12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8ff7709c6c161137d762af99809ee12">PWM_CH4_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af8ff7709c6c161137d762af99809ee12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada33162efe1eccd7f6e531eb534c26ea" id="r_ada33162efe1eccd7f6e531eb534c26ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ada33162efe1eccd7f6e531eb534c26ea">PWM_CH4_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ada33162efe1eccd7f6e531eb534c26ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8e4752b5be358db4f215efe7a28997" id="r_a4f8e4752b5be358db4f215efe7a28997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f8e4752b5be358db4f215efe7a28997">PWM_CH4_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a4f8e4752b5be358db4f215efe7a28997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f494ddef49eddb564e548cd2778a948" id="r_a1f494ddef49eddb564e548cd2778a948"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1f494ddef49eddb564e548cd2778a948">PWM_CH4_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:a1f494ddef49eddb564e548cd2778a948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0ebe79b4ee6b7762805ad0fdddf87c" id="r_a5b0ebe79b4ee6b7762805ad0fdddf87c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5b0ebe79b4ee6b7762805ad0fdddf87c">PWM_CH4_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5b0ebe79b4ee6b7762805ad0fdddf87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2091023324a2b80cdef368b41b969def" id="r_a2091023324a2b80cdef368b41b969def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2091023324a2b80cdef368b41b969def">PWM_CH4_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a2091023324a2b80cdef368b41b969def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9bbec64b56f8780db22ab32bbf6b3b" id="r_aaf9bbec64b56f8780db22ab32bbf6b3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf9bbec64b56f8780db22ab32bbf6b3b">PWM_CH4_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf9bbec64b56f8780db22ab32bbf6b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f76cfd8d6bca5a89225595a64370de7" id="r_a4f76cfd8d6bca5a89225595a64370de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f76cfd8d6bca5a89225595a64370de7">PWM_CH4_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a4f76cfd8d6bca5a89225595a64370de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f53c6e468961017612ebbd208fcc6f" id="r_aa0f53c6e468961017612ebbd208fcc6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa0f53c6e468961017612ebbd208fcc6f">PWM_CH4_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa0f53c6e468961017612ebbd208fcc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f93fc9e74dbb45a48dedb3fd5c9300b" id="r_a4f93fc9e74dbb45a48dedb3fd5c9300b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4f93fc9e74dbb45a48dedb3fd5c9300b">PWM_CH4_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4f93fc9e74dbb45a48dedb3fd5c9300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638f99018ad55acec02ae00a29919044" id="r_a638f99018ad55acec02ae00a29919044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a638f99018ad55acec02ae00a29919044">PWM_CH4_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a638f99018ad55acec02ae00a29919044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d666f5dc8e0cb353ba747a1b06184c" id="r_a62d666f5dc8e0cb353ba747a1b06184c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62d666f5dc8e0cb353ba747a1b06184c">PWM_CH4_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62d666f5dc8e0cb353ba747a1b06184c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b7bc09231951381f608f49f8a4bdf2" id="r_a60b7bc09231951381f608f49f8a4bdf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a60b7bc09231951381f608f49f8a4bdf2">PWM_CH4_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a60b7bc09231951381f608f49f8a4bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979bda344b48a219a14b00ca6a8f16a3" id="r_a979bda344b48a219a14b00ca6a8f16a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a979bda344b48a219a14b00ca6a8f16a3">PWM_CH4_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a979bda344b48a219a14b00ca6a8f16a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab9795c044a99d658cc628e19b6dd0a" id="r_a0ab9795c044a99d658cc628e19b6dd0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ab9795c044a99d658cc628e19b6dd0a">PWM_CH4_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a0ab9795c044a99d658cc628e19b6dd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61eb4277506083eeeaba2df65ffe08da" id="r_a61eb4277506083eeeaba2df65ffe08da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a61eb4277506083eeeaba2df65ffe08da">PWM_CH4_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a61eb4277506083eeeaba2df65ffe08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd02d53d372cfa4bc8738b105e62404b" id="r_afd02d53d372cfa4bc8738b105e62404b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd02d53d372cfa4bc8738b105e62404b">PWM_CH4_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:afd02d53d372cfa4bc8738b105e62404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a9a5f75522e2f2cbfc5458f17ac724" id="r_ab4a9a5f75522e2f2cbfc5458f17ac724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4a9a5f75522e2f2cbfc5458f17ac724">PWM_CH4_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ab4a9a5f75522e2f2cbfc5458f17ac724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1e90596e62dd096fc5a3b0efe5aa70" id="r_acf1e90596e62dd096fc5a3b0efe5aa70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf1e90596e62dd096fc5a3b0efe5aa70">PWM_CH4_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf1e90596e62dd096fc5a3b0efe5aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b745ca07b56037852c0391a357e9f89" id="r_a7b745ca07b56037852c0391a357e9f89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7b745ca07b56037852c0391a357e9f89">PWM_CH4_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a7b745ca07b56037852c0391a357e9f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbf8068f6da2e26f1639e1638273c35" id="r_acfbf8068f6da2e26f1639e1638273c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acfbf8068f6da2e26f1639e1638273c35">PWM_CH4_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acfbf8068f6da2e26f1639e1638273c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee29ec64c2908c2693c4fa39d1d68cd" id="r_a1ee29ec64c2908c2693c4fa39d1d68cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ee29ec64c2908c2693c4fa39d1d68cd">PWM_CH4_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1ee29ec64c2908c2693c4fa39d1d68cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082519db1b4d30bd47f055f28e8af5ad" id="r_a082519db1b4d30bd47f055f28e8af5ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a082519db1b4d30bd47f055f28e8af5ad">PWM_CH4_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:a082519db1b4d30bd47f055f28e8af5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bdc10a585d1d479c64472c2283f758" id="r_a45bdc10a585d1d479c64472c2283f758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a45bdc10a585d1d479c64472c2283f758">PWM_CH4_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a45bdc10a585d1d479c64472c2283f758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9488a44efb778f40ede19b8ebbbe5416" id="r_a9488a44efb778f40ede19b8ebbbe5416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9488a44efb778f40ede19b8ebbbe5416">PWM_CH5_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9488a44efb778f40ede19b8ebbbe5416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cc7dffc5b204591ad99cbb28e1deff" id="r_af1cc7dffc5b204591ad99cbb28e1deff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1cc7dffc5b204591ad99cbb28e1deff">PWM_CH5_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af1cc7dffc5b204591ad99cbb28e1deff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9593c3ccb6f474e67115c63cab7b1a1e" id="r_a9593c3ccb6f474e67115c63cab7b1a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9593c3ccb6f474e67115c63cab7b1a1e">PWM_CH5_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9593c3ccb6f474e67115c63cab7b1a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6325372f78a092842ffc59046f7dc768" id="r_a6325372f78a092842ffc59046f7dc768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6325372f78a092842ffc59046f7dc768">PWM_CH5_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a6325372f78a092842ffc59046f7dc768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e93af5c7414a38b81e86ca602d0b5a2" id="r_a7e93af5c7414a38b81e86ca602d0b5a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7e93af5c7414a38b81e86ca602d0b5a2">PWM_CH5_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a7e93af5c7414a38b81e86ca602d0b5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c897e9300e6d67a5fb6788c9b9c23f2" id="r_a9c897e9300e6d67a5fb6788c9b9c23f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c897e9300e6d67a5fb6788c9b9c23f2">PWM_CH5_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9c897e9300e6d67a5fb6788c9b9c23f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8aa6110058136c99f5e6bb39e2e0e7" id="r_a9b8aa6110058136c99f5e6bb39e2e0e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b8aa6110058136c99f5e6bb39e2e0e7">PWM_CH5_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a9b8aa6110058136c99f5e6bb39e2e0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0723f51832d94f1fc217bcef9d1f9c3" id="r_ae0723f51832d94f1fc217bcef9d1f9c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae0723f51832d94f1fc217bcef9d1f9c3">PWM_CH5_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae0723f51832d94f1fc217bcef9d1f9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdf29667cbb9d4c7a0d8e0a0d7859fb" id="r_a0cdf29667cbb9d4c7a0d8e0a0d7859fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0cdf29667cbb9d4c7a0d8e0a0d7859fb">PWM_CH5_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0cdf29667cbb9d4c7a0d8e0a0d7859fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee08e567dc68ced4def38278cb49000" id="r_a7ee08e567dc68ced4def38278cb49000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7ee08e567dc68ced4def38278cb49000">PWM_CH5_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a7ee08e567dc68ced4def38278cb49000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89e503262c4503226db41274f4fa1b9" id="r_ab89e503262c4503226db41274f4fa1b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab89e503262c4503226db41274f4fa1b9">PWM_CH5_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab89e503262c4503226db41274f4fa1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7b2adea92748fb710980f3acd31258" id="r_a1e7b2adea92748fb710980f3acd31258"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e7b2adea92748fb710980f3acd31258">PWM_CH5_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:a1e7b2adea92748fb710980f3acd31258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b809d306e6f5cb3b59d28da4b7ed838" id="r_a0b809d306e6f5cb3b59d28da4b7ed838"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b809d306e6f5cb3b59d28da4b7ed838">PWM_CH5_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0b809d306e6f5cb3b59d28da4b7ed838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc1897c5a5dce8c93c9b09e1e0e19bd" id="r_accc1897c5a5dce8c93c9b09e1e0e19bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accc1897c5a5dce8c93c9b09e1e0e19bd">PWM_CH5_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:accc1897c5a5dce8c93c9b09e1e0e19bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16382d1cecf8533c1e1cd6cfada61e70" id="r_a16382d1cecf8533c1e1cd6cfada61e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16382d1cecf8533c1e1cd6cfada61e70">PWM_CH5_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a16382d1cecf8533c1e1cd6cfada61e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c52c2b771748a49c6601c8005769878" id="r_a5c52c2b771748a49c6601c8005769878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c52c2b771748a49c6601c8005769878">PWM_CH5_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5c52c2b771748a49c6601c8005769878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920bb23c445479dc228311a4bea7d9c7" id="r_a920bb23c445479dc228311a4bea7d9c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a920bb23c445479dc228311a4bea7d9c7">PWM_CH5_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a920bb23c445479dc228311a4bea7d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e3b815ed36e0a36932b3d85963d0ea" id="r_ae9e3b815ed36e0a36932b3d85963d0ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae9e3b815ed36e0a36932b3d85963d0ea">PWM_CH5_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae9e3b815ed36e0a36932b3d85963d0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fb92fb87c072d8b4b4b76bbd468947" id="r_ae5fb92fb87c072d8b4b4b76bbd468947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae5fb92fb87c072d8b4b4b76bbd468947">PWM_CH5_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae5fb92fb87c072d8b4b4b76bbd468947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9616f93215fd465763419fba04d325" id="r_a4d9616f93215fd465763419fba04d325"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4d9616f93215fd465763419fba04d325">PWM_CH5_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a4d9616f93215fd465763419fba04d325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1c20f691cad57e7ce3c431b965dd94" id="r_aba1c20f691cad57e7ce3c431b965dd94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba1c20f691cad57e7ce3c431b965dd94">PWM_CH5_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aba1c20f691cad57e7ce3c431b965dd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a33ec2729da19d39f73e6886d33e96" id="r_a99a33ec2729da19d39f73e6886d33e96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99a33ec2729da19d39f73e6886d33e96">PWM_CH5_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a99a33ec2729da19d39f73e6886d33e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3a0d4f9a3a1d9d60d3ea1458b75b1a" id="r_afe3a0d4f9a3a1d9d60d3ea1458b75b1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe3a0d4f9a3a1d9d60d3ea1458b75b1a">PWM_CH5_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe3a0d4f9a3a1d9d60d3ea1458b75b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27255b2bac4a2182fec03e79a012ed6" id="r_aa27255b2bac4a2182fec03e79a012ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa27255b2bac4a2182fec03e79a012ed6">PWM_CH5_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa27255b2bac4a2182fec03e79a012ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15483381556efcd748ec70a4b140d8e5" id="r_a15483381556efcd748ec70a4b140d8e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15483381556efcd748ec70a4b140d8e5">PWM_CH5_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a15483381556efcd748ec70a4b140d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfd00f593fe28310651c26b8613083a" id="r_afcfd00f593fe28310651c26b8613083a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afcfd00f593fe28310651c26b8613083a">PWM_CH5_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:afcfd00f593fe28310651c26b8613083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2144dcec4ff959647aea00ea1c90ee2a" id="r_a2144dcec4ff959647aea00ea1c90ee2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2144dcec4ff959647aea00ea1c90ee2a">PWM_CH5_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2144dcec4ff959647aea00ea1c90ee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255abeca546b808facd002c048e05eab" id="r_a255abeca546b808facd002c048e05eab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a255abeca546b808facd002c048e05eab">PWM_CH5_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a255abeca546b808facd002c048e05eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0121c10fa0b14d5d56de5e3398b5745b" id="r_a0121c10fa0b14d5d56de5e3398b5745b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0121c10fa0b14d5d56de5e3398b5745b">PWM_CH5_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0121c10fa0b14d5d56de5e3398b5745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2562565bb5a6a076a3ebddd7d267443a" id="r_a2562565bb5a6a076a3ebddd7d267443a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2562565bb5a6a076a3ebddd7d267443a">PWM_CH5_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2562565bb5a6a076a3ebddd7d267443a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ddf8b2924116968739f546cc5be94b" id="r_a76ddf8b2924116968739f546cc5be94b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76ddf8b2924116968739f546cc5be94b">PWM_CH5_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a76ddf8b2924116968739f546cc5be94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ca856a4131ab41f866396d3b7ff8c3" id="r_af4ca856a4131ab41f866396d3b7ff8c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4ca856a4131ab41f866396d3b7ff8c3">PWM_CH5_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af4ca856a4131ab41f866396d3b7ff8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2318b65ba0c550d97c2ff67eeb6f419" id="r_aa2318b65ba0c550d97c2ff67eeb6f419"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa2318b65ba0c550d97c2ff67eeb6f419">PWM_CH5_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa2318b65ba0c550d97c2ff67eeb6f419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb67091896c3dd601611f028b9d5694" id="r_a3bb67091896c3dd601611f028b9d5694"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3bb67091896c3dd601611f028b9d5694">PWM_CH5_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3bb67091896c3dd601611f028b9d5694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309f3b8d4739b7188b59a787b42dddee" id="r_a309f3b8d4739b7188b59a787b42dddee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a309f3b8d4739b7188b59a787b42dddee">PWM_CH5_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a309f3b8d4739b7188b59a787b42dddee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38595cb8f0d8b98dbe8f9dd25aafcbd" id="r_ae38595cb8f0d8b98dbe8f9dd25aafcbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae38595cb8f0d8b98dbe8f9dd25aafcbd">PWM_CH5_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae38595cb8f0d8b98dbe8f9dd25aafcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe45f94f940f36c9e5448460a70b83c2" id="r_abe45f94f940f36c9e5448460a70b83c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abe45f94f940f36c9e5448460a70b83c2">PWM_CH5_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abe45f94f940f36c9e5448460a70b83c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d55e9bfdf027fc819e8066b33f29a53" id="r_a1d55e9bfdf027fc819e8066b33f29a53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d55e9bfdf027fc819e8066b33f29a53">PWM_CH5_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d55e9bfdf027fc819e8066b33f29a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac295417ccf62bd0da3d2237ab24ffb9e" id="r_ac295417ccf62bd0da3d2237ab24ffb9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac295417ccf62bd0da3d2237ab24ffb9e">PWM_CH5_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:ac295417ccf62bd0da3d2237ab24ffb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d36fd4e6b9a738b97f2cfaf13d1f2e0" id="r_a5d36fd4e6b9a738b97f2cfaf13d1f2e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d36fd4e6b9a738b97f2cfaf13d1f2e0">PWM_CH5_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a5d36fd4e6b9a738b97f2cfaf13d1f2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e94e3a976ee659f273e5eedc0d2153" id="r_a91e94e3a976ee659f273e5eedc0d2153"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91e94e3a976ee659f273e5eedc0d2153">PWM_CH5_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a91e94e3a976ee659f273e5eedc0d2153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bb5bd6f38f7a532d0f2393d7c62c6a" id="r_a90bb5bd6f38f7a532d0f2393d7c62c6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90bb5bd6f38f7a532d0f2393d7c62c6a">PWM_CH5_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a90bb5bd6f38f7a532d0f2393d7c62c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4faa6b19cc4b5fea0844053bc895e14" id="r_ac4faa6b19cc4b5fea0844053bc895e14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac4faa6b19cc4b5fea0844053bc895e14">PWM_CH5_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac4faa6b19cc4b5fea0844053bc895e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8171a9c18153595fc2dfd2fc91afc5" id="r_aca8171a9c18153595fc2dfd2fc91afc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca8171a9c18153595fc2dfd2fc91afc5">PWM_CH5_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca8171a9c18153595fc2dfd2fc91afc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fde561fb773873d5a9a09be24ecf1d" id="r_a16fde561fb773873d5a9a09be24ecf1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16fde561fb773873d5a9a09be24ecf1d">PWM_CH5_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16fde561fb773873d5a9a09be24ecf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dc77d241230756d2a31330ae2cd601" id="r_ad2dc77d241230756d2a31330ae2cd601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad2dc77d241230756d2a31330ae2cd601">PWM_CH5_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad2dc77d241230756d2a31330ae2cd601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba8df2b41b0bd82bbeec9f8736942c8" id="r_acba8df2b41b0bd82bbeec9f8736942c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acba8df2b41b0bd82bbeec9f8736942c8">PWM_CH5_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acba8df2b41b0bd82bbeec9f8736942c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc83c9818b4137fbaea6fead702614f4" id="r_afc83c9818b4137fbaea6fead702614f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afc83c9818b4137fbaea6fead702614f4">PWM_CH5_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afc83c9818b4137fbaea6fead702614f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6efce600368a1625606585f6081709e" id="r_ac6efce600368a1625606585f6081709e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac6efce600368a1625606585f6081709e">PWM_CH5_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6efce600368a1625606585f6081709e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c0131d5ba7a4b2d2ee59b8f98fdc57" id="r_a23c0131d5ba7a4b2d2ee59b8f98fdc57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a23c0131d5ba7a4b2d2ee59b8f98fdc57">PWM_CH5_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a23c0131d5ba7a4b2d2ee59b8f98fdc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb797e141bc6fab5b576ad501149717" id="r_a6fb797e141bc6fab5b576ad501149717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6fb797e141bc6fab5b576ad501149717">PWM_CH5_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6fb797e141bc6fab5b576ad501149717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b10093c67005b06cb6574cb5cc9646e" id="r_a2b10093c67005b06cb6574cb5cc9646e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b10093c67005b06cb6574cb5cc9646e">PWM_CH5_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2b10093c67005b06cb6574cb5cc9646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ab207dd3206362f00bafde1aea01d7" id="r_a71ab207dd3206362f00bafde1aea01d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a71ab207dd3206362f00bafde1aea01d7">PWM_CH5_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a71ab207dd3206362f00bafde1aea01d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e1bc8f64343ee28ecf902996325208" id="r_a29e1bc8f64343ee28ecf902996325208"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a29e1bc8f64343ee28ecf902996325208">PWM_CH5_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a29e1bc8f64343ee28ecf902996325208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c1a429d6cca23eb074b4bfcf05fc9d" id="r_a61c1a429d6cca23eb074b4bfcf05fc9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a61c1a429d6cca23eb074b4bfcf05fc9d">PWM_CH5_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a61c1a429d6cca23eb074b4bfcf05fc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d785216bf1a165eadccf1877db64fa2" id="r_a3d785216bf1a165eadccf1877db64fa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d785216bf1a165eadccf1877db64fa2">PWM_CH5_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d785216bf1a165eadccf1877db64fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b4c5da2883d102dcc2a8099c7275c6" id="r_af8b4c5da2883d102dcc2a8099c7275c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8b4c5da2883d102dcc2a8099c7275c6">PWM_CH5_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af8b4c5da2883d102dcc2a8099c7275c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0064d0556809fe013ed880a0dd137ba0" id="r_a0064d0556809fe013ed880a0dd137ba0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0064d0556809fe013ed880a0dd137ba0">PWM_CH5_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0064d0556809fe013ed880a0dd137ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79384a8139f72c21ae1cbc9602b72ccb" id="r_a79384a8139f72c21ae1cbc9602b72ccb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a79384a8139f72c21ae1cbc9602b72ccb">PWM_CH5_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a79384a8139f72c21ae1cbc9602b72ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b214e71d85a503d13bbdf40b9f52102" id="r_a2b214e71d85a503d13bbdf40b9f52102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b214e71d85a503d13bbdf40b9f52102">PWM_CH5_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:a2b214e71d85a503d13bbdf40b9f52102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad600ef1263b51b901b022ea0f7c07e" id="r_a9ad600ef1263b51b901b022ea0f7c07e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ad600ef1263b51b901b022ea0f7c07e">PWM_CH5_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9ad600ef1263b51b901b022ea0f7c07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5024ae2a52b471bef106c7446aafa2c7" id="r_a5024ae2a52b471bef106c7446aafa2c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5024ae2a52b471bef106c7446aafa2c7">PWM_CH5_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a5024ae2a52b471bef106c7446aafa2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85046d6e4be937b1de7965f9812a9688" id="r_a85046d6e4be937b1de7965f9812a9688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85046d6e4be937b1de7965f9812a9688">PWM_CH5_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85046d6e4be937b1de7965f9812a9688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211d6bf7acaafa88b218b8fc43b281d4" id="r_a211d6bf7acaafa88b218b8fc43b281d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a211d6bf7acaafa88b218b8fc43b281d4">PWM_CH5_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a211d6bf7acaafa88b218b8fc43b281d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545b7da026f5ea02f668b30fa5b88000" id="r_a545b7da026f5ea02f668b30fa5b88000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a545b7da026f5ea02f668b30fa5b88000">PWM_CH5_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a545b7da026f5ea02f668b30fa5b88000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8322132c8acc488428efccf133059984" id="r_a8322132c8acc488428efccf133059984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8322132c8acc488428efccf133059984">PWM_CH5_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a8322132c8acc488428efccf133059984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c8a36069847f4b6088f1940c89d02d" id="r_ae3c8a36069847f4b6088f1940c89d02d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae3c8a36069847f4b6088f1940c89d02d">PWM_CH5_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae3c8a36069847f4b6088f1940c89d02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cda87bd79281992b7989c1d533db8e" id="r_aa4cda87bd79281992b7989c1d533db8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa4cda87bd79281992b7989c1d533db8e">PWM_CH5_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4cda87bd79281992b7989c1d533db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31202161a9434a1d459df1abe9a4e7a" id="r_ac31202161a9434a1d459df1abe9a4e7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac31202161a9434a1d459df1abe9a4e7a">PWM_CH5_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ac31202161a9434a1d459df1abe9a4e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab6bf576258f33a608d3297ba6067f2" id="r_aeab6bf576258f33a608d3297ba6067f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeab6bf576258f33a608d3297ba6067f2">PWM_CH5_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aeab6bf576258f33a608d3297ba6067f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22ef3d6c525e68bfc9c6e3c9f9a52dd" id="r_ab22ef3d6c525e68bfc9c6e3c9f9a52dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab22ef3d6c525e68bfc9c6e3c9f9a52dd">PWM_CH5_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab22ef3d6c525e68bfc9c6e3c9f9a52dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87d8e80fd0d673f2fda3b1a9dbc7832" id="r_ac87d8e80fd0d673f2fda3b1a9dbc7832"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac87d8e80fd0d673f2fda3b1a9dbc7832">PWM_CH5_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:ac87d8e80fd0d673f2fda3b1a9dbc7832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccff30aa0469e38bc5007d9d22ce47a" id="r_acccff30aa0469e38bc5007d9d22ce47a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acccff30aa0469e38bc5007d9d22ce47a">PWM_CH5_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:acccff30aa0469e38bc5007d9d22ce47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c6ae8e9de7de133b21283f10704e19" id="r_a10c6ae8e9de7de133b21283f10704e19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10c6ae8e9de7de133b21283f10704e19">PWM_CH5_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a10c6ae8e9de7de133b21283f10704e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7a32359bdce69b0f729fcdbb78debe" id="r_ade7a32359bdce69b0f729fcdbb78debe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ade7a32359bdce69b0f729fcdbb78debe">PWM_CH5_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ade7a32359bdce69b0f729fcdbb78debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b1747c3bdd4bbef08bc557291bc11f" id="r_a07b1747c3bdd4bbef08bc557291bc11f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a07b1747c3bdd4bbef08bc557291bc11f">PWM_CH5_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a07b1747c3bdd4bbef08bc557291bc11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879bc8078665edad408bfd2453b91257" id="r_a879bc8078665edad408bfd2453b91257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a879bc8078665edad408bfd2453b91257">PWM_CH5_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a879bc8078665edad408bfd2453b91257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef91da31a3a86be604fa4775b315390" id="r_aeef91da31a3a86be604fa4775b315390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeef91da31a3a86be604fa4775b315390">PWM_CH5_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aeef91da31a3a86be604fa4775b315390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd73a521693c58d8d22eea9b664081be" id="r_acd73a521693c58d8d22eea9b664081be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd73a521693c58d8d22eea9b664081be">PWM_CH5_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:acd73a521693c58d8d22eea9b664081be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5715aa135d79c2b07198d8e1e0d57e74" id="r_a5715aa135d79c2b07198d8e1e0d57e74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5715aa135d79c2b07198d8e1e0d57e74">PWM_CH5_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a5715aa135d79c2b07198d8e1e0d57e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0a3604fc8afb63a5e2243fdaff996a" id="r_a2c0a3604fc8afb63a5e2243fdaff996a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c0a3604fc8afb63a5e2243fdaff996a">PWM_CH6_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2c0a3604fc8afb63a5e2243fdaff996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013c8680bfd994d54f2eadec8009b650" id="r_a013c8680bfd994d54f2eadec8009b650"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a013c8680bfd994d54f2eadec8009b650">PWM_CH6_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a013c8680bfd994d54f2eadec8009b650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cc308a18923e2a646d5a81ef0313fa" id="r_ae2cc308a18923e2a646d5a81ef0313fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2cc308a18923e2a646d5a81ef0313fa">PWM_CH6_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae2cc308a18923e2a646d5a81ef0313fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e084a8fda410201abd7178b7edc09" id="r_a3c2e084a8fda410201abd7178b7edc09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c2e084a8fda410201abd7178b7edc09">PWM_CH6_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3c2e084a8fda410201abd7178b7edc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d31664c37aa5f76a7bd1b6e9cd6b451" id="r_a0d31664c37aa5f76a7bd1b6e9cd6b451"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0d31664c37aa5f76a7bd1b6e9cd6b451">PWM_CH6_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a0d31664c37aa5f76a7bd1b6e9cd6b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914ca70635fec36184d1bb262cdfd420" id="r_a914ca70635fec36184d1bb262cdfd420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a914ca70635fec36184d1bb262cdfd420">PWM_CH6_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a914ca70635fec36184d1bb262cdfd420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c7551f20caa9c7cee237698d0cebd6" id="r_ab5c7551f20caa9c7cee237698d0cebd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab5c7551f20caa9c7cee237698d0cebd6">PWM_CH6_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ab5c7551f20caa9c7cee237698d0cebd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69260b3e749961fcd993bb4238f1ef9e" id="r_a69260b3e749961fcd993bb4238f1ef9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69260b3e749961fcd993bb4238f1ef9e">PWM_CH6_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a69260b3e749961fcd993bb4238f1ef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5c7fcc7dfdaf65bbadd582891af85d" id="r_a6e5c7fcc7dfdaf65bbadd582891af85d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6e5c7fcc7dfdaf65bbadd582891af85d">PWM_CH6_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6e5c7fcc7dfdaf65bbadd582891af85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac52ebdbf96bfad994db3e4be4cbb8f2" id="r_aac52ebdbf96bfad994db3e4be4cbb8f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac52ebdbf96bfad994db3e4be4cbb8f2">PWM_CH6_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aac52ebdbf96bfad994db3e4be4cbb8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273f0488a0429c175a09f4e8e730a193" id="r_a273f0488a0429c175a09f4e8e730a193"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a273f0488a0429c175a09f4e8e730a193">PWM_CH6_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a273f0488a0429c175a09f4e8e730a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe8cc281b997d809e7ead667d922648" id="r_a0fe8cc281b997d809e7ead667d922648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0fe8cc281b997d809e7ead667d922648">PWM_CH6_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:a0fe8cc281b997d809e7ead667d922648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea33a42513452ba7e5dd614337b7a31" id="r_a8ea33a42513452ba7e5dd614337b7a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ea33a42513452ba7e5dd614337b7a31">PWM_CH6_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8ea33a42513452ba7e5dd614337b7a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961e5fbf37dfb0c63d45515c107cef61" id="r_a961e5fbf37dfb0c63d45515c107cef61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a961e5fbf37dfb0c63d45515c107cef61">PWM_CH6_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a961e5fbf37dfb0c63d45515c107cef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d281149576cf9341c6c9b3ca37eda" id="r_a2a6d281149576cf9341c6c9b3ca37eda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2a6d281149576cf9341c6c9b3ca37eda">PWM_CH6_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a2a6d281149576cf9341c6c9b3ca37eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973e8bb6a3e6fa1fe32ed2be1bb2e11" id="r_ac973e8bb6a3e6fa1fe32ed2be1bb2e11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac973e8bb6a3e6fa1fe32ed2be1bb2e11">PWM_CH6_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac973e8bb6a3e6fa1fe32ed2be1bb2e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b6dfa5240492de0984f5ecc99fa0d6" id="r_a54b6dfa5240492de0984f5ecc99fa0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54b6dfa5240492de0984f5ecc99fa0d6">PWM_CH6_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a54b6dfa5240492de0984f5ecc99fa0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2839a69ad488a5850741713d5b938abb" id="r_a2839a69ad488a5850741713d5b938abb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2839a69ad488a5850741713d5b938abb">PWM_CH6_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2839a69ad488a5850741713d5b938abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5280554acc955b2c1d3c1390875a91fc" id="r_a5280554acc955b2c1d3c1390875a91fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5280554acc955b2c1d3c1390875a91fc">PWM_CH6_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5280554acc955b2c1d3c1390875a91fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abf6fb81380b6eaa858ec86a0351f30" id="r_a0abf6fb81380b6eaa858ec86a0351f30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0abf6fb81380b6eaa858ec86a0351f30">PWM_CH6_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a0abf6fb81380b6eaa858ec86a0351f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89aa65535081bd845ddba40032640afb" id="r_a89aa65535081bd845ddba40032640afb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89aa65535081bd845ddba40032640afb">PWM_CH6_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a89aa65535081bd845ddba40032640afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59f136db63e846e76e84d5d101f32a5" id="r_af59f136db63e846e76e84d5d101f32a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af59f136db63e846e76e84d5d101f32a5">PWM_CH6_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:af59f136db63e846e76e84d5d101f32a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b72e991dc02180f0a7385d4faf9f4f" id="r_af3b72e991dc02180f0a7385d4faf9f4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af3b72e991dc02180f0a7385d4faf9f4f">PWM_CH6_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af3b72e991dc02180f0a7385d4faf9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0ace92ecf1a1fb9f6020c74a7caab5" id="r_a3e0ace92ecf1a1fb9f6020c74a7caab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e0ace92ecf1a1fb9f6020c74a7caab5">PWM_CH6_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a3e0ace92ecf1a1fb9f6020c74a7caab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4766fafb49b575715d9c9372d94917a" id="r_aa4766fafb49b575715d9c9372d94917a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa4766fafb49b575715d9c9372d94917a">PWM_CH6_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4766fafb49b575715d9c9372d94917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600931f2f98ef8d7a0e528af32967678" id="r_a600931f2f98ef8d7a0e528af32967678"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a600931f2f98ef8d7a0e528af32967678">PWM_CH6_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a600931f2f98ef8d7a0e528af32967678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24c6674cdfde32401af9a47a3f0011f" id="r_aa24c6674cdfde32401af9a47a3f0011f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa24c6674cdfde32401af9a47a3f0011f">PWM_CH6_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa24c6674cdfde32401af9a47a3f0011f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a3ea9bde77f3a2a5403c5f848a8d9c" id="r_a22a3ea9bde77f3a2a5403c5f848a8d9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22a3ea9bde77f3a2a5403c5f848a8d9c">PWM_CH6_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a22a3ea9bde77f3a2a5403c5f848a8d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533ee807a70a380fdcd7d7eed4f02003" id="r_a533ee807a70a380fdcd7d7eed4f02003"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a533ee807a70a380fdcd7d7eed4f02003">PWM_CH6_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a533ee807a70a380fdcd7d7eed4f02003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40ec0fe9e13fe5069dbade8ee92b930" id="r_ab40ec0fe9e13fe5069dbade8ee92b930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab40ec0fe9e13fe5069dbade8ee92b930">PWM_CH6_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab40ec0fe9e13fe5069dbade8ee92b930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afaf24a8759006d3c3a32b94af5eca1" id="r_a1afaf24a8759006d3c3a32b94af5eca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1afaf24a8759006d3c3a32b94af5eca1">PWM_CH6_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a1afaf24a8759006d3c3a32b94af5eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1ddae5a65cd1ec95698e9f0b69689f" id="r_adf1ddae5a65cd1ec95698e9f0b69689f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adf1ddae5a65cd1ec95698e9f0b69689f">PWM_CH6_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adf1ddae5a65cd1ec95698e9f0b69689f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86db5868fa2d980574b189a24f72efb" id="r_ad86db5868fa2d980574b189a24f72efb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad86db5868fa2d980574b189a24f72efb">PWM_CH6_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad86db5868fa2d980574b189a24f72efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a5156664d9b06ce032dff11f935686" id="r_a19a5156664d9b06ce032dff11f935686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a19a5156664d9b06ce032dff11f935686">PWM_CH6_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19a5156664d9b06ce032dff11f935686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a58de589a6ab80743821ff98157f976" id="r_a1a58de589a6ab80743821ff98157f976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a58de589a6ab80743821ff98157f976">PWM_CH6_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1a58de589a6ab80743821ff98157f976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7e7d26501efe3d764ad394bd91399f" id="r_aae7e7d26501efe3d764ad394bd91399f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aae7e7d26501efe3d764ad394bd91399f">PWM_CH6_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae7e7d26501efe3d764ad394bd91399f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a95b1153767e009da8128a103f147b" id="r_a53a95b1153767e009da8128a103f147b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a53a95b1153767e009da8128a103f147b">PWM_CH6_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a53a95b1153767e009da8128a103f147b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c99e6720ead68bfdff1bb6bb0f675b" id="r_a09c99e6720ead68bfdff1bb6bb0f675b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09c99e6720ead68bfdff1bb6bb0f675b">PWM_CH6_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a09c99e6720ead68bfdff1bb6bb0f675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69472df5b2e2676a9e25831901ff4b31" id="r_a69472df5b2e2676a9e25831901ff4b31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69472df5b2e2676a9e25831901ff4b31">PWM_CH6_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:a69472df5b2e2676a9e25831901ff4b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46361aaff9a73dbab202099b45935168" id="r_a46361aaff9a73dbab202099b45935168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a46361aaff9a73dbab202099b45935168">PWM_CH6_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a46361aaff9a73dbab202099b45935168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fd09e5f79f7a89db419f4a0bf0fa5f" id="r_a64fd09e5f79f7a89db419f4a0bf0fa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a64fd09e5f79f7a89db419f4a0bf0fa5f">PWM_CH6_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a64fd09e5f79f7a89db419f4a0bf0fa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78206ffc1aef6c3b890c5e32e1d95cd9" id="r_a78206ffc1aef6c3b890c5e32e1d95cd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78206ffc1aef6c3b890c5e32e1d95cd9">PWM_CH6_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a78206ffc1aef6c3b890c5e32e1d95cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf90c766c83c3546d751696793a5a4db" id="r_acf90c766c83c3546d751696793a5a4db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf90c766c83c3546d751696793a5a4db">PWM_CH6_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acf90c766c83c3546d751696793a5a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb0e2c3c513ded365afc06b685e9962" id="r_a7bb0e2c3c513ded365afc06b685e9962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7bb0e2c3c513ded365afc06b685e9962">PWM_CH6_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7bb0e2c3c513ded365afc06b685e9962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f887168c8ccbfbb679d39ce1b80b977" id="r_a5f887168c8ccbfbb679d39ce1b80b977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5f887168c8ccbfbb679d39ce1b80b977">PWM_CH6_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f887168c8ccbfbb679d39ce1b80b977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9489c1958f34b18476bdc3c8c4337ff" id="r_ad9489c1958f34b18476bdc3c8c4337ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9489c1958f34b18476bdc3c8c4337ff">PWM_CH6_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad9489c1958f34b18476bdc3c8c4337ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc69e26b3c272f17477326f0c6b556e" id="r_a3dc69e26b3c272f17477326f0c6b556e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3dc69e26b3c272f17477326f0c6b556e">PWM_CH6_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3dc69e26b3c272f17477326f0c6b556e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283f91b343d1b06dbd202d7cce339910" id="r_a283f91b343d1b06dbd202d7cce339910"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a283f91b343d1b06dbd202d7cce339910">PWM_CH6_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a283f91b343d1b06dbd202d7cce339910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1571254e09729c3db2b504bf393693" id="r_a4e1571254e09729c3db2b504bf393693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e1571254e09729c3db2b504bf393693">PWM_CH6_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e1571254e09729c3db2b504bf393693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62eb2c95a7c7e14e586f9b9689abbab2" id="r_a62eb2c95a7c7e14e586f9b9689abbab2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62eb2c95a7c7e14e586f9b9689abbab2">PWM_CH6_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a62eb2c95a7c7e14e586f9b9689abbab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40862a931281a27cd8f883612126eaad" id="r_a40862a931281a27cd8f883612126eaad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a40862a931281a27cd8f883612126eaad">PWM_CH6_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a40862a931281a27cd8f883612126eaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed985cc3d6e3e6ec69ba02cf57fcc78a" id="r_aed985cc3d6e3e6ec69ba02cf57fcc78a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed985cc3d6e3e6ec69ba02cf57fcc78a">PWM_CH6_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aed985cc3d6e3e6ec69ba02cf57fcc78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac241d2c7c11c5d6176e8e1d7d191f829" id="r_ac241d2c7c11c5d6176e8e1d7d191f829"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac241d2c7c11c5d6176e8e1d7d191f829">PWM_CH6_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac241d2c7c11c5d6176e8e1d7d191f829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961d4977ffd39766c69cfe0912fcdaf3" id="r_a961d4977ffd39766c69cfe0912fcdaf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a961d4977ffd39766c69cfe0912fcdaf3">PWM_CH6_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a961d4977ffd39766c69cfe0912fcdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1756ef2b983d5ad09c35a0e37b5552" id="r_a1b1756ef2b983d5ad09c35a0e37b5552"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1b1756ef2b983d5ad09c35a0e37b5552">PWM_CH6_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a1b1756ef2b983d5ad09c35a0e37b5552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb43713fd9a6ab5539ba862b9a1a5449" id="r_adb43713fd9a6ab5539ba862b9a1a5449"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb43713fd9a6ab5539ba862b9a1a5449">PWM_CH6_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adb43713fd9a6ab5539ba862b9a1a5449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1155c9bc9042bd097c5790d138caf33" id="r_ab1155c9bc9042bd097c5790d138caf33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1155c9bc9042bd097c5790d138caf33">PWM_CH6_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab1155c9bc9042bd097c5790d138caf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca0d3635d1081aa41e2680bfe60aebb" id="r_a0ca0d3635d1081aa41e2680bfe60aebb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ca0d3635d1081aa41e2680bfe60aebb">PWM_CH6_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0ca0d3635d1081aa41e2680bfe60aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a5406d15dd19f4e2d2ed545f521047" id="r_a78a5406d15dd19f4e2d2ed545f521047"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78a5406d15dd19f4e2d2ed545f521047">PWM_CH6_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a78a5406d15dd19f4e2d2ed545f521047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bed128e67d0d2f497d2419ded338ff8" id="r_a0bed128e67d0d2f497d2419ded338ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0bed128e67d0d2f497d2419ded338ff8">PWM_CH6_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0bed128e67d0d2f497d2419ded338ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e74aa52a473abbc929fada3a0637ee" id="r_a11e74aa52a473abbc929fada3a0637ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a11e74aa52a473abbc929fada3a0637ee">PWM_CH6_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a11e74aa52a473abbc929fada3a0637ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7766bbc6f04b1a4215f22e9cedf3ef28" id="r_a7766bbc6f04b1a4215f22e9cedf3ef28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7766bbc6f04b1a4215f22e9cedf3ef28">PWM_CH6_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a7766bbc6f04b1a4215f22e9cedf3ef28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fa82b3cf4da1dfcbb12f63b263d51b" id="r_a48fa82b3cf4da1dfcbb12f63b263d51b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a48fa82b3cf4da1dfcbb12f63b263d51b">PWM_CH6_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a48fa82b3cf4da1dfcbb12f63b263d51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d137f10130207271c2c08abc923f10e" id="r_a6d137f10130207271c2c08abc923f10e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d137f10130207271c2c08abc923f10e">PWM_CH6_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6d137f10130207271c2c08abc923f10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f2e52e0da858fc3cb2d63fe347a52e" id="r_a42f2e52e0da858fc3cb2d63fe347a52e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42f2e52e0da858fc3cb2d63fe347a52e">PWM_CH6_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a42f2e52e0da858fc3cb2d63fe347a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e75562c4d1199324104d5979ed051d6" id="r_a2e75562c4d1199324104d5979ed051d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e75562c4d1199324104d5979ed051d6">PWM_CH6_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a2e75562c4d1199324104d5979ed051d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865f65280471a70bbd3dbf8ae7cdd654" id="r_a865f65280471a70bbd3dbf8ae7cdd654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a865f65280471a70bbd3dbf8ae7cdd654">PWM_CH6_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a865f65280471a70bbd3dbf8ae7cdd654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93fc169e040ba94b65ce99cf545d74a" id="r_ae93fc169e040ba94b65ce99cf545d74a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae93fc169e040ba94b65ce99cf545d74a">PWM_CH6_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae93fc169e040ba94b65ce99cf545d74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4180c20c0fec6f7d7d3aef4a8a6b597d" id="r_a4180c20c0fec6f7d7d3aef4a8a6b597d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4180c20c0fec6f7d7d3aef4a8a6b597d">PWM_CH6_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a4180c20c0fec6f7d7d3aef4a8a6b597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f23ad43969117dd2331fc2bc69a8347" id="r_a9f23ad43969117dd2331fc2bc69a8347"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f23ad43969117dd2331fc2bc69a8347">PWM_CH6_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9f23ad43969117dd2331fc2bc69a8347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4d03ad0296299b72e97d645f3ea53b" id="r_afa4d03ad0296299b72e97d645f3ea53b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afa4d03ad0296299b72e97d645f3ea53b">PWM_CH6_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:afa4d03ad0296299b72e97d645f3ea53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268adbaa2d7d2d423a1c4f67859edb2b" id="r_a268adbaa2d7d2d423a1c4f67859edb2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a268adbaa2d7d2d423a1c4f67859edb2b">PWM_CH6_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a268adbaa2d7d2d423a1c4f67859edb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9b2e81aed17664bef7d22189b4e8ae" id="r_a9c9b2e81aed17664bef7d22189b4e8ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c9b2e81aed17664bef7d22189b4e8ae">PWM_CH6_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:a9c9b2e81aed17664bef7d22189b4e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d0e9d096503a663f4ab5d2a1d25401" id="r_a91d0e9d096503a663f4ab5d2a1d25401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91d0e9d096503a663f4ab5d2a1d25401">PWM_CH6_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a91d0e9d096503a663f4ab5d2a1d25401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179302729c4ee038ee2bd5ff533d2f7b" id="r_a179302729c4ee038ee2bd5ff533d2f7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a179302729c4ee038ee2bd5ff533d2f7b">PWM_CH6_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a179302729c4ee038ee2bd5ff533d2f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e7f8f89329e3d84e6908e5eb1742d1" id="r_ab3e7f8f89329e3d84e6908e5eb1742d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3e7f8f89329e3d84e6908e5eb1742d1">PWM_CH6_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab3e7f8f89329e3d84e6908e5eb1742d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45edc50c169ef42108421c9b13822b2" id="r_ae45edc50c169ef42108421c9b13822b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae45edc50c169ef42108421c9b13822b2">PWM_CH6_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae45edc50c169ef42108421c9b13822b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1131b928039877afbc902a10b09d6dd9" id="r_a1131b928039877afbc902a10b09d6dd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1131b928039877afbc902a10b09d6dd9">PWM_CH6_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1131b928039877afbc902a10b09d6dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7b786d8d3661f61726be9fc45d4ab7" id="r_a9f7b786d8d3661f61726be9fc45d4ab7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f7b786d8d3661f61726be9fc45d4ab7">PWM_CH6_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:a9f7b786d8d3661f61726be9fc45d4ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d9675d00cd959bada5465a62e20642" id="r_aa8d9675d00cd959bada5465a62e20642"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa8d9675d00cd959bada5465a62e20642">PWM_CH6_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aa8d9675d00cd959bada5465a62e20642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49d4447f8eced6ac56e0e5bc234766d" id="r_af49d4447f8eced6ac56e0e5bc234766d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af49d4447f8eced6ac56e0e5bc234766d">PWM_CH7_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af49d4447f8eced6ac56e0e5bc234766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcaeba5d84e34fad7c45f1ed7b68599" id="r_aabcaeba5d84e34fad7c45f1ed7b68599"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabcaeba5d84e34fad7c45f1ed7b68599">PWM_CH7_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aabcaeba5d84e34fad7c45f1ed7b68599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e15d60a14dca2b3cabc4841c61db70d" id="r_a5e15d60a14dca2b3cabc4841c61db70d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5e15d60a14dca2b3cabc4841c61db70d">PWM_CH7_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5e15d60a14dca2b3cabc4841c61db70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b07cecca46b06f2d328e47f6e1a132" id="r_a83b07cecca46b06f2d328e47f6e1a132"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a83b07cecca46b06f2d328e47f6e1a132">PWM_CH7_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a83b07cecca46b06f2d328e47f6e1a132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f783559f4072be1776f7fa70333944f" id="r_a6f783559f4072be1776f7fa70333944f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6f783559f4072be1776f7fa70333944f">PWM_CH7_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a6f783559f4072be1776f7fa70333944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0378cc542f104fc2eea33cc781832ab6" id="r_a0378cc542f104fc2eea33cc781832ab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0378cc542f104fc2eea33cc781832ab6">PWM_CH7_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0378cc542f104fc2eea33cc781832ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e019a847c970f7d56b1c68d8006dfa8" id="r_a0e019a847c970f7d56b1c68d8006dfa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e019a847c970f7d56b1c68d8006dfa8">PWM_CH7_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a0e019a847c970f7d56b1c68d8006dfa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52682c2af0656921bd1b7cc31fc83e47" id="r_a52682c2af0656921bd1b7cc31fc83e47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a52682c2af0656921bd1b7cc31fc83e47">PWM_CH7_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a52682c2af0656921bd1b7cc31fc83e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ae253fee68fdb152a0e4f8115273b1" id="r_a87ae253fee68fdb152a0e4f8115273b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87ae253fee68fdb152a0e4f8115273b1">PWM_CH7_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a87ae253fee68fdb152a0e4f8115273b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad586f854a111baee9afbb16d9ef54f" id="r_a8ad586f854a111baee9afbb16d9ef54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ad586f854a111baee9afbb16d9ef54f">PWM_CH7_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a8ad586f854a111baee9afbb16d9ef54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86d3c50e13f8639783ae7162a8ad747" id="r_ab86d3c50e13f8639783ae7162a8ad747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab86d3c50e13f8639783ae7162a8ad747">PWM_CH7_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab86d3c50e13f8639783ae7162a8ad747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a9d314ec0a28dc4d9fd4230af54b9e" id="r_a42a9d314ec0a28dc4d9fd4230af54b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42a9d314ec0a28dc4d9fd4230af54b9e">PWM_CH7_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:a42a9d314ec0a28dc4d9fd4230af54b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b79bae2dddf7ecc09d06ce9b6cab34" id="r_ad1b79bae2dddf7ecc09d06ce9b6cab34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad1b79bae2dddf7ecc09d06ce9b6cab34">PWM_CH7_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad1b79bae2dddf7ecc09d06ce9b6cab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bb4cfb364e41feced2734fcd979225" id="r_a91bb4cfb364e41feced2734fcd979225"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91bb4cfb364e41feced2734fcd979225">PWM_CH7_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a91bb4cfb364e41feced2734fcd979225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0c6a37b5ecccf4666765a7d9ece962" id="r_a6d0c6a37b5ecccf4666765a7d9ece962"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d0c6a37b5ecccf4666765a7d9ece962">PWM_CH7_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6d0c6a37b5ecccf4666765a7d9ece962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd0d275b7d32ddf03007b933f290d93" id="r_a8bd0d275b7d32ddf03007b933f290d93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bd0d275b7d32ddf03007b933f290d93">PWM_CH7_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8bd0d275b7d32ddf03007b933f290d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124945ca6ddb215bef1ce2627912b63a" id="r_a124945ca6ddb215bef1ce2627912b63a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a124945ca6ddb215bef1ce2627912b63a">PWM_CH7_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a124945ca6ddb215bef1ce2627912b63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f74155aed221bfb2b7a0a865482b9e" id="r_a90f74155aed221bfb2b7a0a865482b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a90f74155aed221bfb2b7a0a865482b9e">PWM_CH7_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a90f74155aed221bfb2b7a0a865482b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee96af46b4318c5477e603e1d1940743" id="r_aee96af46b4318c5477e603e1d1940743"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee96af46b4318c5477e603e1d1940743">PWM_CH7_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aee96af46b4318c5477e603e1d1940743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069c8059e44c2d6353e6a389cb96971e" id="r_a069c8059e44c2d6353e6a389cb96971e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a069c8059e44c2d6353e6a389cb96971e">PWM_CH7_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a069c8059e44c2d6353e6a389cb96971e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa638fa967ff1482c6441b97d9b85e5ad" id="r_aa638fa967ff1482c6441b97d9b85e5ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa638fa967ff1482c6441b97d9b85e5ad">PWM_CH7_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa638fa967ff1482c6441b97d9b85e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd8b3f85608c06b8b4053591e5d7754" id="r_aacd8b3f85608c06b8b4053591e5d7754"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aacd8b3f85608c06b8b4053591e5d7754">PWM_CH7_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aacd8b3f85608c06b8b4053591e5d7754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc1a4a5b4f5c4a65582903fa3c57ef3" id="r_a8bc1a4a5b4f5c4a65582903fa3c57ef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bc1a4a5b4f5c4a65582903fa3c57ef3">PWM_CH7_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bc1a4a5b4f5c4a65582903fa3c57ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1381d49df9f6e764e5ef7edd13c2f5a2" id="r_a1381d49df9f6e764e5ef7edd13c2f5a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1381d49df9f6e764e5ef7edd13c2f5a2">PWM_CH7_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a1381d49df9f6e764e5ef7edd13c2f5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49ad5b3ea67912dd5973620cc95e976" id="r_aa49ad5b3ea67912dd5973620cc95e976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa49ad5b3ea67912dd5973620cc95e976">PWM_CH7_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa49ad5b3ea67912dd5973620cc95e976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75c45b637182c04cfb0e64b32639cc" id="r_aec75c45b637182c04cfb0e64b32639cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aec75c45b637182c04cfb0e64b32639cc">PWM_CH7_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:aec75c45b637182c04cfb0e64b32639cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7c8e86ad89e8c1f0192c962a267169" id="r_a2f7c8e86ad89e8c1f0192c962a267169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f7c8e86ad89e8c1f0192c962a267169">PWM_CH7_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2f7c8e86ad89e8c1f0192c962a267169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cae333aae4f56583ccd61f0dbd6cc6" id="r_a06cae333aae4f56583ccd61f0dbd6cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a06cae333aae4f56583ccd61f0dbd6cc6">PWM_CH7_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a06cae333aae4f56583ccd61f0dbd6cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7316aa247794fceb6203992a3f49ed4" id="r_ae7316aa247794fceb6203992a3f49ed4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae7316aa247794fceb6203992a3f49ed4">PWM_CH7_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7316aa247794fceb6203992a3f49ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a143d065af27ec105eb1b25b4b4e345" id="r_a1a143d065af27ec105eb1b25b4b4e345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a143d065af27ec105eb1b25b4b4e345">PWM_CH7_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a143d065af27ec105eb1b25b4b4e345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a867d2af8ed2e229b9cba42a251a5a" id="r_a87a867d2af8ed2e229b9cba42a251a5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87a867d2af8ed2e229b9cba42a251a5a">PWM_CH7_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a87a867d2af8ed2e229b9cba42a251a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d87cd70accb8764021fecc5a703f40" id="r_a98d87cd70accb8764021fecc5a703f40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a98d87cd70accb8764021fecc5a703f40">PWM_CH7_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a98d87cd70accb8764021fecc5a703f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf9e9eceed6e89a05978ab1c1d78706" id="r_a0cf9e9eceed6e89a05978ab1c1d78706"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0cf9e9eceed6e89a05978ab1c1d78706">PWM_CH7_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a0cf9e9eceed6e89a05978ab1c1d78706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01218fb0196f47e597cbdc35bd06932" id="r_ad01218fb0196f47e597cbdc35bd06932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad01218fb0196f47e597cbdc35bd06932">PWM_CH7_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad01218fb0196f47e597cbdc35bd06932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f0651b994f86e00344eee8f1bc9241" id="r_a56f0651b994f86e00344eee8f1bc9241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56f0651b994f86e00344eee8f1bc9241">PWM_CH7_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a56f0651b994f86e00344eee8f1bc9241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11d9831da9fc20706f229c47c8db94c" id="r_af11d9831da9fc20706f229c47c8db94c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af11d9831da9fc20706f229c47c8db94c">PWM_CH7_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af11d9831da9fc20706f229c47c8db94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94945dcbd6588dc18368ee67bc25636" id="r_ad94945dcbd6588dc18368ee67bc25636"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad94945dcbd6588dc18368ee67bc25636">PWM_CH7_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad94945dcbd6588dc18368ee67bc25636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae730d5867b97070e3eee820d3a6eba12" id="r_ae730d5867b97070e3eee820d3a6eba12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae730d5867b97070e3eee820d3a6eba12">PWM_CH7_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae730d5867b97070e3eee820d3a6eba12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e846a08da622ce2fa9cac53e365f66" id="r_a36e846a08da622ce2fa9cac53e365f66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a36e846a08da622ce2fa9cac53e365f66">PWM_CH7_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:a36e846a08da622ce2fa9cac53e365f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436eedf900389f856b211044b66f9f3f" id="r_a436eedf900389f856b211044b66f9f3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a436eedf900389f856b211044b66f9f3f">PWM_CH7_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a436eedf900389f856b211044b66f9f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1500546f4caa11e179d77e4389a0b94a" id="r_a1500546f4caa11e179d77e4389a0b94a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1500546f4caa11e179d77e4389a0b94a">PWM_CH7_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a1500546f4caa11e179d77e4389a0b94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588ac0acc7c763178ebf1c1ca30f0356" id="r_a588ac0acc7c763178ebf1c1ca30f0356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a588ac0acc7c763178ebf1c1ca30f0356">PWM_CH7_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a588ac0acc7c763178ebf1c1ca30f0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc8813361b1cfc33b1a9b1a9c27690e" id="r_accc8813361b1cfc33b1a9b1a9c27690e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accc8813361b1cfc33b1a9b1a9c27690e">PWM_CH7_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:accc8813361b1cfc33b1a9b1a9c27690e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71fa0e47811e2e3ec79159540651174" id="r_ac71fa0e47811e2e3ec79159540651174"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac71fa0e47811e2e3ec79159540651174">PWM_CH7_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac71fa0e47811e2e3ec79159540651174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5613784ff5bf23e87a71c06cfd94fc7" id="r_aa5613784ff5bf23e87a71c06cfd94fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa5613784ff5bf23e87a71c06cfd94fc7">PWM_CH7_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa5613784ff5bf23e87a71c06cfd94fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb883219a13d594a4a8c7604174e950f" id="r_adb883219a13d594a4a8c7604174e950f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb883219a13d594a4a8c7604174e950f">PWM_CH7_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adb883219a13d594a4a8c7604174e950f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe932e088b955e71bcac4c4af0e68126" id="r_afe932e088b955e71bcac4c4af0e68126"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe932e088b955e71bcac4c4af0e68126">PWM_CH7_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:afe932e088b955e71bcac4c4af0e68126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf70162bf99e2fa1ce6632af2a946fac" id="r_acf70162bf99e2fa1ce6632af2a946fac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf70162bf99e2fa1ce6632af2a946fac">PWM_CH7_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acf70162bf99e2fa1ce6632af2a946fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f66bb9d5b5b1af2b8aed3f7522a4f34" id="r_a2f66bb9d5b5b1af2b8aed3f7522a4f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f66bb9d5b5b1af2b8aed3f7522a4f34">PWM_CH7_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2f66bb9d5b5b1af2b8aed3f7522a4f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87eebc401e55515fddd441f88cc2e327" id="r_a87eebc401e55515fddd441f88cc2e327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87eebc401e55515fddd441f88cc2e327">PWM_CH7_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a87eebc401e55515fddd441f88cc2e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8b35f7c2029972a15f631aca693e65" id="r_a5d8b35f7c2029972a15f631aca693e65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d8b35f7c2029972a15f631aca693e65">PWM_CH7_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a5d8b35f7c2029972a15f631aca693e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2227057dbb85fea26d674ba264ecb77" id="r_ae2227057dbb85fea26d674ba264ecb77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2227057dbb85fea26d674ba264ecb77">PWM_CH7_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae2227057dbb85fea26d674ba264ecb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1390accbaff2ba055f2667c5a72d47a" id="r_af1390accbaff2ba055f2667c5a72d47a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1390accbaff2ba055f2667c5a72d47a">PWM_CH7_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af1390accbaff2ba055f2667c5a72d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a22f0833c8d8831e58e35a92b543cdb" id="r_a1a22f0833c8d8831e58e35a92b543cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a22f0833c8d8831e58e35a92b543cdb">PWM_CH7_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a22f0833c8d8831e58e35a92b543cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e6a3cea496dce0f87957c7fbdc5dfb" id="r_a99e6a3cea496dce0f87957c7fbdc5dfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99e6a3cea496dce0f87957c7fbdc5dfb">PWM_CH7_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a99e6a3cea496dce0f87957c7fbdc5dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32c1d9be3d17af83e5e609ec560ba9a" id="r_ac32c1d9be3d17af83e5e609ec560ba9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac32c1d9be3d17af83e5e609ec560ba9a">PWM_CH7_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac32c1d9be3d17af83e5e609ec560ba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63dc1e31430318e485181e952b4a386" id="r_ad63dc1e31430318e485181e952b4a386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad63dc1e31430318e485181e952b4a386">PWM_CH7_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ad63dc1e31430318e485181e952b4a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357acfec5960c63b75affd5b49b07342" id="r_a357acfec5960c63b75affd5b49b07342"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a357acfec5960c63b75affd5b49b07342">PWM_CH7_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a357acfec5960c63b75affd5b49b07342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedec024b22e2cdee4ed2b8da17795c83" id="r_aedec024b22e2cdee4ed2b8da17795c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aedec024b22e2cdee4ed2b8da17795c83">PWM_CH7_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aedec024b22e2cdee4ed2b8da17795c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4e5f015e6cb582bbdccf4d8f5909cd" id="r_aee4e5f015e6cb582bbdccf4d8f5909cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee4e5f015e6cb582bbdccf4d8f5909cd">PWM_CH7_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:aee4e5f015e6cb582bbdccf4d8f5909cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e5a84373a8f5046752adb7a43d733f" id="r_ad0e5a84373a8f5046752adb7a43d733f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad0e5a84373a8f5046752adb7a43d733f">PWM_CH7_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad0e5a84373a8f5046752adb7a43d733f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5235425e48e9b08cfa017bb5ecc750c3" id="r_a5235425e48e9b08cfa017bb5ecc750c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5235425e48e9b08cfa017bb5ecc750c3">PWM_CH7_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a5235425e48e9b08cfa017bb5ecc750c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf01a8bb120936ba43ed865422fd1037" id="r_acf01a8bb120936ba43ed865422fd1037"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf01a8bb120936ba43ed865422fd1037">PWM_CH7_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf01a8bb120936ba43ed865422fd1037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e993fa81dff3b23a21603b6484b12de" id="r_a2e993fa81dff3b23a21603b6484b12de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e993fa81dff3b23a21603b6484b12de">PWM_CH7_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a2e993fa81dff3b23a21603b6484b12de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673ade17ed50bb9228cf241c48b7c127" id="r_a673ade17ed50bb9228cf241c48b7c127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a673ade17ed50bb9228cf241c48b7c127">PWM_CH7_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a673ade17ed50bb9228cf241c48b7c127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed06208b889a2e55fa529577f767df41" id="r_aed06208b889a2e55fa529577f767df41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed06208b889a2e55fa529577f767df41">PWM_CH7_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aed06208b889a2e55fa529577f767df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73a20e275f2816e3f12c11708e0042c" id="r_ad73a20e275f2816e3f12c11708e0042c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad73a20e275f2816e3f12c11708e0042c">PWM_CH7_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad73a20e275f2816e3f12c11708e0042c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f91251094900c9d65bf82952b90b099" id="r_a0f91251094900c9d65bf82952b90b099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0f91251094900c9d65bf82952b90b099">PWM_CH7_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0f91251094900c9d65bf82952b90b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ce8f12e2b011cb95271ec5800aee99" id="r_a13ce8f12e2b011cb95271ec5800aee99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a13ce8f12e2b011cb95271ec5800aee99">PWM_CH7_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a13ce8f12e2b011cb95271ec5800aee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee5d8ecd552dcfac2aba2fbd2d60d5c" id="r_a6ee5d8ecd552dcfac2aba2fbd2d60d5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6ee5d8ecd552dcfac2aba2fbd2d60d5c">PWM_CH7_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6ee5d8ecd552dcfac2aba2fbd2d60d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8914c532d0d5396937cebca62119cd30" id="r_a8914c532d0d5396937cebca62119cd30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8914c532d0d5396937cebca62119cd30">PWM_CH7_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a8914c532d0d5396937cebca62119cd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc8b29eaa07e09ead4a31bdf275aa82" id="r_a8bc8b29eaa07e09ead4a31bdf275aa82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8bc8b29eaa07e09ead4a31bdf275aa82">PWM_CH7_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a8bc8b29eaa07e09ead4a31bdf275aa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac49edd1826969044024fe2ff668715e" id="r_aac49edd1826969044024fe2ff668715e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac49edd1826969044024fe2ff668715e">PWM_CH7_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:aac49edd1826969044024fe2ff668715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ca8cb193d02e6cbe666d0d0af8c0d6" id="r_a26ca8cb193d02e6cbe666d0d0af8c0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a26ca8cb193d02e6cbe666d0d0af8c0d6">PWM_CH7_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a26ca8cb193d02e6cbe666d0d0af8c0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd402b028c4c48dc4bd448299ee1074" id="r_a5bd402b028c4c48dc4bd448299ee1074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5bd402b028c4c48dc4bd448299ee1074">PWM_CH7_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5bd402b028c4c48dc4bd448299ee1074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351e97a42c6ed80e763fcdac1ad8d3d8" id="r_a351e97a42c6ed80e763fcdac1ad8d3d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a351e97a42c6ed80e763fcdac1ad8d3d8">PWM_CH7_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a351e97a42c6ed80e763fcdac1ad8d3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec716d6afb1da31c1ac878da85e780a" id="r_acec716d6afb1da31c1ac878da85e780a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acec716d6afb1da31c1ac878da85e780a">PWM_CH7_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acec716d6afb1da31c1ac878da85e780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97615c93f0492e8624aff55b3f998074" id="r_a97615c93f0492e8624aff55b3f998074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a97615c93f0492e8624aff55b3f998074">PWM_CH7_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a97615c93f0492e8624aff55b3f998074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c27d6cba601a54a2ee5313711cd3ad" id="r_a63c27d6cba601a54a2ee5313711cd3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a63c27d6cba601a54a2ee5313711cd3ad">PWM_CH7_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:a63c27d6cba601a54a2ee5313711cd3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867f835a360a6483bcfbb2dab0366c10" id="r_a867f835a360a6483bcfbb2dab0366c10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a867f835a360a6483bcfbb2dab0366c10">PWM_CH7_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a867f835a360a6483bcfbb2dab0366c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56602febaaa0d067b359e32d9bacc662" id="r_a56602febaaa0d067b359e32d9bacc662"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56602febaaa0d067b359e32d9bacc662">PWM_CH8_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a56602febaaa0d067b359e32d9bacc662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87052ee36d0c9d11619ce44c934105a0" id="r_a87052ee36d0c9d11619ce44c934105a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87052ee36d0c9d11619ce44c934105a0">PWM_CH8_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a87052ee36d0c9d11619ce44c934105a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab938df2646c08f75d3f7486d73f19c" id="r_a7ab938df2646c08f75d3f7486d73f19c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7ab938df2646c08f75d3f7486d73f19c">PWM_CH8_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7ab938df2646c08f75d3f7486d73f19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1068aed6d0f1fdf9898c2ed64e1bc145" id="r_a1068aed6d0f1fdf9898c2ed64e1bc145"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1068aed6d0f1fdf9898c2ed64e1bc145">PWM_CH8_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1068aed6d0f1fdf9898c2ed64e1bc145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0f3e24971d1128831c2fae010e672c" id="r_aee0f3e24971d1128831c2fae010e672c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee0f3e24971d1128831c2fae010e672c">PWM_CH8_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aee0f3e24971d1128831c2fae010e672c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7030b023e589ea7178c07ec324b9777b" id="r_a7030b023e589ea7178c07ec324b9777b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7030b023e589ea7178c07ec324b9777b">PWM_CH8_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7030b023e589ea7178c07ec324b9777b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab465393ba7cf701b86e8d41c1ce394e8" id="r_ab465393ba7cf701b86e8d41c1ce394e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab465393ba7cf701b86e8d41c1ce394e8">PWM_CH8_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ab465393ba7cf701b86e8d41c1ce394e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf19c179290bd62692239e678c9dc175" id="r_adf19c179290bd62692239e678c9dc175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adf19c179290bd62692239e678c9dc175">PWM_CH8_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:adf19c179290bd62692239e678c9dc175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451ccd24a03553de66f769b12ef99261" id="r_a451ccd24a03553de66f769b12ef99261"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a451ccd24a03553de66f769b12ef99261">PWM_CH8_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a451ccd24a03553de66f769b12ef99261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1471ce7d6d226e25519a3a3a3e631b64" id="r_a1471ce7d6d226e25519a3a3a3e631b64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1471ce7d6d226e25519a3a3a3e631b64">PWM_CH8_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a1471ce7d6d226e25519a3a3a3e631b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd83cdb0bbe625c24e38847df9dbc3e" id="r_a3cd83cdb0bbe625c24e38847df9dbc3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3cd83cdb0bbe625c24e38847df9dbc3e">PWM_CH8_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3cd83cdb0bbe625c24e38847df9dbc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1baa616b35403d9d9f2e818f6ebff1c7" id="r_a1baa616b35403d9d9f2e818f6ebff1c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1baa616b35403d9d9f2e818f6ebff1c7">PWM_CH8_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td></tr>
<tr class="separator:a1baa616b35403d9d9f2e818f6ebff1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7fd13b84b88626ca6e8526783be903" id="r_a3c7fd13b84b88626ca6e8526783be903"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c7fd13b84b88626ca6e8526783be903">PWM_CH8_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3c7fd13b84b88626ca6e8526783be903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676c92dd6b09f01106fbf272b4d7dfd2" id="r_a676c92dd6b09f01106fbf272b4d7dfd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a676c92dd6b09f01106fbf272b4d7dfd2">PWM_CH8_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a676c92dd6b09f01106fbf272b4d7dfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4af6ca2fbe8e9783ba1401d8b8fc730" id="r_af4af6ca2fbe8e9783ba1401d8b8fc730"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4af6ca2fbe8e9783ba1401d8b8fc730">PWM_CH8_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af4af6ca2fbe8e9783ba1401d8b8fc730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c10aa766f3664cc3065070e654711bc" id="r_a5c10aa766f3664cc3065070e654711bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c10aa766f3664cc3065070e654711bc">PWM_CH8_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5c10aa766f3664cc3065070e654711bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056381cf68140c94a28626456204f5e5" id="r_a056381cf68140c94a28626456204f5e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a056381cf68140c94a28626456204f5e5">PWM_CH8_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a056381cf68140c94a28626456204f5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb420b26eff0bc84136bf79e94286029" id="r_abb420b26eff0bc84136bf79e94286029"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abb420b26eff0bc84136bf79e94286029">PWM_CH8_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abb420b26eff0bc84136bf79e94286029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae393f9b03530dafe3648f84045448fba" id="r_ae393f9b03530dafe3648f84045448fba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae393f9b03530dafe3648f84045448fba">PWM_CH8_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae393f9b03530dafe3648f84045448fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eee7b3b80981248b1bd10b78426289f" id="r_a0eee7b3b80981248b1bd10b78426289f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0eee7b3b80981248b1bd10b78426289f">PWM_CH8_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a0eee7b3b80981248b1bd10b78426289f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6839636c270e3aca7b13fe450bbf5c99" id="r_a6839636c270e3aca7b13fe450bbf5c99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6839636c270e3aca7b13fe450bbf5c99">PWM_CH8_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a6839636c270e3aca7b13fe450bbf5c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf63278d1c2f75702a07d73e3c8c299b" id="r_aaf63278d1c2f75702a07d73e3c8c299b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf63278d1c2f75702a07d73e3c8c299b">PWM_CH8_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaf63278d1c2f75702a07d73e3c8c299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72000c0308344832e5242e878b584976" id="r_a72000c0308344832e5242e878b584976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72000c0308344832e5242e878b584976">PWM_CH8_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72000c0308344832e5242e878b584976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbb3933aca02266c290363b9051dcc8" id="r_a5fbb3933aca02266c290363b9051dcc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5fbb3933aca02266c290363b9051dcc8">PWM_CH8_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a5fbb3933aca02266c290363b9051dcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37247fd450d24902ab7a3ba32ff270de" id="r_a37247fd450d24902ab7a3ba32ff270de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a37247fd450d24902ab7a3ba32ff270de">PWM_CH8_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37247fd450d24902ab7a3ba32ff270de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0876becb0f3d0a2d81340cf5e851f69f" id="r_a0876becb0f3d0a2d81340cf5e851f69f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0876becb0f3d0a2d81340cf5e851f69f">PWM_CH8_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a0876becb0f3d0a2d81340cf5e851f69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3453ec116141a3ff028b8294d53c97" id="r_a5c3453ec116141a3ff028b8294d53c97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c3453ec116141a3ff028b8294d53c97">PWM_CH8_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a5c3453ec116141a3ff028b8294d53c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e05be656967c63446361321af10f995" id="r_a8e05be656967c63446361321af10f995"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e05be656967c63446361321af10f995">PWM_CH8_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8e05be656967c63446361321af10f995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb82cb1a852522d483bc7d72e86cfe22" id="r_afb82cb1a852522d483bc7d72e86cfe22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afb82cb1a852522d483bc7d72e86cfe22">PWM_CH8_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb82cb1a852522d483bc7d72e86cfe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc8705b92a7b05f4b1fa39fc7ad82fb" id="r_a2dc8705b92a7b05f4b1fa39fc7ad82fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2dc8705b92a7b05f4b1fa39fc7ad82fb">PWM_CH8_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2dc8705b92a7b05f4b1fa39fc7ad82fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196fd00b1082c3fc5bffc84320776ecb" id="r_a196fd00b1082c3fc5bffc84320776ecb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a196fd00b1082c3fc5bffc84320776ecb">PWM_CH8_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a196fd00b1082c3fc5bffc84320776ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d70f3a76fb098273f51cc2b3c73cd7d" id="r_a6d70f3a76fb098273f51cc2b3c73cd7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d70f3a76fb098273f51cc2b3c73cd7d">PWM_CH8_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6d70f3a76fb098273f51cc2b3c73cd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8fa567522dffa31b12eb03444b7ad5" id="r_a5f8fa567522dffa31b12eb03444b7ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5f8fa567522dffa31b12eb03444b7ad5">PWM_CH8_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a5f8fa567522dffa31b12eb03444b7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995110e71ce541930ea961933aa0c27a" id="r_a995110e71ce541930ea961933aa0c27a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a995110e71ce541930ea961933aa0c27a">PWM_CH8_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a995110e71ce541930ea961933aa0c27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd8347e3c690c81bb133f203edc97ac" id="r_a8fd8347e3c690c81bb133f203edc97ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8fd8347e3c690c81bb133f203edc97ac">PWM_CH8_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8fd8347e3c690c81bb133f203edc97ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ac1fcd557ffe5b3095f112e6f9966f" id="r_af6ac1fcd557ffe5b3095f112e6f9966f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af6ac1fcd557ffe5b3095f112e6f9966f">PWM_CH8_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af6ac1fcd557ffe5b3095f112e6f9966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55edb60bbd143295dfecb4f04c515028" id="r_a55edb60bbd143295dfecb4f04c515028"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a55edb60bbd143295dfecb4f04c515028">PWM_CH8_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a55edb60bbd143295dfecb4f04c515028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0ccb497c4e350133e75b0b94cc849a" id="r_afe0ccb497c4e350133e75b0b94cc849a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe0ccb497c4e350133e75b0b94cc849a">PWM_CH8_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe0ccb497c4e350133e75b0b94cc849a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62261d48e050807db0edaff7b765fd6d" id="r_a62261d48e050807db0edaff7b765fd6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62261d48e050807db0edaff7b765fd6d">PWM_CH8_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:a62261d48e050807db0edaff7b765fd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12847ffca5fb631f6e8fe4a101a66e20" id="r_a12847ffca5fb631f6e8fe4a101a66e20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12847ffca5fb631f6e8fe4a101a66e20">PWM_CH8_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a12847ffca5fb631f6e8fe4a101a66e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99836b488f9e8d7355b535545c0c6b1d" id="r_a99836b488f9e8d7355b535545c0c6b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99836b488f9e8d7355b535545c0c6b1d">PWM_CH8_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a99836b488f9e8d7355b535545c0c6b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f52123ce35d5c6bbdbd2d8910b638e9" id="r_a5f52123ce35d5c6bbdbd2d8910b638e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5f52123ce35d5c6bbdbd2d8910b638e9">PWM_CH8_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a5f52123ce35d5c6bbdbd2d8910b638e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ace77ecfe87eebeaf1b560d46ab217" id="r_a68ace77ecfe87eebeaf1b560d46ab217"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a68ace77ecfe87eebeaf1b560d46ab217">PWM_CH8_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a68ace77ecfe87eebeaf1b560d46ab217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b78eb83b8d53dc337e2956852946b5b" id="r_a7b78eb83b8d53dc337e2956852946b5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7b78eb83b8d53dc337e2956852946b5b">PWM_CH8_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7b78eb83b8d53dc337e2956852946b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f2084203744386abb15cb0e54e236" id="r_ab76f2084203744386abb15cb0e54e236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab76f2084203744386abb15cb0e54e236">PWM_CH8_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab76f2084203744386abb15cb0e54e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3adbe8e56018d34be9850fafc0afdfd" id="r_ab3adbe8e56018d34be9850fafc0afdfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3adbe8e56018d34be9850fafc0afdfd">PWM_CH8_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab3adbe8e56018d34be9850fafc0afdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe523026fb32e2636bf70cc31cf5c4f" id="r_acbe523026fb32e2636bf70cc31cf5c4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acbe523026fb32e2636bf70cc31cf5c4f">PWM_CH8_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acbe523026fb32e2636bf70cc31cf5c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0922cb24302f7124988b1450476802" id="r_a1a0922cb24302f7124988b1450476802"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a0922cb24302f7124988b1450476802">PWM_CH8_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1a0922cb24302f7124988b1450476802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1f39c16909903e7b27a66007404e92" id="r_a5c1f39c16909903e7b27a66007404e92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c1f39c16909903e7b27a66007404e92">PWM_CH8_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5c1f39c16909903e7b27a66007404e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c23979894e41ff84b73d678438d306" id="r_ac7c23979894e41ff84b73d678438d306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7c23979894e41ff84b73d678438d306">PWM_CH8_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:ac7c23979894e41ff84b73d678438d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945c7f4ec6990231921845d64ee34fd9" id="r_a945c7f4ec6990231921845d64ee34fd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a945c7f4ec6990231921845d64ee34fd9">PWM_CH8_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a945c7f4ec6990231921845d64ee34fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90a62f1e562250cbc2ad487754124e9" id="r_ad90a62f1e562250cbc2ad487754124e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad90a62f1e562250cbc2ad487754124e9">PWM_CH8_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad90a62f1e562250cbc2ad487754124e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ab57ff1657419cc2cb83104fbf5032" id="r_a46ab57ff1657419cc2cb83104fbf5032"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a46ab57ff1657419cc2cb83104fbf5032">PWM_CH8_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a46ab57ff1657419cc2cb83104fbf5032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298413750d7c06cab6d4d04c455b128c" id="r_a298413750d7c06cab6d4d04c455b128c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a298413750d7c06cab6d4d04c455b128c">PWM_CH8_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a298413750d7c06cab6d4d04c455b128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7227a1963435ecb4dafe47c7a27b24" id="r_aea7227a1963435ecb4dafe47c7a27b24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aea7227a1963435ecb4dafe47c7a27b24">PWM_CH8_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aea7227a1963435ecb4dafe47c7a27b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c409a1e9dcde31d5d5cf037b51af43" id="r_a00c409a1e9dcde31d5d5cf037b51af43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a00c409a1e9dcde31d5d5cf037b51af43">PWM_CH8_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a00c409a1e9dcde31d5d5cf037b51af43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbf02920069ea8922273388db2dcfaf" id="r_a3cbf02920069ea8922273388db2dcfaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3cbf02920069ea8922273388db2dcfaf">PWM_CH8_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a3cbf02920069ea8922273388db2dcfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7920392decf1f9d400c6d5c70d93ee0" id="r_aa7920392decf1f9d400c6d5c70d93ee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa7920392decf1f9d400c6d5c70d93ee0">PWM_CH8_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa7920392decf1f9d400c6d5c70d93ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab608d76c3da3eacb9f1b6838cf2e14ed" id="r_ab608d76c3da3eacb9f1b6838cf2e14ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab608d76c3da3eacb9f1b6838cf2e14ed">PWM_CH8_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab608d76c3da3eacb9f1b6838cf2e14ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e97e6f7e56035d9f37d16a53a024930" id="r_a0e97e6f7e56035d9f37d16a53a024930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e97e6f7e56035d9f37d16a53a024930">PWM_CH8_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:a0e97e6f7e56035d9f37d16a53a024930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5df27cf2e6724821d41786721bc1e4" id="r_a4a5df27cf2e6724821d41786721bc1e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a5df27cf2e6724821d41786721bc1e4">PWM_CH8_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4a5df27cf2e6724821d41786721bc1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0dd84a1d1b2c5db2b583e8779e9700" id="r_aeb0dd84a1d1b2c5db2b583e8779e9700"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeb0dd84a1d1b2c5db2b583e8779e9700">PWM_CH8_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:aeb0dd84a1d1b2c5db2b583e8779e9700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969136765b11bd9879a670a1c1716990" id="r_a969136765b11bd9879a670a1c1716990"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a969136765b11bd9879a670a1c1716990">PWM_CH8_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a969136765b11bd9879a670a1c1716990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1a063e9da4440105c5e1a59f4201ee" id="r_a1d1a063e9da4440105c5e1a59f4201ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d1a063e9da4440105c5e1a59f4201ee">PWM_CH8_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a1d1a063e9da4440105c5e1a59f4201ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af979cf8b1b9793acee788e3271683f5f" id="r_af979cf8b1b9793acee788e3271683f5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af979cf8b1b9793acee788e3271683f5f">PWM_CH8_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af979cf8b1b9793acee788e3271683f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe577f69dc0c6a09f5870560963a63e8" id="r_abe577f69dc0c6a09f5870560963a63e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abe577f69dc0c6a09f5870560963a63e8">PWM_CH8_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abe577f69dc0c6a09f5870560963a63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35256312415d0335f8acc68cdf80acfc" id="r_a35256312415d0335f8acc68cdf80acfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35256312415d0335f8acc68cdf80acfc">PWM_CH8_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a35256312415d0335f8acc68cdf80acfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660e05e904edd545166f4da18d67a34c" id="r_a660e05e904edd545166f4da18d67a34c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a660e05e904edd545166f4da18d67a34c">PWM_CH8_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a660e05e904edd545166f4da18d67a34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896f6449babb49ef3bc4505473ad12fb" id="r_a896f6449babb49ef3bc4505473ad12fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a896f6449babb49ef3bc4505473ad12fb">PWM_CH8_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:a896f6449babb49ef3bc4505473ad12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad543fe169a0ca41843167a8ce438c693" id="r_ad543fe169a0ca41843167a8ce438c693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad543fe169a0ca41843167a8ce438c693">PWM_CH8_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad543fe169a0ca41843167a8ce438c693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802fc56f843df8a63def5a049351dbe2" id="r_a802fc56f843df8a63def5a049351dbe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a802fc56f843df8a63def5a049351dbe2">PWM_CH8_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a802fc56f843df8a63def5a049351dbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0c25e115e54ebb615b82888f1672c9" id="r_afe0c25e115e54ebb615b82888f1672c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe0c25e115e54ebb615b82888f1672c9">PWM_CH8_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:afe0c25e115e54ebb615b82888f1672c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e17ad9cc105c924b804031db3b641bd" id="r_a1e17ad9cc105c924b804031db3b641bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e17ad9cc105c924b804031db3b641bd">PWM_CH8_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td></tr>
<tr class="separator:a1e17ad9cc105c924b804031db3b641bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681f5002bf00673b027465c6da0555a7" id="r_a681f5002bf00673b027465c6da0555a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a681f5002bf00673b027465c6da0555a7">PWM_CH8_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a681f5002bf00673b027465c6da0555a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a42e433ed0159da7b46b80c19ecad5" id="r_ae1a42e433ed0159da7b46b80c19ecad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae1a42e433ed0159da7b46b80c19ecad5">PWM_CH8_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae1a42e433ed0159da7b46b80c19ecad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfaa1cc3b85a8f28379b1535d0e9d32" id="r_addfaa1cc3b85a8f28379b1535d0e9d32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#addfaa1cc3b85a8f28379b1535d0e9d32">PWM_CH8_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:addfaa1cc3b85a8f28379b1535d0e9d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab320674c134d643d4fee2eddcf8385d3" id="r_ab320674c134d643d4fee2eddcf8385d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab320674c134d643d4fee2eddcf8385d3">PWM_CH8_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab320674c134d643d4fee2eddcf8385d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b45c4e06c5d514419b0515836cade7" id="r_ab9b45c4e06c5d514419b0515836cade7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab9b45c4e06c5d514419b0515836cade7">PWM_CH8_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab9b45c4e06c5d514419b0515836cade7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c4eaba81a3dbc1b4dddd7c6db5f151" id="r_a49c4eaba81a3dbc1b4dddd7c6db5f151"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a49c4eaba81a3dbc1b4dddd7c6db5f151">PWM_CH8_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td></tr>
<tr class="separator:a49c4eaba81a3dbc1b4dddd7c6db5f151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e9a0e6f40f5e8aba0fbadcc1107cae" id="r_ab3e9a0e6f40f5e8aba0fbadcc1107cae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab3e9a0e6f40f5e8aba0fbadcc1107cae">PWM_CH8_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab3e9a0e6f40f5e8aba0fbadcc1107cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f46bfce840efd71ff5575c2d67034a" id="r_a75f46bfce840efd71ff5575c2d67034a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75f46bfce840efd71ff5575c2d67034a">PWM_CH9_CC_A_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75f46bfce840efd71ff5575c2d67034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91db803b73147cdef6a1af7eb397e2e9" id="r_a91db803b73147cdef6a1af7eb397e2e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91db803b73147cdef6a1af7eb397e2e9">PWM_CH9_CC_A_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a91db803b73147cdef6a1af7eb397e2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702868ee115d4353c2d4620390a9acd9" id="r_a702868ee115d4353c2d4620390a9acd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a702868ee115d4353c2d4620390a9acd9">PWM_CH9_CC_A_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a702868ee115d4353c2d4620390a9acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b2edf7cce0c0fee5d65abe158700b8" id="r_a92b2edf7cce0c0fee5d65abe158700b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92b2edf7cce0c0fee5d65abe158700b8">PWM_CH9_CC_A_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a92b2edf7cce0c0fee5d65abe158700b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ad61a992025d9522536a201747dd8" id="r_a035ad61a992025d9522536a201747dd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a035ad61a992025d9522536a201747dd8">PWM_CH9_CC_A_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a035ad61a992025d9522536a201747dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83d5a55dcd605fd5381dbc84f4e96b0" id="r_af83d5a55dcd605fd5381dbc84f4e96b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af83d5a55dcd605fd5381dbc84f4e96b0">PWM_CH9_CC_B_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af83d5a55dcd605fd5381dbc84f4e96b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac522048d6b009aa8a8520598d6540540" id="r_ac522048d6b009aa8a8520598d6540540"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac522048d6b009aa8a8520598d6540540">PWM_CH9_CC_B_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ac522048d6b009aa8a8520598d6540540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fc75fe70aca469a359806e7fe37fb1" id="r_ae3fc75fe70aca469a359806e7fe37fb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae3fc75fe70aca469a359806e7fe37fb1">PWM_CH9_CC_B_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae3fc75fe70aca469a359806e7fe37fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eacf1c49ba2523a7528ff15a625485e" id="r_a0eacf1c49ba2523a7528ff15a625485e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0eacf1c49ba2523a7528ff15a625485e">PWM_CH9_CC_B_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0eacf1c49ba2523a7528ff15a625485e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa72622d0dfce3e07b67d33b3a82a11" id="r_aefa72622d0dfce3e07b67d33b3a82a11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aefa72622d0dfce3e07b67d33b3a82a11">PWM_CH9_CC_B_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aefa72622d0dfce3e07b67d33b3a82a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ea258a3fe9d68579021f76a2cde713" id="r_a84ea258a3fe9d68579021f76a2cde713"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a84ea258a3fe9d68579021f76a2cde713">PWM_CH9_CC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a84ea258a3fe9d68579021f76a2cde713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d5b01e4d741d65767b9d1773319345" id="r_a24d5b01e4d741d65767b9d1773319345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a24d5b01e4d741d65767b9d1773319345">PWM_CH9_CC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td></tr>
<tr class="separator:a24d5b01e4d741d65767b9d1773319345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd71b3f07f1663d054ac5f299203aafd" id="r_afd71b3f07f1663d054ac5f299203aafd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afd71b3f07f1663d054ac5f299203aafd">PWM_CH9_CC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afd71b3f07f1663d054ac5f299203aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a5fbeca9c70accfce241f920c0f046" id="r_a49a5fbeca9c70accfce241f920c0f046"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a49a5fbeca9c70accfce241f920c0f046">PWM_CH9_CSR_A_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a49a5fbeca9c70accfce241f920c0f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cce6c6ec9e8323c206fa9bacc074667" id="r_a8cce6c6ec9e8323c206fa9bacc074667"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8cce6c6ec9e8323c206fa9bacc074667">PWM_CH9_CSR_A_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a8cce6c6ec9e8323c206fa9bacc074667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6995dce93407695e7d520f8d7d53ec" id="r_a7a6995dce93407695e7d520f8d7d53ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7a6995dce93407695e7d520f8d7d53ec">PWM_CH9_CSR_A_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7a6995dce93407695e7d520f8d7d53ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c74856dd7d368a440ba3944b3aefa2" id="r_aa9c74856dd7d368a440ba3944b3aefa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa9c74856dd7d368a440ba3944b3aefa2">PWM_CH9_CSR_A_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa9c74856dd7d368a440ba3944b3aefa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6101f826b3c25fc52d06900e646c6f57" id="r_a6101f826b3c25fc52d06900e646c6f57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6101f826b3c25fc52d06900e646c6f57">PWM_CH9_CSR_A_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6101f826b3c25fc52d06900e646c6f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8ff40cc632dd060537896f193fed82" id="r_a8b8ff40cc632dd060537896f193fed82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8b8ff40cc632dd060537896f193fed82">PWM_CH9_CSR_B_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8b8ff40cc632dd060537896f193fed82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13767c4fd5944e3b28e4e0cb192b86d5" id="r_a13767c4fd5944e3b28e4e0cb192b86d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a13767c4fd5944e3b28e4e0cb192b86d5">PWM_CH9_CSR_B_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a13767c4fd5944e3b28e4e0cb192b86d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be45e5fde74298b44d74a11db0cd242" id="r_a9be45e5fde74298b44d74a11db0cd242"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9be45e5fde74298b44d74a11db0cd242">PWM_CH9_CSR_B_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9be45e5fde74298b44d74a11db0cd242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bef31407ea84cb8be12add503fc858" id="r_a32bef31407ea84cb8be12add503fc858"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a32bef31407ea84cb8be12add503fc858">PWM_CH9_CSR_B_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a32bef31407ea84cb8be12add503fc858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db172102f61739e6474798924d3abd0" id="r_a9db172102f61739e6474798924d3abd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9db172102f61739e6474798924d3abd0">PWM_CH9_CSR_B_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9db172102f61739e6474798924d3abd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cd7bda2bb9722a1d01f3d2fa922457" id="r_a57cd7bda2bb9722a1d01f3d2fa922457"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a57cd7bda2bb9722a1d01f3d2fa922457">PWM_CH9_CSR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a57cd7bda2bb9722a1d01f3d2fa922457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5085c83cbb82e651ce80f65b59d33994" id="r_a5085c83cbb82e651ce80f65b59d33994"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5085c83cbb82e651ce80f65b59d33994">PWM_CH9_CSR_DIVMODE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5085c83cbb82e651ce80f65b59d33994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af113789ec60bb243eda77e4ce664bb29" id="r_af113789ec60bb243eda77e4ce664bb29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af113789ec60bb243eda77e4ce664bb29">PWM_CH9_CSR_DIVMODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:af113789ec60bb243eda77e4ce664bb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532eae5e47273df0ffb1ba07aacecaaa" id="r_a532eae5e47273df0ffb1ba07aacecaaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a532eae5e47273df0ffb1ba07aacecaaa">PWM_CH9_CSR_DIVMODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a532eae5e47273df0ffb1ba07aacecaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce8119e417b37d57f2a5dc47815e8eb" id="r_afce8119e417b37d57f2a5dc47815e8eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afce8119e417b37d57f2a5dc47815e8eb">PWM_CH9_CSR_DIVMODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afce8119e417b37d57f2a5dc47815e8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531650840fba6d92436690b553630100" id="r_a531650840fba6d92436690b553630100"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a531650840fba6d92436690b553630100">PWM_CH9_CSR_DIVMODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a531650840fba6d92436690b553630100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9be8c6e9dffc6a9e1d753c8c34e3855" id="r_ad9be8c6e9dffc6a9e1d753c8c34e3855"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9be8c6e9dffc6a9e1d753c8c34e3855">PWM_CH9_CSR_DIVMODE_VALUE_DIV</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad9be8c6e9dffc6a9e1d753c8c34e3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef66aa1b9f9741224057fa94f16f4d30" id="r_aef66aa1b9f9741224057fa94f16f4d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aef66aa1b9f9741224057fa94f16f4d30">PWM_CH9_CSR_DIVMODE_VALUE_FALL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aef66aa1b9f9741224057fa94f16f4d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aae08d60a498f06a6dbba84416ecbb0" id="r_a4aae08d60a498f06a6dbba84416ecbb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4aae08d60a498f06a6dbba84416ecbb0">PWM_CH9_CSR_DIVMODE_VALUE_LEVEL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4aae08d60a498f06a6dbba84416ecbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02ac07c60753bbe22a4ea3aaa84b7ba" id="r_ab02ac07c60753bbe22a4ea3aaa84b7ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab02ac07c60753bbe22a4ea3aaa84b7ba">PWM_CH9_CSR_DIVMODE_VALUE_RISE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ab02ac07c60753bbe22a4ea3aaa84b7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319002f49ed41c03ead260b82293ce84" id="r_a319002f49ed41c03ead260b82293ce84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a319002f49ed41c03ead260b82293ce84">PWM_CH9_CSR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a319002f49ed41c03ead260b82293ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06aab2b2e11de30f5ba48f9152c094c" id="r_aa06aab2b2e11de30f5ba48f9152c094c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa06aab2b2e11de30f5ba48f9152c094c">PWM_CH9_CSR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa06aab2b2e11de30f5ba48f9152c094c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181e48a149790a812709535ad8b67cee" id="r_a181e48a149790a812709535ad8b67cee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a181e48a149790a812709535ad8b67cee">PWM_CH9_CSR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a181e48a149790a812709535ad8b67cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16adadabfd35b05081b3cba27baa18f0" id="r_a16adadabfd35b05081b3cba27baa18f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16adadabfd35b05081b3cba27baa18f0">PWM_CH9_CSR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a16adadabfd35b05081b3cba27baa18f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b7c0c1d19c5536059163681c0b14b9" id="r_a57b7c0c1d19c5536059163681c0b14b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a57b7c0c1d19c5536059163681c0b14b9">PWM_CH9_CSR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a57b7c0c1d19c5536059163681c0b14b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac120273906edb7746e1ec6f7e57f34e0" id="r_ac120273906edb7746e1ec6f7e57f34e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac120273906edb7746e1ec6f7e57f34e0">PWM_CH9_CSR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td></tr>
<tr class="separator:ac120273906edb7746e1ec6f7e57f34e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8235ac95ae700fa7153b8a0a05b02a89" id="r_a8235ac95ae700fa7153b8a0a05b02a89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8235ac95ae700fa7153b8a0a05b02a89">PWM_CH9_CSR_PH_ADV_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a8235ac95ae700fa7153b8a0a05b02a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa28a2f78f74fdfe9f3ba64aea70965" id="r_aefa28a2f78f74fdfe9f3ba64aea70965"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aefa28a2f78f74fdfe9f3ba64aea70965">PWM_CH9_CSR_PH_ADV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aefa28a2f78f74fdfe9f3ba64aea70965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb6f5cbd6e7b23903e53c11dbd892d5" id="r_a6fb6f5cbd6e7b23903e53c11dbd892d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6fb6f5cbd6e7b23903e53c11dbd892d5">PWM_CH9_CSR_PH_ADV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6fb6f5cbd6e7b23903e53c11dbd892d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799cb533005367ba01a02bc82e76758c" id="r_a799cb533005367ba01a02bc82e76758c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a799cb533005367ba01a02bc82e76758c">PWM_CH9_CSR_PH_ADV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a799cb533005367ba01a02bc82e76758c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bf10c0d97bec896e8f0a61613a4e49" id="r_a78bf10c0d97bec896e8f0a61613a4e49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a78bf10c0d97bec896e8f0a61613a4e49">PWM_CH9_CSR_PH_ADV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a78bf10c0d97bec896e8f0a61613a4e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ac1a10c60425c488dde588fb057f5c" id="r_a28ac1a10c60425c488dde588fb057f5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a28ac1a10c60425c488dde588fb057f5c">PWM_CH9_CSR_PH_CORRECT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28ac1a10c60425c488dde588fb057f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6637eaa5835834b4eedf1ccd0ce45b56" id="r_a6637eaa5835834b4eedf1ccd0ce45b56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6637eaa5835834b4eedf1ccd0ce45b56">PWM_CH9_CSR_PH_CORRECT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a6637eaa5835834b4eedf1ccd0ce45b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dea65f91d388b069979c8f41a17173d" id="r_a1dea65f91d388b069979c8f41a17173d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1dea65f91d388b069979c8f41a17173d">PWM_CH9_CSR_PH_CORRECT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1dea65f91d388b069979c8f41a17173d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8ab06ed0134f348b2498d770981ad7" id="r_a1d8ab06ed0134f348b2498d770981ad7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d8ab06ed0134f348b2498d770981ad7">PWM_CH9_CSR_PH_CORRECT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1d8ab06ed0134f348b2498d770981ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac120e2791f89dac0efab6119cb9d844d" id="r_ac120e2791f89dac0efab6119cb9d844d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac120e2791f89dac0efab6119cb9d844d">PWM_CH9_CSR_PH_CORRECT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac120e2791f89dac0efab6119cb9d844d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fa47dbd3c268783e215eba7fdd926f" id="r_a02fa47dbd3c268783e215eba7fdd926f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a02fa47dbd3c268783e215eba7fdd926f">PWM_CH9_CSR_PH_RET_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a02fa47dbd3c268783e215eba7fdd926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7a4430b969a21b6a55cfd3989a1a1f" id="r_a5b7a4430b969a21b6a55cfd3989a1a1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5b7a4430b969a21b6a55cfd3989a1a1f">PWM_CH9_CSR_PH_RET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a5b7a4430b969a21b6a55cfd3989a1a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaeb5d021ab3edea2d398b109a332ebc" id="r_adaeb5d021ab3edea2d398b109a332ebc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adaeb5d021ab3edea2d398b109a332ebc">PWM_CH9_CSR_PH_RET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adaeb5d021ab3edea2d398b109a332ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b074141e2277d71882346d91bcff78" id="r_a85b074141e2277d71882346d91bcff78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a85b074141e2277d71882346d91bcff78">PWM_CH9_CSR_PH_RET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a85b074141e2277d71882346d91bcff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebe63fa6c823a746ffb431527ad7682" id="r_a1ebe63fa6c823a746ffb431527ad7682"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ebe63fa6c823a746ffb431527ad7682">PWM_CH9_CSR_PH_RET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1ebe63fa6c823a746ffb431527ad7682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7082e773bad1a90b19d88b9d64d4e1" id="r_a5d7082e773bad1a90b19d88b9d64d4e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5d7082e773bad1a90b19d88b9d64d4e1">PWM_CH9_CSR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5d7082e773bad1a90b19d88b9d64d4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab520f1c9c0a02eb81127e9a468a23676" id="r_ab520f1c9c0a02eb81127e9a468a23676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab520f1c9c0a02eb81127e9a468a23676">PWM_CH9_CTR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab520f1c9c0a02eb81127e9a468a23676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae888c31146e667f956c407b4b6052a5d" id="r_ae888c31146e667f956c407b4b6052a5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae888c31146e667f956c407b4b6052a5d">PWM_CH9_CTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae888c31146e667f956c407b4b6052a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3a7069617339dc52bf690f87563277" id="r_a3f3a7069617339dc52bf690f87563277"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3f3a7069617339dc52bf690f87563277">PWM_CH9_CTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3f3a7069617339dc52bf690f87563277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54005e6b5f1aac4d4b040ee0407805de" id="r_a54005e6b5f1aac4d4b040ee0407805de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54005e6b5f1aac4d4b040ee0407805de">PWM_CH9_CTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a54005e6b5f1aac4d4b040ee0407805de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753a9429999bd972989aa54a9d7bcd70" id="r_a753a9429999bd972989aa54a9d7bcd70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a753a9429999bd972989aa54a9d7bcd70">PWM_CH9_CTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td></tr>
<tr class="separator:a753a9429999bd972989aa54a9d7bcd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1e6dcf50541a4a81a5505e972fd869" id="r_a0b1e6dcf50541a4a81a5505e972fd869"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b1e6dcf50541a4a81a5505e972fd869">PWM_CH9_CTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0b1e6dcf50541a4a81a5505e972fd869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1e6f7def82df3ea8ce18a79fb5cda0" id="r_abf1e6f7def82df3ea8ce18a79fb5cda0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abf1e6f7def82df3ea8ce18a79fb5cda0">PWM_CH9_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:abf1e6f7def82df3ea8ce18a79fb5cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf64449da1a9f6a8fdc28de49a278be" id="r_aabf64449da1a9f6a8fdc28de49a278be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabf64449da1a9f6a8fdc28de49a278be">PWM_CH9_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aabf64449da1a9f6a8fdc28de49a278be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f48e75a9d29b8c062f8dbe29427d1a" id="r_af2f48e75a9d29b8c062f8dbe29427d1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af2f48e75a9d29b8c062f8dbe29427d1a">PWM_CH9_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:af2f48e75a9d29b8c062f8dbe29427d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1da0585a9071a81c4047b0f88e9674a" id="r_af1da0585a9071a81c4047b0f88e9674a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af1da0585a9071a81c4047b0f88e9674a">PWM_CH9_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af1da0585a9071a81c4047b0f88e9674a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd969306f3863689a2e13c5efafdd15" id="r_acfd969306f3863689a2e13c5efafdd15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acfd969306f3863689a2e13c5efafdd15">PWM_CH9_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acfd969306f3863689a2e13c5efafdd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cbd660c6c60e916421daa198526f43" id="r_aa3cbd660c6c60e916421daa198526f43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3cbd660c6c60e916421daa198526f43">PWM_CH9_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3cbd660c6c60e916421daa198526f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecf7ea201c9a4a6a4a609339577803d" id="r_a1ecf7ea201c9a4a6a4a609339577803d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1ecf7ea201c9a4a6a4a609339577803d">PWM_CH9_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1ecf7ea201c9a4a6a4a609339577803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4664eb574430a22916683f310dec68" id="r_ace4664eb574430a22916683f310dec68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ace4664eb574430a22916683f310dec68">PWM_CH9_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td></tr>
<tr class="separator:ace4664eb574430a22916683f310dec68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003f0bcbae144faaf0d6b56b6b48c74c" id="r_a003f0bcbae144faaf0d6b56b6b48c74c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a003f0bcbae144faaf0d6b56b6b48c74c">PWM_CH9_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a003f0bcbae144faaf0d6b56b6b48c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbd01500cf9d2900a6263c07245ea8b" id="r_a6fbd01500cf9d2900a6263c07245ea8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6fbd01500cf9d2900a6263c07245ea8b">PWM_CH9_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a6fbd01500cf9d2900a6263c07245ea8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644f1b8a241bb22a56b9a0b73c85f26a" id="r_a644f1b8a241bb22a56b9a0b73c85f26a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a644f1b8a241bb22a56b9a0b73c85f26a">PWM_CH9_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a644f1b8a241bb22a56b9a0b73c85f26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6998dccb6a30b0482543512129b5f23f" id="r_a6998dccb6a30b0482543512129b5f23f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6998dccb6a30b0482543512129b5f23f">PWM_CH9_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td></tr>
<tr class="separator:a6998dccb6a30b0482543512129b5f23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad667a7e069e6e590d00a8c6b7c9c472b" id="r_ad667a7e069e6e590d00a8c6b7c9c472b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad667a7e069e6e590d00a8c6b7c9c472b">PWM_CH9_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad667a7e069e6e590d00a8c6b7c9c472b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611fbb807b75304678603caef9241faa" id="r_a611fbb807b75304678603caef9241faa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a611fbb807b75304678603caef9241faa">PWM_CH9_TOP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a611fbb807b75304678603caef9241faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00ba09846d8e6e8ba39734f90b703f0" id="r_ac00ba09846d8e6e8ba39734f90b703f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac00ba09846d8e6e8ba39734f90b703f0">PWM_CH9_TOP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ac00ba09846d8e6e8ba39734f90b703f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef94b6a6dc02575d493cdf732272714" id="r_a9ef94b6a6dc02575d493cdf732272714"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ef94b6a6dc02575d493cdf732272714">PWM_CH9_TOP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9ef94b6a6dc02575d493cdf732272714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6ad1f6da2101d719d70b1502fc8c9b" id="r_a1f6ad1f6da2101d719d70b1502fc8c9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1f6ad1f6da2101d719d70b1502fc8c9b">PWM_CH9_TOP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1f6ad1f6da2101d719d70b1502fc8c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6492343b887f1bc1ba743c9044cb263" id="r_af6492343b887f1bc1ba743c9044cb263"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af6492343b887f1bc1ba743c9044cb263">PWM_CH9_TOP_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td></tr>
<tr class="separator:af6492343b887f1bc1ba743c9044cb263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af930a10df83c3a622a5e9a9cad3b49b5" id="r_af930a10df83c3a622a5e9a9cad3b49b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af930a10df83c3a622a5e9a9cad3b49b5">PWM_CH9_TOP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:af930a10df83c3a622a5e9a9cad3b49b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe469e6e98fc85f9559d355ccfafbf15" id="r_afe469e6e98fc85f9559d355ccfafbf15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe469e6e98fc85f9559d355ccfafbf15">PWM_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:afe469e6e98fc85f9559d355ccfafbf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0191bbca0b6337f9ad1b0ae530f4dcaa" id="r_a0191bbca0b6337f9ad1b0ae530f4dcaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0191bbca0b6337f9ad1b0ae530f4dcaa">PWM_EN_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0191bbca0b6337f9ad1b0ae530f4dcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae134f94cd2216257658ea2d534ceaf62" id="r_ae134f94cd2216257658ea2d534ceaf62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae134f94cd2216257658ea2d534ceaf62">PWM_EN_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae134f94cd2216257658ea2d534ceaf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f55f0a7c49275c3bb1924ac0424b40" id="r_ac0f55f0a7c49275c3bb1924ac0424b40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0f55f0a7c49275c3bb1924ac0424b40">PWM_EN_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac0f55f0a7c49275c3bb1924ac0424b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352fe76df3a238a684b93b9702025d34" id="r_a352fe76df3a238a684b93b9702025d34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a352fe76df3a238a684b93b9702025d34">PWM_EN_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a352fe76df3a238a684b93b9702025d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03baf77ba005ac722767b0d266889bb" id="r_af03baf77ba005ac722767b0d266889bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af03baf77ba005ac722767b0d266889bb">PWM_EN_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af03baf77ba005ac722767b0d266889bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd7480f1f01824536b72fdf4fdbef59" id="r_a1dd7480f1f01824536b72fdf4fdbef59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1dd7480f1f01824536b72fdf4fdbef59">PWM_EN_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1dd7480f1f01824536b72fdf4fdbef59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0614b020b8308c85c219badf1cf78b82" id="r_a0614b020b8308c85c219badf1cf78b82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0614b020b8308c85c219badf1cf78b82">PWM_EN_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a0614b020b8308c85c219badf1cf78b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdfcad14d9917bea2ed6bca7337693e" id="r_affdfcad14d9917bea2ed6bca7337693e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#affdfcad14d9917bea2ed6bca7337693e">PWM_EN_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:affdfcad14d9917bea2ed6bca7337693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d5178ef94fd65f1f17b4e10e287e98" id="r_a27d5178ef94fd65f1f17b4e10e287e98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27d5178ef94fd65f1f17b4e10e287e98">PWM_EN_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a27d5178ef94fd65f1f17b4e10e287e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3c569c09115d94c1d427b72b012302" id="r_a4c3c569c09115d94c1d427b72b012302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c3c569c09115d94c1d427b72b012302">PWM_EN_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4c3c569c09115d94c1d427b72b012302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bb49ddcee37b2eb5277f96785f6099" id="r_ac5bb49ddcee37b2eb5277f96785f6099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac5bb49ddcee37b2eb5277f96785f6099">PWM_EN_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac5bb49ddcee37b2eb5277f96785f6099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27696f6d22e975d5cffcaf4a67644c3b" id="r_a27696f6d22e975d5cffcaf4a67644c3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a27696f6d22e975d5cffcaf4a67644c3b">PWM_EN_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a27696f6d22e975d5cffcaf4a67644c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166f056dcc0399a3b7fc6814f7a649a2" id="r_a166f056dcc0399a3b7fc6814f7a649a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a166f056dcc0399a3b7fc6814f7a649a2">PWM_EN_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a166f056dcc0399a3b7fc6814f7a649a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37ff67fcfc4f6844aa10bf151e062af" id="r_ac37ff67fcfc4f6844aa10bf151e062af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac37ff67fcfc4f6844aa10bf151e062af">PWM_EN_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac37ff67fcfc4f6844aa10bf151e062af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a86e2e7b1395e898f8d4832ab396884" id="r_a0a86e2e7b1395e898f8d4832ab396884"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0a86e2e7b1395e898f8d4832ab396884">PWM_EN_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0a86e2e7b1395e898f8d4832ab396884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486699c684c3fa8f19f0f4a11d320059" id="r_a486699c684c3fa8f19f0f4a11d320059"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a486699c684c3fa8f19f0f4a11d320059">PWM_EN_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a486699c684c3fa8f19f0f4a11d320059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4388105ad084a6cfaf1f1e17c445c83" id="r_ad4388105ad084a6cfaf1f1e17c445c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad4388105ad084a6cfaf1f1e17c445c83">PWM_EN_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad4388105ad084a6cfaf1f1e17c445c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e43e35b21c884cf1d65a8c77ffdd0a9" id="r_a1e43e35b21c884cf1d65a8c77ffdd0a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e43e35b21c884cf1d65a8c77ffdd0a9">PWM_EN_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1e43e35b21c884cf1d65a8c77ffdd0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f64bbed5c77c0e03e610e6199a065d" id="r_a92f64bbed5c77c0e03e610e6199a065d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92f64bbed5c77c0e03e610e6199a065d">PWM_EN_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a92f64bbed5c77c0e03e610e6199a065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5dc4e00117e01b75c38d88506eba974" id="r_ab5dc4e00117e01b75c38d88506eba974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab5dc4e00117e01b75c38d88506eba974">PWM_EN_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5dc4e00117e01b75c38d88506eba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84b0bb7df0af93bda77ca2649dd2a84" id="r_ae84b0bb7df0af93bda77ca2649dd2a84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae84b0bb7df0af93bda77ca2649dd2a84">PWM_EN_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae84b0bb7df0af93bda77ca2649dd2a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9339986392548ba1518df19694c6e880" id="r_a9339986392548ba1518df19694c6e880"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9339986392548ba1518df19694c6e880">PWM_EN_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9339986392548ba1518df19694c6e880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebaa914c24799967b8912d4af4d95b4" id="r_a8ebaa914c24799967b8912d4af4d95b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ebaa914c24799967b8912d4af4d95b4">PWM_EN_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a8ebaa914c24799967b8912d4af4d95b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e1c88510b4b5474ddee369ad7ac0f1" id="r_a10e1c88510b4b5474ddee369ad7ac0f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10e1c88510b4b5474ddee369ad7ac0f1">PWM_EN_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a10e1c88510b4b5474ddee369ad7ac0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bcf51ff038decdab9fa55147f759b4" id="r_a41bcf51ff038decdab9fa55147f759b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a41bcf51ff038decdab9fa55147f759b4">PWM_EN_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a41bcf51ff038decdab9fa55147f759b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53548ef23a87c8179194a464ab54569d" id="r_a53548ef23a87c8179194a464ab54569d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a53548ef23a87c8179194a464ab54569d">PWM_EN_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a53548ef23a87c8179194a464ab54569d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcc8a9d2c9043a9dcd7252fb9ef36e8" id="r_abdcc8a9d2c9043a9dcd7252fb9ef36e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abdcc8a9d2c9043a9dcd7252fb9ef36e8">PWM_EN_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abdcc8a9d2c9043a9dcd7252fb9ef36e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29545204db8f04dec7f4af790f61fb98" id="r_a29545204db8f04dec7f4af790f61fb98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a29545204db8f04dec7f4af790f61fb98">PWM_EN_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a29545204db8f04dec7f4af790f61fb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb10907d268714ee58abf5b5771396d9" id="r_adb10907d268714ee58abf5b5771396d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb10907d268714ee58abf5b5771396d9">PWM_EN_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:adb10907d268714ee58abf5b5771396d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08adc619e862662d471602fd43b321ac" id="r_a08adc619e862662d471602fd43b321ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a08adc619e862662d471602fd43b321ac">PWM_EN_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08adc619e862662d471602fd43b321ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04e969a6016aea1ba0a907ebe51a9ed" id="r_ac04e969a6016aea1ba0a907ebe51a9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac04e969a6016aea1ba0a907ebe51a9ed">PWM_EN_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac04e969a6016aea1ba0a907ebe51a9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f894c8a0e5c2bdb106ed7b52d28ceb" id="r_aa1f894c8a0e5c2bdb106ed7b52d28ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1f894c8a0e5c2bdb106ed7b52d28ceb">PWM_EN_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa1f894c8a0e5c2bdb106ed7b52d28ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f98fb80bde44fbcf23b3445270903" id="r_a420f98fb80bde44fbcf23b3445270903"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a420f98fb80bde44fbcf23b3445270903">PWM_EN_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a420f98fb80bde44fbcf23b3445270903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa931942f314d60f1265323edd7955a" id="r_a0fa931942f314d60f1265323edd7955a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0fa931942f314d60f1265323edd7955a">PWM_EN_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0fa931942f314d60f1265323edd7955a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95227c6ea25b7eb72ef8b5e75c7ff306" id="r_a95227c6ea25b7eb72ef8b5e75c7ff306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95227c6ea25b7eb72ef8b5e75c7ff306">PWM_EN_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a95227c6ea25b7eb72ef8b5e75c7ff306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f90ebd8b04b6297ac431b77a514481" id="r_a54f90ebd8b04b6297ac431b77a514481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a54f90ebd8b04b6297ac431b77a514481">PWM_EN_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a54f90ebd8b04b6297ac431b77a514481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e8b45c9b4ecff5554ea9296fe7ba77" id="r_a99e8b45c9b4ecff5554ea9296fe7ba77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a99e8b45c9b4ecff5554ea9296fe7ba77">PWM_EN_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a99e8b45c9b4ecff5554ea9296fe7ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b311ba9f8ac15071cdc131c2e920e4" id="r_ab2b311ba9f8ac15071cdc131c2e920e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab2b311ba9f8ac15071cdc131c2e920e4">PWM_EN_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab2b311ba9f8ac15071cdc131c2e920e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace98dba19ebc1a1df3301a2b3274590" id="r_aace98dba19ebc1a1df3301a2b3274590"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aace98dba19ebc1a1df3301a2b3274590">PWM_EN_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aace98dba19ebc1a1df3301a2b3274590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76810138e2fb1d1521abcce6319a8e85" id="r_a76810138e2fb1d1521abcce6319a8e85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76810138e2fb1d1521abcce6319a8e85">PWM_EN_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76810138e2fb1d1521abcce6319a8e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ddbf126633d633f8a7d6275b1d2a5b" id="r_a95ddbf126633d633f8a7d6275b1d2a5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95ddbf126633d633f8a7d6275b1d2a5b">PWM_EN_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a95ddbf126633d633f8a7d6275b1d2a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf824660f8ea69507d5f4566bef533f" id="r_aabf824660f8ea69507d5f4566bef533f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aabf824660f8ea69507d5f4566bef533f">PWM_EN_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aabf824660f8ea69507d5f4566bef533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20035ab1fb97bbb9a52df0d493909c1" id="r_aa20035ab1fb97bbb9a52df0d493909c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa20035ab1fb97bbb9a52df0d493909c1">PWM_EN_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa20035ab1fb97bbb9a52df0d493909c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff31601487dfdabf36165b0282c1c12a" id="r_aff31601487dfdabf36165b0282c1c12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff31601487dfdabf36165b0282c1c12a">PWM_EN_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff31601487dfdabf36165b0282c1c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005b20c0337674122431c8b315f9c77d" id="r_a005b20c0337674122431c8b315f9c77d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a005b20c0337674122431c8b315f9c77d">PWM_EN_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a005b20c0337674122431c8b315f9c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4539429d52cff1bf77d000e2d24235e" id="r_ae4539429d52cff1bf77d000e2d24235e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae4539429d52cff1bf77d000e2d24235e">PWM_EN_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4539429d52cff1bf77d000e2d24235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd795cf3b06a25719824f050e5db437" id="r_a2fd795cf3b06a25719824f050e5db437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2fd795cf3b06a25719824f050e5db437">PWM_EN_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2fd795cf3b06a25719824f050e5db437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e6dd740a4966428eeb34cd2d45da10" id="r_ac9e6dd740a4966428eeb34cd2d45da10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac9e6dd740a4966428eeb34cd2d45da10">PWM_EN_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac9e6dd740a4966428eeb34cd2d45da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75096ea71df5cd0c152928bbc68c84e1" id="r_a75096ea71df5cd0c152928bbc68c84e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75096ea71df5cd0c152928bbc68c84e1">PWM_EN_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75096ea71df5cd0c152928bbc68c84e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc273775beaae54aa628981049cb618" id="r_a6dc273775beaae54aa628981049cb618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6dc273775beaae54aa628981049cb618">PWM_EN_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6dc273775beaae54aa628981049cb618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952a0e729b8334ff9a0f0ba7d89c69ea" id="r_a952a0e729b8334ff9a0f0ba7d89c69ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a952a0e729b8334ff9a0f0ba7d89c69ea">PWM_EN_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a952a0e729b8334ff9a0f0ba7d89c69ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6acddc076149c46d45580a83bb3d7b" id="r_a2c6acddc076149c46d45580a83bb3d7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c6acddc076149c46d45580a83bb3d7b">PWM_EN_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2c6acddc076149c46d45580a83bb3d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a4186f75806bdf86c6746b5ea9cc3c" id="r_ae0a4186f75806bdf86c6746b5ea9cc3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae0a4186f75806bdf86c6746b5ea9cc3c">PWM_EN_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae0a4186f75806bdf86c6746b5ea9cc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3c4dd06fb2531960305cf08b635546" id="r_aca3c4dd06fb2531960305cf08b635546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aca3c4dd06fb2531960305cf08b635546">PWM_EN_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aca3c4dd06fb2531960305cf08b635546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d60fcfd873034dcb093ed648d715ae" id="r_a15d60fcfd873034dcb093ed648d715ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15d60fcfd873034dcb093ed648d715ae">PWM_EN_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15d60fcfd873034dcb093ed648d715ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ea01f2d6f272bc9cfcc9dff207cc9c" id="r_a58ea01f2d6f272bc9cfcc9dff207cc9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a58ea01f2d6f272bc9cfcc9dff207cc9c">PWM_EN_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a58ea01f2d6f272bc9cfcc9dff207cc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7688c29950d09ae6df4623b509a929e" id="r_ad7688c29950d09ae6df4623b509a929e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad7688c29950d09ae6df4623b509a929e">PWM_EN_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ad7688c29950d09ae6df4623b509a929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef754254aaa9d1d8878924a29f36945d" id="r_aef754254aaa9d1d8878924a29f36945d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aef754254aaa9d1d8878924a29f36945d">PWM_EN_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aef754254aaa9d1d8878924a29f36945d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd29f011c8006acc94adda3566d36d9" id="r_a0cd29f011c8006acc94adda3566d36d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0cd29f011c8006acc94adda3566d36d9">PWM_EN_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a0cd29f011c8006acc94adda3566d36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80237ccedde286330d63b3bce6bd55c4" id="r_a80237ccedde286330d63b3bce6bd55c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a80237ccedde286330d63b3bce6bd55c4">PWM_EN_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a80237ccedde286330d63b3bce6bd55c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e14c3c78446689be29dacb6a970107a" id="r_a3e14c3c78446689be29dacb6a970107a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3e14c3c78446689be29dacb6a970107a">PWM_EN_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:a3e14c3c78446689be29dacb6a970107a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eecdc90a11cc884c13460ad32deb2b6" id="r_a6eecdc90a11cc884c13460ad32deb2b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6eecdc90a11cc884c13460ad32deb2b6">PWM_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6eecdc90a11cc884c13460ad32deb2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff5dde8100e9390ac41d5b1cf5f3610" id="r_afff5dde8100e9390ac41d5b1cf5f3610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afff5dde8100e9390ac41d5b1cf5f3610">PWM_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:afff5dde8100e9390ac41d5b1cf5f3610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b7490aca78fdd4c8a244288c62c17" id="r_a066b7490aca78fdd4c8a244288c62c17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a066b7490aca78fdd4c8a244288c62c17">PWM_INTR_CH0_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a066b7490aca78fdd4c8a244288c62c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8624b5b2525e1df48b81c93b485917" id="r_a5c8624b5b2525e1df48b81c93b485917"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c8624b5b2525e1df48b81c93b485917">PWM_INTR_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5c8624b5b2525e1df48b81c93b485917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3a2c832a6fbbf6e953ed4b3cee994" id="r_ae2e3a2c832a6fbbf6e953ed4b3cee994"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae2e3a2c832a6fbbf6e953ed4b3cee994">PWM_INTR_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae2e3a2c832a6fbbf6e953ed4b3cee994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81ef496ac0178a0cdcede404051b8a9" id="r_ac81ef496ac0178a0cdcede404051b8a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac81ef496ac0178a0cdcede404051b8a9">PWM_INTR_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac81ef496ac0178a0cdcede404051b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2ccdb4a89274f8c00911857b9d93cb" id="r_afb2ccdb4a89274f8c00911857b9d93cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afb2ccdb4a89274f8c00911857b9d93cb">PWM_INTR_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb2ccdb4a89274f8c00911857b9d93cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac412256fd298630470659e8e8b2e8443" id="r_ac412256fd298630470659e8e8b2e8443"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac412256fd298630470659e8e8b2e8443">PWM_INTR_CH10_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac412256fd298630470659e8e8b2e8443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5285b732dcf7a4ceabd6c82e92ffa7d" id="r_ad5285b732dcf7a4ceabd6c82e92ffa7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5285b732dcf7a4ceabd6c82e92ffa7d">PWM_INTR_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ad5285b732dcf7a4ceabd6c82e92ffa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a85d4ec6635e74f59e651220f4047e" id="r_ac0a85d4ec6635e74f59e651220f4047e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0a85d4ec6635e74f59e651220f4047e">PWM_INTR_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ac0a85d4ec6635e74f59e651220f4047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe887a1d25589b2f5c37ac6265eb2e6e" id="r_afe887a1d25589b2f5c37ac6265eb2e6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe887a1d25589b2f5c37ac6265eb2e6e">PWM_INTR_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afe887a1d25589b2f5c37ac6265eb2e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7c8446f3117e703db52c3ca627e441" id="r_a9d7c8446f3117e703db52c3ca627e441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9d7c8446f3117e703db52c3ca627e441">PWM_INTR_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d7c8446f3117e703db52c3ca627e441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7497c0ba839284016dda387efc1782" id="r_abf7497c0ba839284016dda387efc1782"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abf7497c0ba839284016dda387efc1782">PWM_INTR_CH11_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:abf7497c0ba839284016dda387efc1782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69124772f86e7f9c6e3e8cebab87269f" id="r_a69124772f86e7f9c6e3e8cebab87269f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69124772f86e7f9c6e3e8cebab87269f">PWM_INTR_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a69124772f86e7f9c6e3e8cebab87269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f13bed4ac90cc91630d16f4e53a27e" id="r_ad8f13bed4ac90cc91630d16f4e53a27e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad8f13bed4ac90cc91630d16f4e53a27e">PWM_INTR_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad8f13bed4ac90cc91630d16f4e53a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f4042adea2cf643576f7d5b5a1bd32" id="r_aa5f4042adea2cf643576f7d5b5a1bd32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa5f4042adea2cf643576f7d5b5a1bd32">PWM_INTR_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa5f4042adea2cf643576f7d5b5a1bd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbace4429128f79cdc6331e5d28d30eb" id="r_acbace4429128f79cdc6331e5d28d30eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acbace4429128f79cdc6331e5d28d30eb">PWM_INTR_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbace4429128f79cdc6331e5d28d30eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d080f79bdd87f421f868f313969a94" id="r_a74d080f79bdd87f421f868f313969a94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a74d080f79bdd87f421f868f313969a94">PWM_INTR_CH1_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a74d080f79bdd87f421f868f313969a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33787fc2dd0724122e9b872d2a44d8cd" id="r_a33787fc2dd0724122e9b872d2a44d8cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a33787fc2dd0724122e9b872d2a44d8cd">PWM_INTR_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a33787fc2dd0724122e9b872d2a44d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd01160e1b129a8c23e736be88d27dd" id="r_a1dd01160e1b129a8c23e736be88d27dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1dd01160e1b129a8c23e736be88d27dd">PWM_INTR_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1dd01160e1b129a8c23e736be88d27dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4256f7e75e132fd686cdda035803b4" id="r_a8f4256f7e75e132fd686cdda035803b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8f4256f7e75e132fd686cdda035803b4">PWM_INTR_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8f4256f7e75e132fd686cdda035803b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb62834facae5b1ce6b238f3465d1a6" id="r_a8eb62834facae5b1ce6b238f3465d1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8eb62834facae5b1ce6b238f3465d1a6">PWM_INTR_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8eb62834facae5b1ce6b238f3465d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0056a76460b72974d632ec2686c919b4" id="r_a0056a76460b72974d632ec2686c919b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0056a76460b72974d632ec2686c919b4">PWM_INTR_CH2_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a0056a76460b72974d632ec2686c919b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c75c2843cf197cf4cc4b41cb425d72" id="r_af9c75c2843cf197cf4cc4b41cb425d72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9c75c2843cf197cf4cc4b41cb425d72">PWM_INTR_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:af9c75c2843cf197cf4cc4b41cb425d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db933727e5927eb96ace14dfcf5b2ee" id="r_a1db933727e5927eb96ace14dfcf5b2ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1db933727e5927eb96ace14dfcf5b2ee">PWM_INTR_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1db933727e5927eb96ace14dfcf5b2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48d9d12cd1c7c0a407d3371427ffde1" id="r_ad48d9d12cd1c7c0a407d3371427ffde1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad48d9d12cd1c7c0a407d3371427ffde1">PWM_INTR_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ad48d9d12cd1c7c0a407d3371427ffde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ad2c8862db67c2f686b845708891b9" id="r_a03ad2c8862db67c2f686b845708891b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a03ad2c8862db67c2f686b845708891b9">PWM_INTR_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a03ad2c8862db67c2f686b845708891b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfcc143f2ce47e4d292cc493cb3a05f" id="r_a2dfcc143f2ce47e4d292cc493cb3a05f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2dfcc143f2ce47e4d292cc493cb3a05f">PWM_INTR_CH3_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a2dfcc143f2ce47e4d292cc493cb3a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15daca05d4bbd7cac7ac5b058fef2fb5" id="r_a15daca05d4bbd7cac7ac5b058fef2fb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15daca05d4bbd7cac7ac5b058fef2fb5">PWM_INTR_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a15daca05d4bbd7cac7ac5b058fef2fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa312c07eec495ef8d76b3acb945c48ae" id="r_aa312c07eec495ef8d76b3acb945c48ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa312c07eec495ef8d76b3acb945c48ae">PWM_INTR_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa312c07eec495ef8d76b3acb945c48ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76391be93432bbadf2ff3ea35f7b39ac" id="r_a76391be93432bbadf2ff3ea35f7b39ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76391be93432bbadf2ff3ea35f7b39ac">PWM_INTR_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a76391be93432bbadf2ff3ea35f7b39ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac014bf1b2d18db6a6d644a9d2bfd66c5" id="r_ac014bf1b2d18db6a6d644a9d2bfd66c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac014bf1b2d18db6a6d644a9d2bfd66c5">PWM_INTR_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac014bf1b2d18db6a6d644a9d2bfd66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4307f57e1f34bfddcf4db370844959f3" id="r_a4307f57e1f34bfddcf4db370844959f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4307f57e1f34bfddcf4db370844959f3">PWM_INTR_CH4_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a4307f57e1f34bfddcf4db370844959f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061f2471ef64964c90eef700427bc73b" id="r_a061f2471ef64964c90eef700427bc73b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a061f2471ef64964c90eef700427bc73b">PWM_INTR_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a061f2471ef64964c90eef700427bc73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba8d74c8996b53455a43ef26a29448a" id="r_a9ba8d74c8996b53455a43ef26a29448a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ba8d74c8996b53455a43ef26a29448a">PWM_INTR_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9ba8d74c8996b53455a43ef26a29448a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af565ab74f476c272e90677098c49daf5" id="r_af565ab74f476c272e90677098c49daf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af565ab74f476c272e90677098c49daf5">PWM_INTR_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af565ab74f476c272e90677098c49daf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f9478c3b09ad96ba549cabc0881d3c" id="r_a75f9478c3b09ad96ba549cabc0881d3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75f9478c3b09ad96ba549cabc0881d3c">PWM_INTR_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75f9478c3b09ad96ba549cabc0881d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfeaade2cc5009f23cca075ddabca56f" id="r_acfeaade2cc5009f23cca075ddabca56f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acfeaade2cc5009f23cca075ddabca56f">PWM_INTR_CH5_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:acfeaade2cc5009f23cca075ddabca56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5259b2b9193b94370516229c0b1677c2" id="r_a5259b2b9193b94370516229c0b1677c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5259b2b9193b94370516229c0b1677c2">PWM_INTR_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5259b2b9193b94370516229c0b1677c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e459d632f378849f6b202b7d5bb0e12" id="r_a8e459d632f378849f6b202b7d5bb0e12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e459d632f378849f6b202b7d5bb0e12">PWM_INTR_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8e459d632f378849f6b202b7d5bb0e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50800e395eaeba0924a220f37b4b10fc" id="r_a50800e395eaeba0924a220f37b4b10fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50800e395eaeba0924a220f37b4b10fc">PWM_INTR_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a50800e395eaeba0924a220f37b4b10fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4ae6cf4d4fc6388b6263b5bcebc872" id="r_abc4ae6cf4d4fc6388b6263b5bcebc872"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abc4ae6cf4d4fc6388b6263b5bcebc872">PWM_INTR_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abc4ae6cf4d4fc6388b6263b5bcebc872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0b452cf8d895be1f34a2fdbe0bb489" id="r_a6b0b452cf8d895be1f34a2fdbe0bb489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b0b452cf8d895be1f34a2fdbe0bb489">PWM_INTR_CH6_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a6b0b452cf8d895be1f34a2fdbe0bb489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2b33bd5fd4c3f88cb3c204e8b19bef" id="r_a8e2b33bd5fd4c3f88cb3c204e8b19bef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e2b33bd5fd4c3f88cb3c204e8b19bef">PWM_INTR_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a8e2b33bd5fd4c3f88cb3c204e8b19bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66676a6ed4d942a7eef426b79aa02fda" id="r_a66676a6ed4d942a7eef426b79aa02fda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a66676a6ed4d942a7eef426b79aa02fda">PWM_INTR_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a66676a6ed4d942a7eef426b79aa02fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee89f5deb4a530f43e876cc55532341" id="r_adee89f5deb4a530f43e876cc55532341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adee89f5deb4a530f43e876cc55532341">PWM_INTR_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adee89f5deb4a530f43e876cc55532341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3a7972c2494377f104684a213f8291" id="r_a9d3a7972c2494377f104684a213f8291"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9d3a7972c2494377f104684a213f8291">PWM_INTR_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d3a7972c2494377f104684a213f8291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0edacca55c8df16c06b3ccf878fcbf3" id="r_af0edacca55c8df16c06b3ccf878fcbf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af0edacca55c8df16c06b3ccf878fcbf3">PWM_INTR_CH7_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:af0edacca55c8df16c06b3ccf878fcbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af788c502bba1e2a10cda0ba701bc9253" id="r_af788c502bba1e2a10cda0ba701bc9253"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af788c502bba1e2a10cda0ba701bc9253">PWM_INTR_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af788c502bba1e2a10cda0ba701bc9253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75260afb9083d7180d4020c8b9849740" id="r_a75260afb9083d7180d4020c8b9849740"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75260afb9083d7180d4020c8b9849740">PWM_INTR_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a75260afb9083d7180d4020c8b9849740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c629325bb17830c204c4e5c24575691" id="r_a4c629325bb17830c204c4e5c24575691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4c629325bb17830c204c4e5c24575691">PWM_INTR_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4c629325bb17830c204c4e5c24575691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab9b4232e3c8a1e70c141b5653acc3" id="r_a92ab9b4232e3c8a1e70c141b5653acc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92ab9b4232e3c8a1e70c141b5653acc3">PWM_INTR_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92ab9b4232e3c8a1e70c141b5653acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86a21bd4561fbc04def53bdbc54a841" id="r_ae86a21bd4561fbc04def53bdbc54a841"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae86a21bd4561fbc04def53bdbc54a841">PWM_INTR_CH8_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae86a21bd4561fbc04def53bdbc54a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c763640c9b4c93fc1224848ef8710a9" id="r_a8c763640c9b4c93fc1224848ef8710a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8c763640c9b4c93fc1224848ef8710a9">PWM_INTR_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a8c763640c9b4c93fc1224848ef8710a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbd0abc852ecc22a22978ce8882ceab" id="r_a2dbd0abc852ecc22a22978ce8882ceab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2dbd0abc852ecc22a22978ce8882ceab">PWM_INTR_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2dbd0abc852ecc22a22978ce8882ceab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf92095051b32922025e9b414f66a78" id="r_aaaf92095051b32922025e9b414f66a78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaaf92095051b32922025e9b414f66a78">PWM_INTR_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aaaf92095051b32922025e9b414f66a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad097c7ec19d92b04de5e840986b2a795" id="r_ad097c7ec19d92b04de5e840986b2a795"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad097c7ec19d92b04de5e840986b2a795">PWM_INTR_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad097c7ec19d92b04de5e840986b2a795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885df25c3608e0a2fc3252189782e3fc" id="r_a885df25c3608e0a2fc3252189782e3fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a885df25c3608e0a2fc3252189782e3fc">PWM_INTR_CH9_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a885df25c3608e0a2fc3252189782e3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3016cfc701916a7cdca92c08af00aa73" id="r_a3016cfc701916a7cdca92c08af00aa73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3016cfc701916a7cdca92c08af00aa73">PWM_INTR_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a3016cfc701916a7cdca92c08af00aa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac23b36053775c4d821e8ba69e69314c2" id="r_ac23b36053775c4d821e8ba69e69314c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac23b36053775c4d821e8ba69e69314c2">PWM_INTR_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac23b36053775c4d821e8ba69e69314c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f807d9c98ae4bc157055d2d0397aa07" id="r_a9f807d9c98ae4bc157055d2d0397aa07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f807d9c98ae4bc157055d2d0397aa07">PWM_INTR_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9f807d9c98ae4bc157055d2d0397aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce0e054810b9f2a1c0b1d2f5e6d22de" id="r_a9ce0e054810b9f2a1c0b1d2f5e6d22de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ce0e054810b9f2a1c0b1d2f5e6d22de">PWM_INTR_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ce0e054810b9f2a1c0b1d2f5e6d22de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bff167907c95efd75f0345fb291a717" id="r_a1bff167907c95efd75f0345fb291a717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1bff167907c95efd75f0345fb291a717">PWM_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td></tr>
<tr class="separator:a1bff167907c95efd75f0345fb291a717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b05a06c912632f19bc3da66435264cf" id="r_a3b05a06c912632f19bc3da66435264cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b05a06c912632f19bc3da66435264cf">PWM_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3b05a06c912632f19bc3da66435264cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f52ab012e24239258a9c98083c6fbbf" id="r_a2f52ab012e24239258a9c98083c6fbbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2f52ab012e24239258a9c98083c6fbbf">PWM_IRQ0_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a2f52ab012e24239258a9c98083c6fbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c82b3799f4719daedaafd2af1e410ee" id="r_a6c82b3799f4719daedaafd2af1e410ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6c82b3799f4719daedaafd2af1e410ee">PWM_IRQ0_INTE_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6c82b3799f4719daedaafd2af1e410ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94dbc7526fc3e36a31e08d4a421c1430" id="r_a94dbc7526fc3e36a31e08d4a421c1430"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a94dbc7526fc3e36a31e08d4a421c1430">PWM_IRQ0_INTE_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a94dbc7526fc3e36a31e08d4a421c1430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4101289cfb8a0c5c73b88ffeb1d9a74" id="r_ab4101289cfb8a0c5c73b88ffeb1d9a74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab4101289cfb8a0c5c73b88ffeb1d9a74">PWM_IRQ0_INTE_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab4101289cfb8a0c5c73b88ffeb1d9a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75984c2cbbcd1dfe9ba3952c46603524" id="r_a75984c2cbbcd1dfe9ba3952c46603524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75984c2cbbcd1dfe9ba3952c46603524">PWM_IRQ0_INTE_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a75984c2cbbcd1dfe9ba3952c46603524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad0d35656e6f720bee77490d23ffcb6" id="r_a5ad0d35656e6f720bee77490d23ffcb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5ad0d35656e6f720bee77490d23ffcb6">PWM_IRQ0_INTE_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ad0d35656e6f720bee77490d23ffcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ebfea811b293f895fe026769cd12a8" id="r_a91ebfea811b293f895fe026769cd12a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a91ebfea811b293f895fe026769cd12a8">PWM_IRQ0_INTE_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a91ebfea811b293f895fe026769cd12a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c518b9feb89a6ff4c9ee6f6a30af1b0" id="r_a1c518b9feb89a6ff4c9ee6f6a30af1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1c518b9feb89a6ff4c9ee6f6a30af1b0">PWM_IRQ0_INTE_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a1c518b9feb89a6ff4c9ee6f6a30af1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44af77518bffeec7917895a809fbfced" id="r_a44af77518bffeec7917895a809fbfced"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a44af77518bffeec7917895a809fbfced">PWM_IRQ0_INTE_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a44af77518bffeec7917895a809fbfced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ceba49401506d674f5e0aa0efda306" id="r_a72ceba49401506d674f5e0aa0efda306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72ceba49401506d674f5e0aa0efda306">PWM_IRQ0_INTE_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a72ceba49401506d674f5e0aa0efda306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09fc1039629cc3bffb736732613b56f" id="r_aa09fc1039629cc3bffb736732613b56f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa09fc1039629cc3bffb736732613b56f">PWM_IRQ0_INTE_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa09fc1039629cc3bffb736732613b56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbf12bb3413081af597c4d249226b05" id="r_a7dbf12bb3413081af597c4d249226b05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7dbf12bb3413081af597c4d249226b05">PWM_IRQ0_INTE_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7dbf12bb3413081af597c4d249226b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef246790bdf12c754fcee500db5d4b4f" id="r_aef246790bdf12c754fcee500db5d4b4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aef246790bdf12c754fcee500db5d4b4f">PWM_IRQ0_INTE_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:aef246790bdf12c754fcee500db5d4b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1026fdc97e3467a902620c554715f1f" id="r_aa1026fdc97e3467a902620c554715f1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1026fdc97e3467a902620c554715f1f">PWM_IRQ0_INTE_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa1026fdc97e3467a902620c554715f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f680d3dbf274c2337caf823ac586c2" id="r_ac1f680d3dbf274c2337caf823ac586c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac1f680d3dbf274c2337caf823ac586c2">PWM_IRQ0_INTE_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac1f680d3dbf274c2337caf823ac586c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51f4606c26aae05473f0db830baee3e" id="r_aa51f4606c26aae05473f0db830baee3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa51f4606c26aae05473f0db830baee3e">PWM_IRQ0_INTE_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa51f4606c26aae05473f0db830baee3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af22ca0215f77cfa1f4c37425757260" id="r_a0af22ca0215f77cfa1f4c37425757260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0af22ca0215f77cfa1f4c37425757260">PWM_IRQ0_INTE_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0af22ca0215f77cfa1f4c37425757260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557a6bed50d60e4a8eae6082872ed33e" id="r_a557a6bed50d60e4a8eae6082872ed33e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a557a6bed50d60e4a8eae6082872ed33e">PWM_IRQ0_INTE_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a557a6bed50d60e4a8eae6082872ed33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b44262f6d150311561edb22fec65c5" id="r_a45b44262f6d150311561edb22fec65c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a45b44262f6d150311561edb22fec65c5">PWM_IRQ0_INTE_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a45b44262f6d150311561edb22fec65c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09142bb99724461918c573e0fb46a98" id="r_ab09142bb99724461918c573e0fb46a98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab09142bb99724461918c573e0fb46a98">PWM_IRQ0_INTE_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab09142bb99724461918c573e0fb46a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1d515ca657faa53b1a8cd8d8953951" id="r_a8a1d515ca657faa53b1a8cd8d8953951"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8a1d515ca657faa53b1a8cd8d8953951">PWM_IRQ0_INTE_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8a1d515ca657faa53b1a8cd8d8953951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaf57b4637f3285bce488fb56ae51e" id="r_a7baaf57b4637f3285bce488fb56ae51e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7baaf57b4637f3285bce488fb56ae51e">PWM_IRQ0_INTE_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7baaf57b4637f3285bce488fb56ae51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebf147d09e99ef4256a5a3a63db9e9f" id="r_a9ebf147d09e99ef4256a5a3a63db9e9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ebf147d09e99ef4256a5a3a63db9e9f">PWM_IRQ0_INTE_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9ebf147d09e99ef4256a5a3a63db9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181760a24da33c934ac27959bcd54fa3" id="r_a181760a24da33c934ac27959bcd54fa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a181760a24da33c934ac27959bcd54fa3">PWM_IRQ0_INTE_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a181760a24da33c934ac27959bcd54fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb20748f5357440e0010cb44d604e774" id="r_abb20748f5357440e0010cb44d604e774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abb20748f5357440e0010cb44d604e774">PWM_IRQ0_INTE_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abb20748f5357440e0010cb44d604e774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1583e98c99bf0abf02ba028539026f54" id="r_a1583e98c99bf0abf02ba028539026f54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1583e98c99bf0abf02ba028539026f54">PWM_IRQ0_INTE_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1583e98c99bf0abf02ba028539026f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4950876a871f4ea89f314510bce9ed" id="r_afb4950876a871f4ea89f314510bce9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afb4950876a871f4ea89f314510bce9ed">PWM_IRQ0_INTE_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afb4950876a871f4ea89f314510bce9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7701b244c4695b4d2eadb3a89848ab7c" id="r_a7701b244c4695b4d2eadb3a89848ab7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7701b244c4695b4d2eadb3a89848ab7c">PWM_IRQ0_INTE_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7701b244c4695b4d2eadb3a89848ab7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fe5435a54ec67d24dee19032dc98d7" id="r_a89fe5435a54ec67d24dee19032dc98d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89fe5435a54ec67d24dee19032dc98d7">PWM_IRQ0_INTE_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a89fe5435a54ec67d24dee19032dc98d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b1802bada85921b666303a1a4d1c2c" id="r_aa5b1802bada85921b666303a1a4d1c2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa5b1802bada85921b666303a1a4d1c2c">PWM_IRQ0_INTE_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa5b1802bada85921b666303a1a4d1c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb494b488936680b5fe212750402a1e" id="r_accb494b488936680b5fe212750402a1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#accb494b488936680b5fe212750402a1e">PWM_IRQ0_INTE_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:accb494b488936680b5fe212750402a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74077b0fda57bca6fcd45d27f200710" id="r_aa74077b0fda57bca6fcd45d27f200710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa74077b0fda57bca6fcd45d27f200710">PWM_IRQ0_INTE_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa74077b0fda57bca6fcd45d27f200710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71112f989ac41ea0a9ba8612fb68607" id="r_ac71112f989ac41ea0a9ba8612fb68607"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac71112f989ac41ea0a9ba8612fb68607">PWM_IRQ0_INTE_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ac71112f989ac41ea0a9ba8612fb68607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba32fe8e7a4041bd042d9bb1cf3da101" id="r_aba32fe8e7a4041bd042d9bb1cf3da101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aba32fe8e7a4041bd042d9bb1cf3da101">PWM_IRQ0_INTE_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aba32fe8e7a4041bd042d9bb1cf3da101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e98bbd080aa37ea3f08dcd6b20c6043" id="r_a2e98bbd080aa37ea3f08dcd6b20c6043"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2e98bbd080aa37ea3f08dcd6b20c6043">PWM_IRQ0_INTE_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2e98bbd080aa37ea3f08dcd6b20c6043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9831888ef61b366b389328bfa2c494" id="r_a0c9831888ef61b366b389328bfa2c494"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c9831888ef61b366b389328bfa2c494">PWM_IRQ0_INTE_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0c9831888ef61b366b389328bfa2c494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8aa3535a325f228b82039d84e55639" id="r_afe8aa3535a325f228b82039d84e55639"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe8aa3535a325f228b82039d84e55639">PWM_IRQ0_INTE_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afe8aa3535a325f228b82039d84e55639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994ba6e8f337dba363057d457e5eb9f4" id="r_a994ba6e8f337dba363057d457e5eb9f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a994ba6e8f337dba363057d457e5eb9f4">PWM_IRQ0_INTE_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a994ba6e8f337dba363057d457e5eb9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf85c6c1339e4e09018e891d1fc816b4" id="r_abf85c6c1339e4e09018e891d1fc816b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abf85c6c1339e4e09018e891d1fc816b4">PWM_IRQ0_INTE_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:abf85c6c1339e4e09018e891d1fc816b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03768cda4d3e5e3f3831d5fb7aa7b0bc" id="r_a03768cda4d3e5e3f3831d5fb7aa7b0bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a03768cda4d3e5e3f3831d5fb7aa7b0bc">PWM_IRQ0_INTE_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a03768cda4d3e5e3f3831d5fb7aa7b0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c55d89ebb9981a1a693c853dbb5579" id="r_a49c55d89ebb9981a1a693c853dbb5579"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a49c55d89ebb9981a1a693c853dbb5579">PWM_IRQ0_INTE_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49c55d89ebb9981a1a693c853dbb5579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d37d7eecabfd38a73bcf1d2d6a3a810" id="r_a3d37d7eecabfd38a73bcf1d2d6a3a810"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d37d7eecabfd38a73bcf1d2d6a3a810">PWM_IRQ0_INTE_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d37d7eecabfd38a73bcf1d2d6a3a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a9c9041d85e0ffeb7270af9a96ae76" id="r_aa3a9c9041d85e0ffeb7270af9a96ae76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3a9c9041d85e0ffeb7270af9a96ae76">PWM_IRQ0_INTE_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aa3a9c9041d85e0ffeb7270af9a96ae76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff5b432370643120cac277d7bc402c5" id="r_a9ff5b432370643120cac277d7bc402c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9ff5b432370643120cac277d7bc402c5">PWM_IRQ0_INTE_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9ff5b432370643120cac277d7bc402c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd803aa7afdc1972aabc02deb6ef24f" id="r_a7bd803aa7afdc1972aabc02deb6ef24f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7bd803aa7afdc1972aabc02deb6ef24f">PWM_IRQ0_INTE_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7bd803aa7afdc1972aabc02deb6ef24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8b8d22aa7fa7e9608244d4037c6616" id="r_a2d8b8d22aa7fa7e9608244d4037c6616"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2d8b8d22aa7fa7e9608244d4037c6616">PWM_IRQ0_INTE_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2d8b8d22aa7fa7e9608244d4037c6616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fbee4f3b1dec7089ff1edda3c1c585" id="r_af9fbee4f3b1dec7089ff1edda3c1c585"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9fbee4f3b1dec7089ff1edda3c1c585">PWM_IRQ0_INTE_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9fbee4f3b1dec7089ff1edda3c1c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4790eb38f556d6a9adfc2f053b816d" id="r_a2b4790eb38f556d6a9adfc2f053b816d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b4790eb38f556d6a9adfc2f053b816d">PWM_IRQ0_INTE_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2b4790eb38f556d6a9adfc2f053b816d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519e76150f002b25d0de230763ba8f44" id="r_a519e76150f002b25d0de230763ba8f44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a519e76150f002b25d0de230763ba8f44">PWM_IRQ0_INTE_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a519e76150f002b25d0de230763ba8f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb3fd46b810c66709421d7010d7efc5" id="r_a3cb3fd46b810c66709421d7010d7efc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3cb3fd46b810c66709421d7010d7efc5">PWM_IRQ0_INTE_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3cb3fd46b810c66709421d7010d7efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757b2caeb4a4eab74bad7246ec5161aa" id="r_a757b2caeb4a4eab74bad7246ec5161aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a757b2caeb4a4eab74bad7246ec5161aa">PWM_IRQ0_INTE_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a757b2caeb4a4eab74bad7246ec5161aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaaa04429d50f6265f4d25ba9db558cc" id="r_abaaa04429d50f6265f4d25ba9db558cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abaaa04429d50f6265f4d25ba9db558cc">PWM_IRQ0_INTE_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abaaa04429d50f6265f4d25ba9db558cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8222684e4bbf7da3802ecfcbe91425e4" id="r_a8222684e4bbf7da3802ecfcbe91425e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8222684e4bbf7da3802ecfcbe91425e4">PWM_IRQ0_INTE_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a8222684e4bbf7da3802ecfcbe91425e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630b4fb96ff40a94135e88baa26963ee" id="r_a630b4fb96ff40a94135e88baa26963ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a630b4fb96ff40a94135e88baa26963ee">PWM_IRQ0_INTE_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a630b4fb96ff40a94135e88baa26963ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9491043f4ad4f25960b3620f8b68a46e" id="r_a9491043f4ad4f25960b3620f8b68a46e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9491043f4ad4f25960b3620f8b68a46e">PWM_IRQ0_INTE_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9491043f4ad4f25960b3620f8b68a46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad068c0e64ef630ea73a784c67d03022f" id="r_ad068c0e64ef630ea73a784c67d03022f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad068c0e64ef630ea73a784c67d03022f">PWM_IRQ0_INTE_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad068c0e64ef630ea73a784c67d03022f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322ca0bea0ea39595aabde3fcec91b6b" id="r_a322ca0bea0ea39595aabde3fcec91b6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a322ca0bea0ea39595aabde3fcec91b6b">PWM_IRQ0_INTE_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a322ca0bea0ea39595aabde3fcec91b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5200a4dbbf00e941b935527927eb0b" id="r_a2c5200a4dbbf00e941b935527927eb0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c5200a4dbbf00e941b935527927eb0b">PWM_IRQ0_INTE_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a2c5200a4dbbf00e941b935527927eb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68aa42cd5d89f57710f30185c413975" id="r_af68aa42cd5d89f57710f30185c413975"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af68aa42cd5d89f57710f30185c413975">PWM_IRQ0_INTE_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:af68aa42cd5d89f57710f30185c413975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727f7944b55207c3d7e07bb02f141241" id="r_a727f7944b55207c3d7e07bb02f141241"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a727f7944b55207c3d7e07bb02f141241">PWM_IRQ0_INTE_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a727f7944b55207c3d7e07bb02f141241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3990c2e25b8702a5bc6c603bfe9f542c" id="r_a3990c2e25b8702a5bc6c603bfe9f542c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3990c2e25b8702a5bc6c603bfe9f542c">PWM_IRQ0_INTE_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3990c2e25b8702a5bc6c603bfe9f542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f550ffa83ca997a5f2783011ea5bd4" id="r_a69f550ffa83ca997a5f2783011ea5bd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a69f550ffa83ca997a5f2783011ea5bd4">PWM_IRQ0_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td></tr>
<tr class="separator:a69f550ffa83ca997a5f2783011ea5bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb2755c4d726c41897971369bb00861" id="r_a3fb2755c4d726c41897971369bb00861"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3fb2755c4d726c41897971369bb00861">PWM_IRQ0_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3fb2755c4d726c41897971369bb00861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb93e3d64273c3816e61498c0413288" id="r_afcb93e3d64273c3816e61498c0413288"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afcb93e3d64273c3816e61498c0413288">PWM_IRQ0_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:afcb93e3d64273c3816e61498c0413288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e4c4ec272505003e31d962d5fa09ff" id="r_a87e4c4ec272505003e31d962d5fa09ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a87e4c4ec272505003e31d962d5fa09ff">PWM_IRQ0_INTF_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a87e4c4ec272505003e31d962d5fa09ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c8916e1cfaf65383879769a4d6963b" id="r_a89c8916e1cfaf65383879769a4d6963b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a89c8916e1cfaf65383879769a4d6963b">PWM_IRQ0_INTF_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a89c8916e1cfaf65383879769a4d6963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133f6b0b4909fcfbe479dfa829ccd9aa" id="r_a133f6b0b4909fcfbe479dfa829ccd9aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a133f6b0b4909fcfbe479dfa829ccd9aa">PWM_IRQ0_INTF_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a133f6b0b4909fcfbe479dfa829ccd9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5137e1b94d5652f7c9a67555195ee62b" id="r_a5137e1b94d5652f7c9a67555195ee62b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5137e1b94d5652f7c9a67555195ee62b">PWM_IRQ0_INTF_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5137e1b94d5652f7c9a67555195ee62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f27e2bf503f82237ed30c767f979bb" id="r_a42f27e2bf503f82237ed30c767f979bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a42f27e2bf503f82237ed30c767f979bb">PWM_IRQ0_INTF_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42f27e2bf503f82237ed30c767f979bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14be876cd7c02bc374acc542fc4aff" id="r_aee14be876cd7c02bc374acc542fc4aff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee14be876cd7c02bc374acc542fc4aff">PWM_IRQ0_INTF_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aee14be876cd7c02bc374acc542fc4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7904a24772c297d525a4824d89720f7b" id="r_a7904a24772c297d525a4824d89720f7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7904a24772c297d525a4824d89720f7b">PWM_IRQ0_INTF_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a7904a24772c297d525a4824d89720f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb7eb43d2b049fdd0d6b55d57b75bfc" id="r_a1cb7eb43d2b049fdd0d6b55d57b75bfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1cb7eb43d2b049fdd0d6b55d57b75bfc">PWM_IRQ0_INTF_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a1cb7eb43d2b049fdd0d6b55d57b75bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7486737f0fd47e12a26dc88cbbec56" id="r_a0c7486737f0fd47e12a26dc88cbbec56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c7486737f0fd47e12a26dc88cbbec56">PWM_IRQ0_INTF_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0c7486737f0fd47e12a26dc88cbbec56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bacde6f81b62a04b6373c4df579b3f9" id="r_a5bacde6f81b62a04b6373c4df579b3f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5bacde6f81b62a04b6373c4df579b3f9">PWM_IRQ0_INTF_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5bacde6f81b62a04b6373c4df579b3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975839c68ebc1806fea1a3d4704e4f14" id="r_a975839c68ebc1806fea1a3d4704e4f14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a975839c68ebc1806fea1a3d4704e4f14">PWM_IRQ0_INTF_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a975839c68ebc1806fea1a3d4704e4f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f9dc2e615408ffe86651c40b15e78d" id="r_a24f9dc2e615408ffe86651c40b15e78d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a24f9dc2e615408ffe86651c40b15e78d">PWM_IRQ0_INTF_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a24f9dc2e615408ffe86651c40b15e78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a71c6ba4f85e730325f1ef49ea14d6" id="r_a10a71c6ba4f85e730325f1ef49ea14d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a10a71c6ba4f85e730325f1ef49ea14d6">PWM_IRQ0_INTF_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a10a71c6ba4f85e730325f1ef49ea14d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d5a4f2e18b2876b966fdf11609e36e" id="r_a92d5a4f2e18b2876b966fdf11609e36e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a92d5a4f2e18b2876b966fdf11609e36e">PWM_IRQ0_INTF_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a92d5a4f2e18b2876b966fdf11609e36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa908b579a47056852fc63471714d1f2f" id="r_aa908b579a47056852fc63471714d1f2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa908b579a47056852fc63471714d1f2f">PWM_IRQ0_INTF_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa908b579a47056852fc63471714d1f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6096d94bacba90804d3eddb26be79523" id="r_a6096d94bacba90804d3eddb26be79523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6096d94bacba90804d3eddb26be79523">PWM_IRQ0_INTF_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6096d94bacba90804d3eddb26be79523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182d18ff23dc321018c89981ce38cf2b" id="r_a182d18ff23dc321018c89981ce38cf2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a182d18ff23dc321018c89981ce38cf2b">PWM_IRQ0_INTF_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a182d18ff23dc321018c89981ce38cf2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f8f32bff9890d83558400d6ebac2e5" id="r_a94f8f32bff9890d83558400d6ebac2e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a94f8f32bff9890d83558400d6ebac2e5">PWM_IRQ0_INTF_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a94f8f32bff9890d83558400d6ebac2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af736013091b888be19ec2a0ecca57d14" id="r_af736013091b888be19ec2a0ecca57d14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af736013091b888be19ec2a0ecca57d14">PWM_IRQ0_INTF_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af736013091b888be19ec2a0ecca57d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe786b0fa88df83b1330726615dc0853" id="r_afe786b0fa88df83b1330726615dc0853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe786b0fa88df83b1330726615dc0853">PWM_IRQ0_INTF_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe786b0fa88df83b1330726615dc0853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3fdfafcd5246e6d1811fd1dac5476f3" id="r_ac3fdfafcd5246e6d1811fd1dac5476f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac3fdfafcd5246e6d1811fd1dac5476f3">PWM_IRQ0_INTF_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac3fdfafcd5246e6d1811fd1dac5476f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecc138bd476bc161d329190718f0bc4" id="r_a7ecc138bd476bc161d329190718f0bc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7ecc138bd476bc161d329190718f0bc4">PWM_IRQ0_INTF_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a7ecc138bd476bc161d329190718f0bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab983d07dd329026da8805d2601971ca2" id="r_ab983d07dd329026da8805d2601971ca2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab983d07dd329026da8805d2601971ca2">PWM_IRQ0_INTF_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab983d07dd329026da8805d2601971ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1472f882cc590ef882474169912e36" id="r_a5c1472f882cc590ef882474169912e36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5c1472f882cc590ef882474169912e36">PWM_IRQ0_INTF_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5c1472f882cc590ef882474169912e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719741d70fbe2a2d0c28d3659896241c" id="r_a719741d70fbe2a2d0c28d3659896241c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a719741d70fbe2a2d0c28d3659896241c">PWM_IRQ0_INTF_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a719741d70fbe2a2d0c28d3659896241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0f10226752ff2d17ce8514f5a0c6d0" id="r_a1e0f10226752ff2d17ce8514f5a0c6d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e0f10226752ff2d17ce8514f5a0c6d0">PWM_IRQ0_INTF_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1e0f10226752ff2d17ce8514f5a0c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3f9a1e0706605a3db339b553bb9c55" id="r_a1c3f9a1e0706605a3db339b553bb9c55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1c3f9a1e0706605a3db339b553bb9c55">PWM_IRQ0_INTF_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a1c3f9a1e0706605a3db339b553bb9c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e1c84b290876bd3b412c104ce4fc62" id="r_a21e1c84b290876bd3b412c104ce4fc62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a21e1c84b290876bd3b412c104ce4fc62">PWM_IRQ0_INTF_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a21e1c84b290876bd3b412c104ce4fc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d18a98c1ca073a51190f378bf9006ab" id="r_a3d18a98c1ca073a51190f378bf9006ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d18a98c1ca073a51190f378bf9006ab">PWM_IRQ0_INTF_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3d18a98c1ca073a51190f378bf9006ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ba8bec1474b04be13e3117b3cac629" id="r_a95ba8bec1474b04be13e3117b3cac629"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95ba8bec1474b04be13e3117b3cac629">PWM_IRQ0_INTF_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a95ba8bec1474b04be13e3117b3cac629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2872fa8d28986f90584582d66e74af7" id="r_af2872fa8d28986f90584582d66e74af7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af2872fa8d28986f90584582d66e74af7">PWM_IRQ0_INTF_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af2872fa8d28986f90584582d66e74af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb45b8d77172f1971143fcfc806ba91" id="r_a7eb45b8d77172f1971143fcfc806ba91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7eb45b8d77172f1971143fcfc806ba91">PWM_IRQ0_INTF_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a7eb45b8d77172f1971143fcfc806ba91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a3994536e95ccf82d47987d77539c1" id="r_a96a3994536e95ccf82d47987d77539c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a96a3994536e95ccf82d47987d77539c1">PWM_IRQ0_INTF_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a96a3994536e95ccf82d47987d77539c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa08b09a8fa30334715257190ba47d92" id="r_afa08b09a8fa30334715257190ba47d92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afa08b09a8fa30334715257190ba47d92">PWM_IRQ0_INTF_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afa08b09a8fa30334715257190ba47d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc98fc201d5737ca6fd461776e61366" id="r_a9cc98fc201d5737ca6fd461776e61366"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9cc98fc201d5737ca6fd461776e61366">PWM_IRQ0_INTF_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9cc98fc201d5737ca6fd461776e61366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac373f84136f9da0e7eec3b25f016886" id="r_aac373f84136f9da0e7eec3b25f016886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac373f84136f9da0e7eec3b25f016886">PWM_IRQ0_INTF_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aac373f84136f9da0e7eec3b25f016886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896d14cee9d10c8320a6928cfe8b60c0" id="r_a896d14cee9d10c8320a6928cfe8b60c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a896d14cee9d10c8320a6928cfe8b60c0">PWM_IRQ0_INTF_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a896d14cee9d10c8320a6928cfe8b60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9425c0498dc3ce3f31880ed88f8eccc" id="r_ad9425c0498dc3ce3f31880ed88f8eccc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad9425c0498dc3ce3f31880ed88f8eccc">PWM_IRQ0_INTF_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad9425c0498dc3ce3f31880ed88f8eccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722c03c1f7e0761a3d8c1fbc7a602d69" id="r_a722c03c1f7e0761a3d8c1fbc7a602d69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a722c03c1f7e0761a3d8c1fbc7a602d69">PWM_IRQ0_INTF_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a722c03c1f7e0761a3d8c1fbc7a602d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b268e424c11bc135052441be2da3e44" id="r_a1b268e424c11bc135052441be2da3e44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1b268e424c11bc135052441be2da3e44">PWM_IRQ0_INTF_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1b268e424c11bc135052441be2da3e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a21902ea308d4e307edf4846148a688" id="r_a8a21902ea308d4e307edf4846148a688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8a21902ea308d4e307edf4846148a688">PWM_IRQ0_INTF_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a21902ea308d4e307edf4846148a688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d3e48cafaaa28964fcc5f0db1a0af2" id="r_a98d3e48cafaaa28964fcc5f0db1a0af2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a98d3e48cafaaa28964fcc5f0db1a0af2">PWM_IRQ0_INTF_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a98d3e48cafaaa28964fcc5f0db1a0af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff34e82239f66262704b1fe6063a4573" id="r_aff34e82239f66262704b1fe6063a4573"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aff34e82239f66262704b1fe6063a4573">PWM_IRQ0_INTF_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff34e82239f66262704b1fe6063a4573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71241e4695b1024a111be35192f162fb" id="r_a71241e4695b1024a111be35192f162fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a71241e4695b1024a111be35192f162fb">PWM_IRQ0_INTF_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a71241e4695b1024a111be35192f162fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d7b3ff02cba5c8194bfbd1031ea7e7" id="r_a38d7b3ff02cba5c8194bfbd1031ea7e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38d7b3ff02cba5c8194bfbd1031ea7e7">PWM_IRQ0_INTF_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a38d7b3ff02cba5c8194bfbd1031ea7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec9da4fbc6357836f1babc81103ffeb" id="r_aeec9da4fbc6357836f1babc81103ffeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeec9da4fbc6357836f1babc81103ffeb">PWM_IRQ0_INTF_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeec9da4fbc6357836f1babc81103ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e42827745947c5ac58c92d61797f32" id="r_a30e42827745947c5ac58c92d61797f32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a30e42827745947c5ac58c92d61797f32">PWM_IRQ0_INTF_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a30e42827745947c5ac58c92d61797f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af118105cde5a147f3bf58adc856433e1" id="r_af118105cde5a147f3bf58adc856433e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af118105cde5a147f3bf58adc856433e1">PWM_IRQ0_INTF_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:af118105cde5a147f3bf58adc856433e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e909c3abc82b2ec4b39ffff78f1ab07" id="r_a0e909c3abc82b2ec4b39ffff78f1ab07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e909c3abc82b2ec4b39ffff78f1ab07">PWM_IRQ0_INTF_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a0e909c3abc82b2ec4b39ffff78f1ab07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4b22fc5b3727fc02e6a0e57f7b8aed" id="r_a0c4b22fc5b3727fc02e6a0e57f7b8aed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c4b22fc5b3727fc02e6a0e57f7b8aed">PWM_IRQ0_INTF_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0c4b22fc5b3727fc02e6a0e57f7b8aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79f4d5d069aae7383692e7707471105" id="r_ab79f4d5d069aae7383692e7707471105"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab79f4d5d069aae7383692e7707471105">PWM_IRQ0_INTF_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab79f4d5d069aae7383692e7707471105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8327dc9a3dbb0e97650d81e60613168d" id="r_a8327dc9a3dbb0e97650d81e60613168d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8327dc9a3dbb0e97650d81e60613168d">PWM_IRQ0_INTF_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a8327dc9a3dbb0e97650d81e60613168d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ff1c946fd91a3e313f415e27200d40" id="r_a23ff1c946fd91a3e313f415e27200d40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a23ff1c946fd91a3e313f415e27200d40">PWM_IRQ0_INTF_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a23ff1c946fd91a3e313f415e27200d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e51d5d21912985a6bb3d299305578cf" id="r_a6e51d5d21912985a6bb3d299305578cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6e51d5d21912985a6bb3d299305578cf">PWM_IRQ0_INTF_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6e51d5d21912985a6bb3d299305578cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac679599115d99db53068c9e6999966b3" id="r_ac679599115d99db53068c9e6999966b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac679599115d99db53068c9e6999966b3">PWM_IRQ0_INTF_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac679599115d99db53068c9e6999966b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f144e6b2b959f02502f72ba563e23ed" id="r_a9f144e6b2b959f02502f72ba563e23ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9f144e6b2b959f02502f72ba563e23ed">PWM_IRQ0_INTF_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9f144e6b2b959f02502f72ba563e23ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84adc87c92398ce379380cf1cc7d4557" id="r_a84adc87c92398ce379380cf1cc7d4557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a84adc87c92398ce379380cf1cc7d4557">PWM_IRQ0_INTF_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a84adc87c92398ce379380cf1cc7d4557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cf46e2609f5d78160f26e905ef34e8" id="r_af4cf46e2609f5d78160f26e905ef34e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af4cf46e2609f5d78160f26e905ef34e8">PWM_IRQ0_INTF_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:af4cf46e2609f5d78160f26e905ef34e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016828dc4db9656d24a77a2a5d216095" id="r_a016828dc4db9656d24a77a2a5d216095"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a016828dc4db9656d24a77a2a5d216095">PWM_IRQ0_INTF_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a016828dc4db9656d24a77a2a5d216095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af165fa235ff9a45d06491b224434b75f" id="r_af165fa235ff9a45d06491b224434b75f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af165fa235ff9a45d06491b224434b75f">PWM_IRQ0_INTF_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af165fa235ff9a45d06491b224434b75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01712a31015cf640884b06b0f2244fe" id="r_ad01712a31015cf640884b06b0f2244fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad01712a31015cf640884b06b0f2244fe">PWM_IRQ0_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td></tr>
<tr class="separator:ad01712a31015cf640884b06b0f2244fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3757410c38fbd523f64c05dd9c0a2ed6" id="r_a3757410c38fbd523f64c05dd9c0a2ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3757410c38fbd523f64c05dd9c0a2ed6">PWM_IRQ0_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3757410c38fbd523f64c05dd9c0a2ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df22ee2c3fd605238a0dfdfa82c8d0f" id="r_a9df22ee2c3fd605238a0dfdfa82c8d0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9df22ee2c3fd605238a0dfdfa82c8d0f">PWM_IRQ0_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a9df22ee2c3fd605238a0dfdfa82c8d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935731fe4e20b046107cfe1d92edca0d" id="r_a935731fe4e20b046107cfe1d92edca0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a935731fe4e20b046107cfe1d92edca0d">PWM_IRQ0_INTS_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a935731fe4e20b046107cfe1d92edca0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bde6eca637af68c02e42577442b758" id="r_a95bde6eca637af68c02e42577442b758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a95bde6eca637af68c02e42577442b758">PWM_IRQ0_INTS_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a95bde6eca637af68c02e42577442b758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53aea1c5609f86c052ba1b767075c31" id="r_ac53aea1c5609f86c052ba1b767075c31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac53aea1c5609f86c052ba1b767075c31">PWM_IRQ0_INTS_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac53aea1c5609f86c052ba1b767075c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51476c312bf5bd0fde7976aab0d7e236" id="r_a51476c312bf5bd0fde7976aab0d7e236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a51476c312bf5bd0fde7976aab0d7e236">PWM_IRQ0_INTS_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a51476c312bf5bd0fde7976aab0d7e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae65b866205e988601a88cf47ca26cc0" id="r_aae65b866205e988601a88cf47ca26cc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aae65b866205e988601a88cf47ca26cc0">PWM_IRQ0_INTS_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae65b866205e988601a88cf47ca26cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ea1c9652ec218b301a43f5f27042c9" id="r_a51ea1c9652ec218b301a43f5f27042c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a51ea1c9652ec218b301a43f5f27042c9">PWM_IRQ0_INTS_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a51ea1c9652ec218b301a43f5f27042c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80356dd3ef762c3d9fea44b81313f7f" id="r_ad80356dd3ef762c3d9fea44b81313f7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad80356dd3ef762c3d9fea44b81313f7f">PWM_IRQ0_INTS_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ad80356dd3ef762c3d9fea44b81313f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf490b9ccc090bfbe41c02fa4fe02425" id="r_acf490b9ccc090bfbe41c02fa4fe02425"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf490b9ccc090bfbe41c02fa4fe02425">PWM_IRQ0_INTS_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:acf490b9ccc090bfbe41c02fa4fe02425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef99a99a40e472fd91e41a552ddb266" id="r_a5ef99a99a40e472fd91e41a552ddb266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5ef99a99a40e472fd91e41a552ddb266">PWM_IRQ0_INTS_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a5ef99a99a40e472fd91e41a552ddb266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c88ca0ab18251d93c5ecb1b4f14e2c" id="r_a64c88ca0ab18251d93c5ecb1b4f14e2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a64c88ca0ab18251d93c5ecb1b4f14e2c">PWM_IRQ0_INTS_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a64c88ca0ab18251d93c5ecb1b4f14e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16372589471367cff241880bd52349c6" id="r_a16372589471367cff241880bd52349c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a16372589471367cff241880bd52349c6">PWM_IRQ0_INTS_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a16372589471367cff241880bd52349c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4dc6296c958f57b0ceabb86c520efe" id="r_a7e4dc6296c958f57b0ceabb86c520efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7e4dc6296c958f57b0ceabb86c520efe">PWM_IRQ0_INTS_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a7e4dc6296c958f57b0ceabb86c520efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c36770a319f7ed6a6a2261d033d52c9" id="r_a0c36770a319f7ed6a6a2261d033d52c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c36770a319f7ed6a6a2261d033d52c9">PWM_IRQ0_INTS_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a0c36770a319f7ed6a6a2261d033d52c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bfaa145ddeb65641b7bf5e907dd25d" id="r_a12bfaa145ddeb65641b7bf5e907dd25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12bfaa145ddeb65641b7bf5e907dd25d">PWM_IRQ0_INTS_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a12bfaa145ddeb65641b7bf5e907dd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff5fb729a820dc359399b17e428c0a2" id="r_aeff5fb729a820dc359399b17e428c0a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeff5fb729a820dc359399b17e428c0a2">PWM_IRQ0_INTS_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeff5fb729a820dc359399b17e428c0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4edd9b38df178bbb4549e2b56b1c83" id="r_a4b4edd9b38df178bbb4549e2b56b1c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4b4edd9b38df178bbb4549e2b56b1c83">PWM_IRQ0_INTS_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4b4edd9b38df178bbb4549e2b56b1c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3de59116451bd70bbe207ef2b081a6" id="r_a0c3de59116451bd70bbe207ef2b081a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c3de59116451bd70bbe207ef2b081a6">PWM_IRQ0_INTS_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a0c3de59116451bd70bbe207ef2b081a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561112d5570b4913c3541eb87b2eb30a" id="r_a561112d5570b4913c3541eb87b2eb30a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a561112d5570b4913c3541eb87b2eb30a">PWM_IRQ0_INTS_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a561112d5570b4913c3541eb87b2eb30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1641c4e19eddd1a97d91afe75c60995a" id="r_a1641c4e19eddd1a97d91afe75c60995a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1641c4e19eddd1a97d91afe75c60995a">PWM_IRQ0_INTS_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1641c4e19eddd1a97d91afe75c60995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cb1acfbbe400ac8a09f48c2f2c5ed6" id="r_ad2cb1acfbbe400ac8a09f48c2f2c5ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad2cb1acfbbe400ac8a09f48c2f2c5ed6">PWM_IRQ0_INTS_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad2cb1acfbbe400ac8a09f48c2f2c5ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321882f1623946797ae083b163d37451" id="r_a321882f1623946797ae083b163d37451"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a321882f1623946797ae083b163d37451">PWM_IRQ0_INTS_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a321882f1623946797ae083b163d37451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5068ac8f064874bbb68efee87f6b6976" id="r_a5068ac8f064874bbb68efee87f6b6976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5068ac8f064874bbb68efee87f6b6976">PWM_IRQ0_INTS_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a5068ac8f064874bbb68efee87f6b6976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcd5b2fb69ef929367efb7eb32b60a0" id="r_a4dcd5b2fb69ef929367efb7eb32b60a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4dcd5b2fb69ef929367efb7eb32b60a0">PWM_IRQ0_INTS_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4dcd5b2fb69ef929367efb7eb32b60a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0776e65519697fe0eef1e76f487a7d0" id="r_ac0776e65519697fe0eef1e76f487a7d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac0776e65519697fe0eef1e76f487a7d0">PWM_IRQ0_INTS_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac0776e65519697fe0eef1e76f487a7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1e9758645a5989b5449bf4fa486e9d" id="r_a0a1e9758645a5989b5449bf4fa486e9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0a1e9758645a5989b5449bf4fa486e9d">PWM_IRQ0_INTS_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0a1e9758645a5989b5449bf4fa486e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22eeb4bdc3de288ebf2bdffb46416066" id="r_a22eeb4bdc3de288ebf2bdffb46416066"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22eeb4bdc3de288ebf2bdffb46416066">PWM_IRQ0_INTS_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a22eeb4bdc3de288ebf2bdffb46416066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5983634503b0fab0cc36305cba8f0ad" id="r_ad5983634503b0fab0cc36305cba8f0ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5983634503b0fab0cc36305cba8f0ad">PWM_IRQ0_INTS_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad5983634503b0fab0cc36305cba8f0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fadc228ffe44a824754f299966e58e4" id="r_a7fadc228ffe44a824754f299966e58e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7fadc228ffe44a824754f299966e58e4">PWM_IRQ0_INTS_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7fadc228ffe44a824754f299966e58e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fc13d298075143a4882db781e480cc" id="r_a76fc13d298075143a4882db781e480cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76fc13d298075143a4882db781e480cc">PWM_IRQ0_INTS_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a76fc13d298075143a4882db781e480cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd9360a03b01ee00d8635055111063b" id="r_abdd9360a03b01ee00d8635055111063b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abdd9360a03b01ee00d8635055111063b">PWM_IRQ0_INTS_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abdd9360a03b01ee00d8635055111063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bec9566f5d21fece0aefe4b3077804c" id="r_a4bec9566f5d21fece0aefe4b3077804c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4bec9566f5d21fece0aefe4b3077804c">PWM_IRQ0_INTS_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4bec9566f5d21fece0aefe4b3077804c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c366e45906674724242e9e5bdb5245b" id="r_a3c366e45906674724242e9e5bdb5245b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3c366e45906674724242e9e5bdb5245b">PWM_IRQ0_INTS_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a3c366e45906674724242e9e5bdb5245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688ce9305259d1ca02178ccbb09fd99c" id="r_a688ce9305259d1ca02178ccbb09fd99c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a688ce9305259d1ca02178ccbb09fd99c">PWM_IRQ0_INTS_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a688ce9305259d1ca02178ccbb09fd99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9c57ae413954ac92f280a74dbe2be2" id="r_a8e9c57ae413954ac92f280a74dbe2be2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8e9c57ae413954ac92f280a74dbe2be2">PWM_IRQ0_INTS_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8e9c57ae413954ac92f280a74dbe2be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20124c9b7755ec67901b7ed562b550bd" id="r_a20124c9b7755ec67901b7ed562b550bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a20124c9b7755ec67901b7ed562b550bd">PWM_IRQ0_INTS_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20124c9b7755ec67901b7ed562b550bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a8a26d5a60bb2282eb8920f0a0ecd6" id="r_a59a8a26d5a60bb2282eb8920f0a0ecd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a59a8a26d5a60bb2282eb8920f0a0ecd6">PWM_IRQ0_INTS_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a59a8a26d5a60bb2282eb8920f0a0ecd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1824c917050308b6bddc9dfc7079696f" id="r_a1824c917050308b6bddc9dfc7079696f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1824c917050308b6bddc9dfc7079696f">PWM_IRQ0_INTS_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a1824c917050308b6bddc9dfc7079696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794edca0575195d50241d1204edde2fd" id="r_a794edca0575195d50241d1204edde2fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a794edca0575195d50241d1204edde2fd">PWM_IRQ0_INTS_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a794edca0575195d50241d1204edde2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c6863705f0483cc2e752891554eb48" id="r_ad5c6863705f0483cc2e752891554eb48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad5c6863705f0483cc2e752891554eb48">PWM_IRQ0_INTS_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad5c6863705f0483cc2e752891554eb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c6638be81f35fe3bfca6cb6819b1ea" id="r_a43c6638be81f35fe3bfca6cb6819b1ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a43c6638be81f35fe3bfca6cb6819b1ea">PWM_IRQ0_INTS_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43c6638be81f35fe3bfca6cb6819b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a014dd668b6903368fd3eaa26a0e7c8" id="r_a9a014dd668b6903368fd3eaa26a0e7c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9a014dd668b6903368fd3eaa26a0e7c8">PWM_IRQ0_INTS_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9a014dd668b6903368fd3eaa26a0e7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0bc94355721b75ed34dc7dd441fbc9" id="r_acd0bc94355721b75ed34dc7dd441fbc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acd0bc94355721b75ed34dc7dd441fbc9">PWM_IRQ0_INTS_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:acd0bc94355721b75ed34dc7dd441fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79e2476d0283cdcd16b79dc4b2cc0b9" id="r_af79e2476d0283cdcd16b79dc4b2cc0b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af79e2476d0283cdcd16b79dc4b2cc0b9">PWM_IRQ0_INTS_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af79e2476d0283cdcd16b79dc4b2cc0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c25b8561f52b8125a21f21431ef18e" id="r_aa1c25b8561f52b8125a21f21431ef18e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa1c25b8561f52b8125a21f21431ef18e">PWM_IRQ0_INTS_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa1c25b8561f52b8125a21f21431ef18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a713c543504648c9c836041c7015c7" id="r_a71a713c543504648c9c836041c7015c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a71a713c543504648c9c836041c7015c7">PWM_IRQ0_INTS_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71a713c543504648c9c836041c7015c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c49b8c09ce8e60beed27cc5893f1b5f" id="r_a8c49b8c09ce8e60beed27cc5893f1b5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8c49b8c09ce8e60beed27cc5893f1b5f">PWM_IRQ0_INTS_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8c49b8c09ce8e60beed27cc5893f1b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab766a7a0a30775f65dfb6cf09051c3" id="r_acab766a7a0a30775f65dfb6cf09051c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acab766a7a0a30775f65dfb6cf09051c3">PWM_IRQ0_INTS_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:acab766a7a0a30775f65dfb6cf09051c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c32b043d7729f4582f06fb865119fd" id="r_ac7c32b043d7729f4582f06fb865119fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7c32b043d7729f4582f06fb865119fd">PWM_IRQ0_INTS_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac7c32b043d7729f4582f06fb865119fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c5bf02d8815dc85dfe83adc89211a6" id="r_ac7c5bf02d8815dc85dfe83adc89211a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7c5bf02d8815dc85dfe83adc89211a6">PWM_IRQ0_INTS_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac7c5bf02d8815dc85dfe83adc89211a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3173933e09c651b96e31d594a1de58b" id="r_aa3173933e09c651b96e31d594a1de58b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa3173933e09c651b96e31d594a1de58b">PWM_IRQ0_INTS_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3173933e09c651b96e31d594a1de58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eb46763ffefa5e7b670dbffec33548" id="r_af7eb46763ffefa5e7b670dbffec33548"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af7eb46763ffefa5e7b670dbffec33548">PWM_IRQ0_INTS_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af7eb46763ffefa5e7b670dbffec33548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1c1281f7dd5e8cc970a22539950d43" id="r_abb1c1281f7dd5e8cc970a22539950d43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abb1c1281f7dd5e8cc970a22539950d43">PWM_IRQ0_INTS_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:abb1c1281f7dd5e8cc970a22539950d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0ad6ba860d39f7261730da7f60c42c" id="r_a7f0ad6ba860d39f7261730da7f60c42c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7f0ad6ba860d39f7261730da7f60c42c">PWM_IRQ0_INTS_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7f0ad6ba860d39f7261730da7f60c42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8ecd3685622c3d9c39da52eb066c3a" id="r_a7b8ecd3685622c3d9c39da52eb066c3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7b8ecd3685622c3d9c39da52eb066c3a">PWM_IRQ0_INTS_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7b8ecd3685622c3d9c39da52eb066c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68ecd9beb87c440c264a6286d97211a" id="r_aa68ecd9beb87c440c264a6286d97211a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa68ecd9beb87c440c264a6286d97211a">PWM_IRQ0_INTS_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa68ecd9beb87c440c264a6286d97211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb2f43fb54d2874f7593d7b90dbbf84" id="r_a7cb2f43fb54d2874f7593d7b90dbbf84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7cb2f43fb54d2874f7593d7b90dbbf84">PWM_IRQ0_INTS_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7cb2f43fb54d2874f7593d7b90dbbf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62606fefefb9cf0f291a2ee8174bb7a4" id="r_a62606fefefb9cf0f291a2ee8174bb7a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a62606fefefb9cf0f291a2ee8174bb7a4">PWM_IRQ0_INTS_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a62606fefefb9cf0f291a2ee8174bb7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2a0fc60f2aafa32ab6f00a1ed5986c" id="r_a7b2a0fc60f2aafa32ab6f00a1ed5986c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7b2a0fc60f2aafa32ab6f00a1ed5986c">PWM_IRQ0_INTS_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a7b2a0fc60f2aafa32ab6f00a1ed5986c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98b2e70630b3298aa0514ef18acbb34" id="r_aa98b2e70630b3298aa0514ef18acbb34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa98b2e70630b3298aa0514ef18acbb34">PWM_IRQ0_INTS_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aa98b2e70630b3298aa0514ef18acbb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5c2a4a21cd8aad265cd95ae40d5168" id="r_a0f5c2a4a21cd8aad265cd95ae40d5168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0f5c2a4a21cd8aad265cd95ae40d5168">PWM_IRQ0_INTS_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0f5c2a4a21cd8aad265cd95ae40d5168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36af2b0da5087b5146919248bdc7b36a" id="r_a36af2b0da5087b5146919248bdc7b36a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a36af2b0da5087b5146919248bdc7b36a">PWM_IRQ0_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a36af2b0da5087b5146919248bdc7b36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d124a3bf1114320ac6ab6f56f81aa4" id="r_a76d124a3bf1114320ac6ab6f56f81aa4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a76d124a3bf1114320ac6ab6f56f81aa4">PWM_IRQ0_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a76d124a3bf1114320ac6ab6f56f81aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c3d3b27faff892913d5a8a714b3db" id="r_ae87c3d3b27faff892913d5a8a714b3db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae87c3d3b27faff892913d5a8a714b3db">PWM_IRQ1_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:ae87c3d3b27faff892913d5a8a714b3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9641c0e902b159eff1ab5e2c21c18715" id="r_a9641c0e902b159eff1ab5e2c21c18715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9641c0e902b159eff1ab5e2c21c18715">PWM_IRQ1_INTE_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9641c0e902b159eff1ab5e2c21c18715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a76e2c99eaa30da10fa89b553df1ef" id="r_ac6a76e2c99eaa30da10fa89b553df1ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac6a76e2c99eaa30da10fa89b553df1ef">PWM_IRQ1_INTE_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac6a76e2c99eaa30da10fa89b553df1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5053b610867805c7f9640b72e44053" id="r_a6d5053b610867805c7f9640b72e44053"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6d5053b610867805c7f9640b72e44053">PWM_IRQ1_INTE_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6d5053b610867805c7f9640b72e44053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59597ac07b2fabf0b88aed642b20b99" id="r_ab59597ac07b2fabf0b88aed642b20b99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab59597ac07b2fabf0b88aed642b20b99">PWM_IRQ1_INTE_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab59597ac07b2fabf0b88aed642b20b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c4a25395b33baf2bdaebce2c0fa592" id="r_a15c4a25395b33baf2bdaebce2c0fa592"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15c4a25395b33baf2bdaebce2c0fa592">PWM_IRQ1_INTE_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15c4a25395b33baf2bdaebce2c0fa592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99eee2471403fa4b19b2e433ac54ff6" id="r_ac99eee2471403fa4b19b2e433ac54ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac99eee2471403fa4b19b2e433ac54ff6">PWM_IRQ1_INTE_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac99eee2471403fa4b19b2e433ac54ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe26a3bc9ca52f19d71b9a6301cff75" id="r_a7fe26a3bc9ca52f19d71b9a6301cff75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7fe26a3bc9ca52f19d71b9a6301cff75">PWM_IRQ1_INTE_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a7fe26a3bc9ca52f19d71b9a6301cff75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcfed3b1a1675578f7c7b2fe9932cbe" id="r_aafcfed3b1a1675578f7c7b2fe9932cbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aafcfed3b1a1675578f7c7b2fe9932cbe">PWM_IRQ1_INTE_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aafcfed3b1a1675578f7c7b2fe9932cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2d7f661b7135b87f06a9e440ce344e" id="r_a0f2d7f661b7135b87f06a9e440ce344e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0f2d7f661b7135b87f06a9e440ce344e">PWM_IRQ1_INTE_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0f2d7f661b7135b87f06a9e440ce344e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fc975f9d8b0c6515d4b419fbd5560e" id="r_a56fc975f9d8b0c6515d4b419fbd5560e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a56fc975f9d8b0c6515d4b419fbd5560e">PWM_IRQ1_INTE_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a56fc975f9d8b0c6515d4b419fbd5560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947c59f527e1ac88e251c24323b0e810" id="r_a947c59f527e1ac88e251c24323b0e810"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a947c59f527e1ac88e251c24323b0e810">PWM_IRQ1_INTE_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a947c59f527e1ac88e251c24323b0e810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45118cf648c51931b6f14b09dba6453" id="r_ab45118cf648c51931b6f14b09dba6453"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab45118cf648c51931b6f14b09dba6453">PWM_IRQ1_INTE_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ab45118cf648c51931b6f14b09dba6453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460927028795533a019c5a48aa0e3456" id="r_a460927028795533a019c5a48aa0e3456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a460927028795533a019c5a48aa0e3456">PWM_IRQ1_INTE_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a460927028795533a019c5a48aa0e3456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5cfb5313486bd915832811dbcdfb2e" id="r_acc5cfb5313486bd915832811dbcdfb2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acc5cfb5313486bd915832811dbcdfb2e">PWM_IRQ1_INTE_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:acc5cfb5313486bd915832811dbcdfb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a43aa996cfdb565378a987627b999a" id="r_a38a43aa996cfdb565378a987627b999a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38a43aa996cfdb565378a987627b999a">PWM_IRQ1_INTE_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a38a43aa996cfdb565378a987627b999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b94360188c849ce7c7c6a6f748a4072" id="r_a2b94360188c849ce7c7c6a6f748a4072"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b94360188c849ce7c7c6a6f748a4072">PWM_IRQ1_INTE_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b94360188c849ce7c7c6a6f748a4072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce98ea7746dbd7186e1a3e17b7b62bf" id="r_a8ce98ea7746dbd7186e1a3e17b7b62bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8ce98ea7746dbd7186e1a3e17b7b62bf">PWM_IRQ1_INTE_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8ce98ea7746dbd7186e1a3e17b7b62bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21031b99da1839f62e150cd8833e0da9" id="r_a21031b99da1839f62e150cd8833e0da9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a21031b99da1839f62e150cd8833e0da9">PWM_IRQ1_INTE_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a21031b99da1839f62e150cd8833e0da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03bff1cd847db5eded8590f29fb6777" id="r_ac03bff1cd847db5eded8590f29fb6777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac03bff1cd847db5eded8590f29fb6777">PWM_IRQ1_INTE_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac03bff1cd847db5eded8590f29fb6777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ad78a2a71032175b10cedc52ffbb8c" id="r_a17ad78a2a71032175b10cedc52ffbb8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a17ad78a2a71032175b10cedc52ffbb8c">PWM_IRQ1_INTE_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a17ad78a2a71032175b10cedc52ffbb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003bc06b0c986cd8f47ca0c6f5473b61" id="r_a003bc06b0c986cd8f47ca0c6f5473b61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a003bc06b0c986cd8f47ca0c6f5473b61">PWM_IRQ1_INTE_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a003bc06b0c986cd8f47ca0c6f5473b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe061d5f13fc6bbec5e71c473fb7d750" id="r_afe061d5f13fc6bbec5e71c473fb7d750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#afe061d5f13fc6bbec5e71c473fb7d750">PWM_IRQ1_INTE_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:afe061d5f13fc6bbec5e71c473fb7d750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cbe8cfba5accbb05fb1c4748de4095" id="r_ab6cbe8cfba5accbb05fb1c4748de4095"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab6cbe8cfba5accbb05fb1c4748de4095">PWM_IRQ1_INTE_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab6cbe8cfba5accbb05fb1c4748de4095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ed6ea1d834c9454c9fd8266c9fba76" id="r_a15ed6ea1d834c9454c9fd8266c9fba76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15ed6ea1d834c9454c9fd8266c9fba76">PWM_IRQ1_INTE_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a15ed6ea1d834c9454c9fd8266c9fba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e53f6c357845f9716026d861b3ed69" id="r_ad3e53f6c357845f9716026d861b3ed69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad3e53f6c357845f9716026d861b3ed69">PWM_IRQ1_INTE_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad3e53f6c357845f9716026d861b3ed69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e63b1e93649fb424424cee563764b2" id="r_ae3e63b1e93649fb424424cee563764b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae3e63b1e93649fb424424cee563764b2">PWM_IRQ1_INTE_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae3e63b1e93649fb424424cee563764b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94f998174d9a25bcfbeaeb700410c1e" id="r_ac94f998174d9a25bcfbeaeb700410c1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac94f998174d9a25bcfbeaeb700410c1e">PWM_IRQ1_INTE_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ac94f998174d9a25bcfbeaeb700410c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb2019c41f49ab0f45dbecc31e3e0a0" id="r_acdb2019c41f49ab0f45dbecc31e3e0a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acdb2019c41f49ab0f45dbecc31e3e0a0">PWM_IRQ1_INTE_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acdb2019c41f49ab0f45dbecc31e3e0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132c5f39bb6a8adbe0910b09b8c27b78" id="r_a132c5f39bb6a8adbe0910b09b8c27b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a132c5f39bb6a8adbe0910b09b8c27b78">PWM_IRQ1_INTE_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a132c5f39bb6a8adbe0910b09b8c27b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4e4844e70a3f7be962c79af09dbdc8" id="r_a1e4e4844e70a3f7be962c79af09dbdc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1e4e4844e70a3f7be962c79af09dbdc8">PWM_IRQ1_INTE_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1e4e4844e70a3f7be962c79af09dbdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63fca05998b8ac636c36b2495aa8b0d" id="r_af63fca05998b8ac636c36b2495aa8b0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af63fca05998b8ac636c36b2495aa8b0d">PWM_IRQ1_INTE_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af63fca05998b8ac636c36b2495aa8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5426fcbe4a89e675204ad79d2cc3d262" id="r_a5426fcbe4a89e675204ad79d2cc3d262"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5426fcbe4a89e675204ad79d2cc3d262">PWM_IRQ1_INTE_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5426fcbe4a89e675204ad79d2cc3d262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab290b0e36e3e6162e395336c44e4394f" id="r_ab290b0e36e3e6162e395336c44e4394f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab290b0e36e3e6162e395336c44e4394f">PWM_IRQ1_INTE_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab290b0e36e3e6162e395336c44e4394f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac613d62da151ea414c8dd68cd35cd7c0" id="r_ac613d62da151ea414c8dd68cd35cd7c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac613d62da151ea414c8dd68cd35cd7c0">PWM_IRQ1_INTE_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac613d62da151ea414c8dd68cd35cd7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1394f19db3e5063540cf28536c223e48" id="r_a1394f19db3e5063540cf28536c223e48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1394f19db3e5063540cf28536c223e48">PWM_IRQ1_INTE_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1394f19db3e5063540cf28536c223e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4223e111d523ba93e221c5e285ee7bcb" id="r_a4223e111d523ba93e221c5e285ee7bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4223e111d523ba93e221c5e285ee7bcb">PWM_IRQ1_INTE_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4223e111d523ba93e221c5e285ee7bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a9e96d3a690d82aeeb2497e7725ede" id="r_a22a9e96d3a690d82aeeb2497e7725ede"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a22a9e96d3a690d82aeeb2497e7725ede">PWM_IRQ1_INTE_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a22a9e96d3a690d82aeeb2497e7725ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0172403890f4b2ec1269b4137b41269" id="r_af0172403890f4b2ec1269b4137b41269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af0172403890f4b2ec1269b4137b41269">PWM_IRQ1_INTE_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af0172403890f4b2ec1269b4137b41269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615e8b459e396bb7976b0640ad2068ed" id="r_a615e8b459e396bb7976b0640ad2068ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a615e8b459e396bb7976b0640ad2068ed">PWM_IRQ1_INTE_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a615e8b459e396bb7976b0640ad2068ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210743b61e97299a35a9fe4b984e0606" id="r_a210743b61e97299a35a9fe4b984e0606"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a210743b61e97299a35a9fe4b984e0606">PWM_IRQ1_INTE_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a210743b61e97299a35a9fe4b984e0606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767e7d6a2d31681bd48520f0451d8525" id="r_a767e7d6a2d31681bd48520f0451d8525"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a767e7d6a2d31681bd48520f0451d8525">PWM_IRQ1_INTE_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a767e7d6a2d31681bd48520f0451d8525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ddbb11798495ca26d19744b92343b6" id="r_a46ddbb11798495ca26d19744b92343b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a46ddbb11798495ca26d19744b92343b6">PWM_IRQ1_INTE_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a46ddbb11798495ca26d19744b92343b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cbd7bcaf7b730763e320f2503e58a5" id="r_a34cbd7bcaf7b730763e320f2503e58a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a34cbd7bcaf7b730763e320f2503e58a5">PWM_IRQ1_INTE_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a34cbd7bcaf7b730763e320f2503e58a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75feddb8acab027bef25f95cf575cbb8" id="r_a75feddb8acab027bef25f95cf575cbb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a75feddb8acab027bef25f95cf575cbb8">PWM_IRQ1_INTE_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a75feddb8acab027bef25f95cf575cbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d0a0856ccc8ee152da38e6b5e5274e" id="r_ab8d0a0856ccc8ee152da38e6b5e5274e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab8d0a0856ccc8ee152da38e6b5e5274e">PWM_IRQ1_INTE_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab8d0a0856ccc8ee152da38e6b5e5274e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e942867f343d846e3be5976d93728e4" id="r_a0e942867f343d846e3be5976d93728e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0e942867f343d846e3be5976d93728e4">PWM_IRQ1_INTE_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0e942867f343d846e3be5976d93728e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4c2ab40e696689bcf181b91a1927ab" id="r_a9d4c2ab40e696689bcf181b91a1927ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9d4c2ab40e696689bcf181b91a1927ab">PWM_IRQ1_INTE_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9d4c2ab40e696689bcf181b91a1927ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057bb54b2bb0f05f0930a0d6a779f094" id="r_a057bb54b2bb0f05f0930a0d6a779f094"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a057bb54b2bb0f05f0930a0d6a779f094">PWM_IRQ1_INTE_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a057bb54b2bb0f05f0930a0d6a779f094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aec67f9561725065de23daabe6e87a6" id="r_a2aec67f9561725065de23daabe6e87a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2aec67f9561725065de23daabe6e87a6">PWM_IRQ1_INTE_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a2aec67f9561725065de23daabe6e87a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c00721dd7f2ab495ce1bae3e106c2e" id="r_ae7c00721dd7f2ab495ce1bae3e106c2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae7c00721dd7f2ab495ce1bae3e106c2e">PWM_IRQ1_INTE_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae7c00721dd7f2ab495ce1bae3e106c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4535ce5780cb8491250697036dcd4cf5" id="r_a4535ce5780cb8491250697036dcd4cf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4535ce5780cb8491250697036dcd4cf5">PWM_IRQ1_INTE_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4535ce5780cb8491250697036dcd4cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93598b943ddf69167ea71c31c2225d39" id="r_a93598b943ddf69167ea71c31c2225d39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a93598b943ddf69167ea71c31c2225d39">PWM_IRQ1_INTE_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a93598b943ddf69167ea71c31c2225d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ca65f153fffd59b93919f7a84b0879" id="r_af3ca65f153fffd59b93919f7a84b0879"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af3ca65f153fffd59b93919f7a84b0879">PWM_IRQ1_INTE_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af3ca65f153fffd59b93919f7a84b0879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0884710f3661a1253c658ca2256b106a" id="r_a0884710f3661a1253c658ca2256b106a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0884710f3661a1253c658ca2256b106a">PWM_IRQ1_INTE_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a0884710f3661a1253c658ca2256b106a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ff517ff6e7fe80139f66988683f357" id="r_a49ff517ff6e7fe80139f66988683f357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a49ff517ff6e7fe80139f66988683f357">PWM_IRQ1_INTE_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49ff517ff6e7fe80139f66988683f357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0704e7986cdff55c69e473a2f5d43c35" id="r_a0704e7986cdff55c69e473a2f5d43c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0704e7986cdff55c69e473a2f5d43c35">PWM_IRQ1_INTE_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0704e7986cdff55c69e473a2f5d43c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae993597b9ccad69c2df79cd255f0a9ae" id="r_ae993597b9ccad69c2df79cd255f0a9ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae993597b9ccad69c2df79cd255f0a9ae">PWM_IRQ1_INTE_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ae993597b9ccad69c2df79cd255f0a9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d82192ed7182e1105cd8b59af89fb5e" id="r_a1d82192ed7182e1105cd8b59af89fb5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1d82192ed7182e1105cd8b59af89fb5e">PWM_IRQ1_INTE_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a1d82192ed7182e1105cd8b59af89fb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fae8d810cd8be91b8e52714122666f" id="r_a39fae8d810cd8be91b8e52714122666f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a39fae8d810cd8be91b8e52714122666f">PWM_IRQ1_INTE_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a39fae8d810cd8be91b8e52714122666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55916884f1a4ff37e2f41a0c52dde70" id="r_af55916884f1a4ff37e2f41a0c52dde70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af55916884f1a4ff37e2f41a0c52dde70">PWM_IRQ1_INTE_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af55916884f1a4ff37e2f41a0c52dde70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac040bba7903528e54db136eb906ee8be" id="r_ac040bba7903528e54db136eb906ee8be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac040bba7903528e54db136eb906ee8be">PWM_IRQ1_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000104)</td></tr>
<tr class="separator:ac040bba7903528e54db136eb906ee8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df782a1429aece4ea971ed65cb6c190" id="r_a0df782a1429aece4ea971ed65cb6c190"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0df782a1429aece4ea971ed65cb6c190">PWM_IRQ1_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0df782a1429aece4ea971ed65cb6c190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c75b83165cc7cfd0f847f4d80ba6a95" id="r_a2c75b83165cc7cfd0f847f4d80ba6a95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2c75b83165cc7cfd0f847f4d80ba6a95">PWM_IRQ1_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a2c75b83165cc7cfd0f847f4d80ba6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa8729aba025cac016e6581304f52ef" id="r_a0fa8729aba025cac016e6581304f52ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0fa8729aba025cac016e6581304f52ef">PWM_IRQ1_INTF_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0fa8729aba025cac016e6581304f52ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc864a6419d5e009b361a75175e8551b" id="r_adc864a6419d5e009b361a75175e8551b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc864a6419d5e009b361a75175e8551b">PWM_IRQ1_INTF_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:adc864a6419d5e009b361a75175e8551b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9013081cb79b205e22d45e26f351ff9a" id="r_a9013081cb79b205e22d45e26f351ff9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9013081cb79b205e22d45e26f351ff9a">PWM_IRQ1_INTF_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9013081cb79b205e22d45e26f351ff9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae826ff52acc1291b5d8768706b1393ff" id="r_ae826ff52acc1291b5d8768706b1393ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae826ff52acc1291b5d8768706b1393ff">PWM_IRQ1_INTF_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae826ff52acc1291b5d8768706b1393ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa28616c0e6383567712ab98e6622d67" id="r_aaa28616c0e6383567712ab98e6622d67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaa28616c0e6383567712ab98e6622d67">PWM_IRQ1_INTF_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaa28616c0e6383567712ab98e6622d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa059987f9cca37d37a1d1e861796745c" id="r_aa059987f9cca37d37a1d1e861796745c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa059987f9cca37d37a1d1e861796745c">PWM_IRQ1_INTF_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa059987f9cca37d37a1d1e861796745c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d054e25859b2577660902bdbaba76ac" id="r_a3d054e25859b2577660902bdbaba76ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d054e25859b2577660902bdbaba76ac">PWM_IRQ1_INTF_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a3d054e25859b2577660902bdbaba76ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226e419ace89dba3a5f29914e1891fe2" id="r_a226e419ace89dba3a5f29914e1891fe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a226e419ace89dba3a5f29914e1891fe2">PWM_IRQ1_INTF_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a226e419ace89dba3a5f29914e1891fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0917dfcd93fb22adc16ab81a81fb8187" id="r_a0917dfcd93fb22adc16ab81a81fb8187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0917dfcd93fb22adc16ab81a81fb8187">PWM_IRQ1_INTF_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0917dfcd93fb22adc16ab81a81fb8187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a4797ba0d660bad386f0609bf59098" id="r_a15a4797ba0d660bad386f0609bf59098"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15a4797ba0d660bad386f0609bf59098">PWM_IRQ1_INTF_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15a4797ba0d660bad386f0609bf59098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436d518fae38e68a90ab35ed2fc1d91d" id="r_a436d518fae38e68a90ab35ed2fc1d91d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a436d518fae38e68a90ab35ed2fc1d91d">PWM_IRQ1_INTF_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a436d518fae38e68a90ab35ed2fc1d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c798c25344d3529925e6962c8ba189c" id="r_a0c798c25344d3529925e6962c8ba189c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0c798c25344d3529925e6962c8ba189c">PWM_IRQ1_INTF_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a0c798c25344d3529925e6962c8ba189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb77700ae7c5b10cbd3932d029a6c33" id="r_a9fb77700ae7c5b10cbd3932d029a6c33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9fb77700ae7c5b10cbd3932d029a6c33">PWM_IRQ1_INTF_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9fb77700ae7c5b10cbd3932d029a6c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5d852c6d920ab4a3a2a623a5c8a81a" id="r_acf5d852c6d920ab4a3a2a623a5c8a81a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf5d852c6d920ab4a3a2a623a5c8a81a">PWM_IRQ1_INTF_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:acf5d852c6d920ab4a3a2a623a5c8a81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b273565a3a32cfc8c44b1f7dd8e71b5" id="r_a6b273565a3a32cfc8c44b1f7dd8e71b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6b273565a3a32cfc8c44b1f7dd8e71b5">PWM_IRQ1_INTF_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b273565a3a32cfc8c44b1f7dd8e71b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1495938f7253e4063616e53289ae56e8" id="r_a1495938f7253e4063616e53289ae56e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1495938f7253e4063616e53289ae56e8">PWM_IRQ1_INTF_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1495938f7253e4063616e53289ae56e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf05f7c0685c91667e1332c2ac124a67" id="r_aaf05f7c0685c91667e1332c2ac124a67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaf05f7c0685c91667e1332c2ac124a67">PWM_IRQ1_INTF_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aaf05f7c0685c91667e1332c2ac124a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce38fb47301b33f68cb03c15bb0af4f" id="r_a3ce38fb47301b33f68cb03c15bb0af4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3ce38fb47301b33f68cb03c15bb0af4f">PWM_IRQ1_INTF_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3ce38fb47301b33f68cb03c15bb0af4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6c5435fc3107df0dfd260284141a88" id="r_a0b6c5435fc3107df0dfd260284141a88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b6c5435fc3107df0dfd260284141a88">PWM_IRQ1_INTF_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0b6c5435fc3107df0dfd260284141a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad721eed610d0407f1d1ca9f6bb28baa3" id="r_ad721eed610d0407f1d1ca9f6bb28baa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad721eed610d0407f1d1ca9f6bb28baa3">PWM_IRQ1_INTF_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad721eed610d0407f1d1ca9f6bb28baa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318d10ba1323ec65ab2fd37c7601c11c" id="r_a318d10ba1323ec65ab2fd37c7601c11c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a318d10ba1323ec65ab2fd37c7601c11c">PWM_IRQ1_INTF_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a318d10ba1323ec65ab2fd37c7601c11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70fc8c72d43391d0ffac2d6b06d7a03e" id="r_a70fc8c72d43391d0ffac2d6b06d7a03e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a70fc8c72d43391d0ffac2d6b06d7a03e">PWM_IRQ1_INTF_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a70fc8c72d43391d0ffac2d6b06d7a03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec741a72b7785fbe1c5dc63a06c6b8bd" id="r_aec741a72b7785fbe1c5dc63a06c6b8bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aec741a72b7785fbe1c5dc63a06c6b8bd">PWM_IRQ1_INTF_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aec741a72b7785fbe1c5dc63a06c6b8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200b089bf3881c25bfac17335df9c30c" id="r_a200b089bf3881c25bfac17335df9c30c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a200b089bf3881c25bfac17335df9c30c">PWM_IRQ1_INTF_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a200b089bf3881c25bfac17335df9c30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362cfec50e5ad7e28bf32a23a8511843" id="r_a362cfec50e5ad7e28bf32a23a8511843"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a362cfec50e5ad7e28bf32a23a8511843">PWM_IRQ1_INTF_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a362cfec50e5ad7e28bf32a23a8511843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2d1a760e17d79b0aaef5a3b8fc17b0" id="r_aed2d1a760e17d79b0aaef5a3b8fc17b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed2d1a760e17d79b0aaef5a3b8fc17b0">PWM_IRQ1_INTF_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aed2d1a760e17d79b0aaef5a3b8fc17b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0aaa89f560ef1acfa3b31059f16fb5" id="r_aed0aaa89f560ef1acfa3b31059f16fb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aed0aaa89f560ef1acfa3b31059f16fb5">PWM_IRQ1_INTF_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aed0aaa89f560ef1acfa3b31059f16fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870c5f141df5b99433bdd7a079decfcf" id="r_a870c5f141df5b99433bdd7a079decfcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a870c5f141df5b99433bdd7a079decfcf">PWM_IRQ1_INTF_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a870c5f141df5b99433bdd7a079decfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3d57d80bf5156e04ff9f0df90e040b" id="r_aaa3d57d80bf5156e04ff9f0df90e040b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aaa3d57d80bf5156e04ff9f0df90e040b">PWM_IRQ1_INTF_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaa3d57d80bf5156e04ff9f0df90e040b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0fbe4abc80154dba3c9b93067d2cf6" id="r_a3d0fbe4abc80154dba3c9b93067d2cf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d0fbe4abc80154dba3c9b93067d2cf6">PWM_IRQ1_INTF_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3d0fbe4abc80154dba3c9b93067d2cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302aaa83795a30c9821a4ab0d5b2211a" id="r_a302aaa83795a30c9821a4ab0d5b2211a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a302aaa83795a30c9821a4ab0d5b2211a">PWM_IRQ1_INTF_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a302aaa83795a30c9821a4ab0d5b2211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef7857e083722b6e1e1c6231e90ff3d" id="r_a0ef7857e083722b6e1e1c6231e90ff3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ef7857e083722b6e1e1c6231e90ff3d">PWM_IRQ1_INTF_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a0ef7857e083722b6e1e1c6231e90ff3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa496b1bfdf55d36eac90af2f65268db9" id="r_aa496b1bfdf55d36eac90af2f65268db9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa496b1bfdf55d36eac90af2f65268db9">PWM_IRQ1_INTF_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa496b1bfdf55d36eac90af2f65268db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b00ea0d4f9d739a4f42a43cb5c986cc" id="r_a2b00ea0d4f9d739a4f42a43cb5c986cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2b00ea0d4f9d739a4f42a43cb5c986cc">PWM_IRQ1_INTF_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2b00ea0d4f9d739a4f42a43cb5c986cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf0d82fab97fafa170d50ba69ddfed9" id="r_a6cf0d82fab97fafa170d50ba69ddfed9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6cf0d82fab97fafa170d50ba69ddfed9">PWM_IRQ1_INTF_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6cf0d82fab97fafa170d50ba69ddfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596393fe9e8f4e6dd4cbcc5b7ee798b1" id="r_a596393fe9e8f4e6dd4cbcc5b7ee798b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a596393fe9e8f4e6dd4cbcc5b7ee798b1">PWM_IRQ1_INTF_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a596393fe9e8f4e6dd4cbcc5b7ee798b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6faf0e772f173c3099959c7db1dc6920" id="r_a6faf0e772f173c3099959c7db1dc6920"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6faf0e772f173c3099959c7db1dc6920">PWM_IRQ1_INTF_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a6faf0e772f173c3099959c7db1dc6920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af275afa145c12da6a7010c418232dbb6" id="r_af275afa145c12da6a7010c418232dbb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af275afa145c12da6a7010c418232dbb6">PWM_IRQ1_INTF_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af275afa145c12da6a7010c418232dbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15925f70563dad4fb5f5e7559bd96e1d" id="r_a15925f70563dad4fb5f5e7559bd96e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a15925f70563dad4fb5f5e7559bd96e1d">PWM_IRQ1_INTF_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a15925f70563dad4fb5f5e7559bd96e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1a31e64f4cf5c153b9696e08500112" id="r_a3d1a31e64f4cf5c153b9696e08500112"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3d1a31e64f4cf5c153b9696e08500112">PWM_IRQ1_INTF_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3d1a31e64f4cf5c153b9696e08500112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256d312f173040ced686da05d320fb96" id="r_a256d312f173040ced686da05d320fb96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a256d312f173040ced686da05d320fb96">PWM_IRQ1_INTF_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a256d312f173040ced686da05d320fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9977cf687455676493503b73cf04424f" id="r_a9977cf687455676493503b73cf04424f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9977cf687455676493503b73cf04424f">PWM_IRQ1_INTF_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9977cf687455676493503b73cf04424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf473e2d6a351e8a0c0b4ded5317fd0d" id="r_acf473e2d6a351e8a0c0b4ded5317fd0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf473e2d6a351e8a0c0b4ded5317fd0d">PWM_IRQ1_INTF_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:acf473e2d6a351e8a0c0b4ded5317fd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fa37d46c58c9f0306eed205d2491eb" id="r_a72fa37d46c58c9f0306eed205d2491eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72fa37d46c58c9f0306eed205d2491eb">PWM_IRQ1_INTF_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a72fa37d46c58c9f0306eed205d2491eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a636062a594f1dc3567608c2b4ba75d" id="r_a1a636062a594f1dc3567608c2b4ba75d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a636062a594f1dc3567608c2b4ba75d">PWM_IRQ1_INTF_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a636062a594f1dc3567608c2b4ba75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9feff7caf28187e69eb1b7a93c6955d" id="r_af9feff7caf28187e69eb1b7a93c6955d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af9feff7caf28187e69eb1b7a93c6955d">PWM_IRQ1_INTF_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9feff7caf28187e69eb1b7a93c6955d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce2825ad47a998f916a876097de5710" id="r_a0ce2825ad47a998f916a876097de5710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ce2825ad47a998f916a876097de5710">PWM_IRQ1_INTF_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0ce2825ad47a998f916a876097de5710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f6731c6d425b3ea43f890a21d79b73" id="r_a34f6731c6d425b3ea43f890a21d79b73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a34f6731c6d425b3ea43f890a21d79b73">PWM_IRQ1_INTF_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a34f6731c6d425b3ea43f890a21d79b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1537df486c2ee765f71348477cade88e" id="r_a1537df486c2ee765f71348477cade88e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1537df486c2ee765f71348477cade88e">PWM_IRQ1_INTF_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1537df486c2ee765f71348477cade88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1166db8bfc01df34169d52a9cb5390" id="r_a1a1166db8bfc01df34169d52a9cb5390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1a1166db8bfc01df34169d52a9cb5390">PWM_IRQ1_INTF_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a1166db8bfc01df34169d52a9cb5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc267e509b6d47f3254da885b60f0ef9" id="r_adc267e509b6d47f3254da885b60f0ef9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adc267e509b6d47f3254da885b60f0ef9">PWM_IRQ1_INTF_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adc267e509b6d47f3254da885b60f0ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83794bf107b45e029aec8777d73ccd17" id="r_a83794bf107b45e029aec8777d73ccd17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a83794bf107b45e029aec8777d73ccd17">PWM_IRQ1_INTF_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a83794bf107b45e029aec8777d73ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189f7e7e479831c085e32cdfb63d655e" id="r_a189f7e7e479831c085e32cdfb63d655e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a189f7e7e479831c085e32cdfb63d655e">PWM_IRQ1_INTF_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a189f7e7e479831c085e32cdfb63d655e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79380d22a2a61dd1e03628d4601a810b" id="r_a79380d22a2a61dd1e03628d4601a810b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a79380d22a2a61dd1e03628d4601a810b">PWM_IRQ1_INTF_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a79380d22a2a61dd1e03628d4601a810b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fe0d76f446f90ccde938375802de98" id="r_a50fe0d76f446f90ccde938375802de98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a50fe0d76f446f90ccde938375802de98">PWM_IRQ1_INTF_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a50fe0d76f446f90ccde938375802de98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ccc7342985566c67dc35fccd9c4026" id="r_a38ccc7342985566c67dc35fccd9c4026"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38ccc7342985566c67dc35fccd9c4026">PWM_IRQ1_INTF_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a38ccc7342985566c67dc35fccd9c4026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12446cba2b680341dc0f29409240e80d" id="r_a12446cba2b680341dc0f29409240e80d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a12446cba2b680341dc0f29409240e80d">PWM_IRQ1_INTF_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a12446cba2b680341dc0f29409240e80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02940a6ba6a4204de4abefba5cae5914" id="r_a02940a6ba6a4204de4abefba5cae5914"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a02940a6ba6a4204de4abefba5cae5914">PWM_IRQ1_INTF_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a02940a6ba6a4204de4abefba5cae5914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0d16308eb4cd56eb113eaa464cb2d5" id="r_aee0d16308eb4cd56eb113eaa464cb2d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aee0d16308eb4cd56eb113eaa464cb2d5">PWM_IRQ1_INTF_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aee0d16308eb4cd56eb113eaa464cb2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e4e717c8e5fba37ac1eeffd0554f12" id="r_aa2e4e717c8e5fba37ac1eeffd0554f12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa2e4e717c8e5fba37ac1eeffd0554f12">PWM_IRQ1_INTF_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa2e4e717c8e5fba37ac1eeffd0554f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682cc84bc3939046c5d293c2b598508a" id="r_a682cc84bc3939046c5d293c2b598508a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a682cc84bc3939046c5d293c2b598508a">PWM_IRQ1_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000108)</td></tr>
<tr class="separator:a682cc84bc3939046c5d293c2b598508a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168e62c4d52bd82b6b5355dace638774" id="r_a168e62c4d52bd82b6b5355dace638774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a168e62c4d52bd82b6b5355dace638774">PWM_IRQ1_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a168e62c4d52bd82b6b5355dace638774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96e49c590096a41937eaf25490d6730" id="r_aa96e49c590096a41937eaf25490d6730"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa96e49c590096a41937eaf25490d6730">PWM_IRQ1_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:aa96e49c590096a41937eaf25490d6730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84aecf7fd9f6d659c7ba6a4a88938b2" id="r_aa84aecf7fd9f6d659c7ba6a4a88938b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa84aecf7fd9f6d659c7ba6a4a88938b2">PWM_IRQ1_INTS_CH0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa84aecf7fd9f6d659c7ba6a4a88938b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cec72ca7cf0c873cfdb4c52b5136785" id="r_a6cec72ca7cf0c873cfdb4c52b5136785"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6cec72ca7cf0c873cfdb4c52b5136785">PWM_IRQ1_INTS_CH0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6cec72ca7cf0c873cfdb4c52b5136785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b32ca31fbbec85cea3dd8c43f5b3d4c" id="r_a8b32ca31fbbec85cea3dd8c43f5b3d4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8b32ca31fbbec85cea3dd8c43f5b3d4c">PWM_IRQ1_INTS_CH0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8b32ca31fbbec85cea3dd8c43f5b3d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7f3760dddddf46f3d15d9811a32ee4" id="r_a6e7f3760dddddf46f3d15d9811a32ee4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6e7f3760dddddf46f3d15d9811a32ee4">PWM_IRQ1_INTS_CH0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6e7f3760dddddf46f3d15d9811a32ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ae088c00f491557c8c26f779520ef1" id="r_a72ae088c00f491557c8c26f779520ef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72ae088c00f491557c8c26f779520ef1">PWM_IRQ1_INTS_CH0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a72ae088c00f491557c8c26f779520ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8500ff54d4e5c8c6ac03c5a6857673" id="r_abb8500ff54d4e5c8c6ac03c5a6857673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abb8500ff54d4e5c8c6ac03c5a6857673">PWM_IRQ1_INTS_CH10_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abb8500ff54d4e5c8c6ac03c5a6857673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6dea7f2e3be5eb48bc6a60a1d4c4f94" id="r_aa6dea7f2e3be5eb48bc6a60a1d4c4f94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa6dea7f2e3be5eb48bc6a60a1d4c4f94">PWM_IRQ1_INTS_CH10_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:aa6dea7f2e3be5eb48bc6a60a1d4c4f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d" id="r_a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d">PWM_IRQ1_INTS_CH10_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97993d1a2fc92564631cfd602351710" id="r_aa97993d1a2fc92564631cfd602351710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa97993d1a2fc92564631cfd602351710">PWM_IRQ1_INTS_CH10_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa97993d1a2fc92564631cfd602351710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae485fef93e4f5145810f65f8ff2c810f" id="r_ae485fef93e4f5145810f65f8ff2c810f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae485fef93e4f5145810f65f8ff2c810f">PWM_IRQ1_INTS_CH10_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae485fef93e4f5145810f65f8ff2c810f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbac2fa6bd0ee93d00ff4e419890c04b" id="r_abbac2fa6bd0ee93d00ff4e419890c04b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#abbac2fa6bd0ee93d00ff4e419890c04b">PWM_IRQ1_INTS_CH11_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abbac2fa6bd0ee93d00ff4e419890c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b039605922279a1a7a992473effd12d" id="r_a8b039605922279a1a7a992473effd12d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8b039605922279a1a7a992473effd12d">PWM_IRQ1_INTS_CH11_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a8b039605922279a1a7a992473effd12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6cc3cf7c33048331c6668c8e319e3d" id="r_a0b6cc3cf7c33048331c6668c8e319e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0b6cc3cf7c33048331c6668c8e319e3d">PWM_IRQ1_INTS_CH11_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a0b6cc3cf7c33048331c6668c8e319e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d2f17e511ed415a25aabf8f62fbe90" id="r_a72d2f17e511ed415a25aabf8f62fbe90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a72d2f17e511ed415a25aabf8f62fbe90">PWM_IRQ1_INTS_CH11_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a72d2f17e511ed415a25aabf8f62fbe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1e7e7611a7dcb9d8e19e4be0934952" id="r_a7d1e7e7611a7dcb9d8e19e4be0934952"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7d1e7e7611a7dcb9d8e19e4be0934952">PWM_IRQ1_INTS_CH11_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d1e7e7611a7dcb9d8e19e4be0934952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e659ea3d2f48ff1eeade7a065a6cd6" id="r_a35e659ea3d2f48ff1eeade7a065a6cd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a35e659ea3d2f48ff1eeade7a065a6cd6">PWM_IRQ1_INTS_CH1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a35e659ea3d2f48ff1eeade7a065a6cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45f622aad05dfd26a84add07b2b530e" id="r_ab45f622aad05dfd26a84add07b2b530e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab45f622aad05dfd26a84add07b2b530e">PWM_IRQ1_INTS_CH1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab45f622aad05dfd26a84add07b2b530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbfbc68c223acdc3a030b762f6f8a9e" id="r_a7bbfbc68c223acdc3a030b762f6f8a9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7bbfbc68c223acdc3a030b762f6f8a9e">PWM_IRQ1_INTS_CH1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a7bbfbc68c223acdc3a030b762f6f8a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbcf5c92a8e84b06e1eb0fe39269307" id="r_a0dbcf5c92a8e84b06e1eb0fe39269307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0dbcf5c92a8e84b06e1eb0fe39269307">PWM_IRQ1_INTS_CH1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0dbcf5c92a8e84b06e1eb0fe39269307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0a8d04b94797e11e0ea651e2368eaa" id="r_a8b0a8d04b94797e11e0ea651e2368eaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8b0a8d04b94797e11e0ea651e2368eaa">PWM_IRQ1_INTS_CH1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b0a8d04b94797e11e0ea651e2368eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4785570471ef078c6ab6851c2bb75b" id="r_a4a4785570471ef078c6ab6851c2bb75b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4a4785570471ef078c6ab6851c2bb75b">PWM_IRQ1_INTS_CH2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4a4785570471ef078c6ab6851c2bb75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef0a46fd110a466050b7bfc17da48d3" id="r_a0ef0a46fd110a466050b7bfc17da48d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0ef0a46fd110a466050b7bfc17da48d3">PWM_IRQ1_INTS_CH2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0ef0a46fd110a466050b7bfc17da48d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1c57a29cb0f9899080f0938a921095" id="r_a9b1c57a29cb0f9899080f0938a921095"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a9b1c57a29cb0f9899080f0938a921095">PWM_IRQ1_INTS_CH2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9b1c57a29cb0f9899080f0938a921095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825a12a2010b4c8fe89ee0dd0879bc98" id="r_a825a12a2010b4c8fe89ee0dd0879bc98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a825a12a2010b4c8fe89ee0dd0879bc98">PWM_IRQ1_INTS_CH2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a825a12a2010b4c8fe89ee0dd0879bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2997487cd37d1077fc0677f9dfc9c2d1" id="r_a2997487cd37d1077fc0677f9dfc9c2d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a2997487cd37d1077fc0677f9dfc9c2d1">PWM_IRQ1_INTS_CH2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2997487cd37d1077fc0677f9dfc9c2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33db15883798f0e6cfab272caf1dd72" id="r_ae33db15883798f0e6cfab272caf1dd72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ae33db15883798f0e6cfab272caf1dd72">PWM_IRQ1_INTS_CH3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae33db15883798f0e6cfab272caf1dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a9ab60ca63aef1f5de8edbe0a3ecf2" id="r_a58a9ab60ca63aef1f5de8edbe0a3ecf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a58a9ab60ca63aef1f5de8edbe0a3ecf2">PWM_IRQ1_INTS_CH3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a58a9ab60ca63aef1f5de8edbe0a3ecf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5412a7e3748f25335feac3504933b0b1" id="r_a5412a7e3748f25335feac3504933b0b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5412a7e3748f25335feac3504933b0b1">PWM_IRQ1_INTS_CH3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5412a7e3748f25335feac3504933b0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922e376645b543cd5f0c9adcef46ff70" id="r_a922e376645b543cd5f0c9adcef46ff70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a922e376645b543cd5f0c9adcef46ff70">PWM_IRQ1_INTS_CH3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a922e376645b543cd5f0c9adcef46ff70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab597f0aa6113bb0b3517066d6e106636" id="r_ab597f0aa6113bb0b3517066d6e106636"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab597f0aa6113bb0b3517066d6e106636">PWM_IRQ1_INTS_CH3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab597f0aa6113bb0b3517066d6e106636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38da5e157c07f6f45a6e43a25599cd7f" id="r_a38da5e157c07f6f45a6e43a25599cd7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a38da5e157c07f6f45a6e43a25599cd7f">PWM_IRQ1_INTS_CH4_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a38da5e157c07f6f45a6e43a25599cd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0307580ba1f3781467c8e5a9f1f96fa2" id="r_a0307580ba1f3781467c8e5a9f1f96fa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0307580ba1f3781467c8e5a9f1f96fa2">PWM_IRQ1_INTS_CH4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a0307580ba1f3781467c8e5a9f1f96fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5cf3f02499baac8d207185110af25c" id="r_adb5cf3f02499baac8d207185110af25c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#adb5cf3f02499baac8d207185110af25c">PWM_IRQ1_INTS_CH4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:adb5cf3f02499baac8d207185110af25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1c720adc0a65b0e57af503ae5a1fa1" id="r_a8b1c720adc0a65b0e57af503ae5a1fa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8b1c720adc0a65b0e57af503ae5a1fa1">PWM_IRQ1_INTS_CH4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8b1c720adc0a65b0e57af503ae5a1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26d509b6444622a29cf58213648b4d8" id="r_ad26d509b6444622a29cf58213648b4d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ad26d509b6444622a29cf58213648b4d8">PWM_IRQ1_INTS_CH4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad26d509b6444622a29cf58213648b4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4dc36ba302bf13eb53b5e16a523700" id="r_a3b4dc36ba302bf13eb53b5e16a523700"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a3b4dc36ba302bf13eb53b5e16a523700">PWM_IRQ1_INTS_CH5_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3b4dc36ba302bf13eb53b5e16a523700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae97098f3737fb998d7150572f42fcb" id="r_a5ae97098f3737fb998d7150572f42fcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a5ae97098f3737fb998d7150572f42fcb">PWM_IRQ1_INTS_CH5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5ae97098f3737fb998d7150572f42fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8c1cee509fa4a7ec35e8be5b174351" id="r_aeb8c1cee509fa4a7ec35e8be5b174351"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aeb8c1cee509fa4a7ec35e8be5b174351">PWM_IRQ1_INTS_CH5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aeb8c1cee509fa4a7ec35e8be5b174351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d4a3c3d0762050e2d8ee544116f43e" id="r_aa8d4a3c3d0762050e2d8ee544116f43e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa8d4a3c3d0762050e2d8ee544116f43e">PWM_IRQ1_INTS_CH5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa8d4a3c3d0762050e2d8ee544116f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9d4a5ff9b1409c010471846c98abb9" id="r_acf9d4a5ff9b1409c010471846c98abb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#acf9d4a5ff9b1409c010471846c98abb9">PWM_IRQ1_INTS_CH5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf9d4a5ff9b1409c010471846c98abb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0095186082b2a137ca2b3473c2c4f2" id="r_a1c0095186082b2a137ca2b3473c2c4f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a1c0095186082b2a137ca2b3473c2c4f2">PWM_IRQ1_INTS_CH6_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1c0095186082b2a137ca2b3473c2c4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d926e065500283f634134a0429d39c" id="r_af8d926e065500283f634134a0429d39c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8d926e065500283f634134a0429d39c">PWM_IRQ1_INTS_CH6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:af8d926e065500283f634134a0429d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43490b193a23cfc6966b37a7f4dbed2c" id="r_a43490b193a23cfc6966b37a7f4dbed2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a43490b193a23cfc6966b37a7f4dbed2c">PWM_IRQ1_INTS_CH6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a43490b193a23cfc6966b37a7f4dbed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e057169432936e3a8c6da65600e2192" id="r_a4e057169432936e3a8c6da65600e2192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a4e057169432936e3a8c6da65600e2192">PWM_IRQ1_INTS_CH6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4e057169432936e3a8c6da65600e2192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac319f1516a5b29567c82a3fc148fc0a" id="r_aac319f1516a5b29567c82a3fc148fc0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aac319f1516a5b29567c82a3fc148fc0a">PWM_IRQ1_INTS_CH6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aac319f1516a5b29567c82a3fc148fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188930c9f8ee0d38f2499ed0f8916abd" id="r_a188930c9f8ee0d38f2499ed0f8916abd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a188930c9f8ee0d38f2499ed0f8916abd">PWM_IRQ1_INTS_CH7_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a188930c9f8ee0d38f2499ed0f8916abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a93bd7b3cffd317ee315384c0b9ecc" id="r_af8a93bd7b3cffd317ee315384c0b9ecc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#af8a93bd7b3cffd317ee315384c0b9ecc">PWM_IRQ1_INTS_CH7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af8a93bd7b3cffd317ee315384c0b9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c618465b3bb21e064692ba256a28161" id="r_a7c618465b3bb21e064692ba256a28161"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7c618465b3bb21e064692ba256a28161">PWM_IRQ1_INTS_CH7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7c618465b3bb21e064692ba256a28161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f72e8ce16ccb2ddf6be2bc30f1308f" id="r_a14f72e8ce16ccb2ddf6be2bc30f1308f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a14f72e8ce16ccb2ddf6be2bc30f1308f">PWM_IRQ1_INTS_CH7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a14f72e8ce16ccb2ddf6be2bc30f1308f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7591c9f9e10d84490a95b93b16a0ea00" id="r_a7591c9f9e10d84490a95b93b16a0ea00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7591c9f9e10d84490a95b93b16a0ea00">PWM_IRQ1_INTS_CH7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7591c9f9e10d84490a95b93b16a0ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8d6f2e77eb6643fca1e94df0c6fe86" id="r_a8c8d6f2e77eb6643fca1e94df0c6fe86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a8c8d6f2e77eb6643fca1e94df0c6fe86">PWM_IRQ1_INTS_CH8_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8c8d6f2e77eb6643fca1e94df0c6fe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfcff15d950207a55658bff2e5893eb" id="r_a7dfcff15d950207a55658bff2e5893eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a7dfcff15d950207a55658bff2e5893eb">PWM_IRQ1_INTS_CH8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a7dfcff15d950207a55658bff2e5893eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274c65646fb785a633841853cf6fa0cf" id="r_a274c65646fb785a633841853cf6fa0cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a274c65646fb785a633841853cf6fa0cf">PWM_IRQ1_INTS_CH8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a274c65646fb785a633841853cf6fa0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c2ff128980bcd64e9275a545d6829e" id="r_ab1c2ff128980bcd64e9275a545d6829e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ab1c2ff128980bcd64e9275a545d6829e">PWM_IRQ1_INTS_CH8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab1c2ff128980bcd64e9275a545d6829e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7120ec406f462c32721e68ffee5f6dc" id="r_ac7120ec406f462c32721e68ffee5f6dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac7120ec406f462c32721e68ffee5f6dc">PWM_IRQ1_INTS_CH8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac7120ec406f462c32721e68ffee5f6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945a750208c977e55796f7013e85310d" id="r_a945a750208c977e55796f7013e85310d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a945a750208c977e55796f7013e85310d">PWM_IRQ1_INTS_CH9_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a945a750208c977e55796f7013e85310d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f601d82be90eac3edfd9ebd8354d49" id="r_a09f601d82be90eac3edfd9ebd8354d49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a09f601d82be90eac3edfd9ebd8354d49">PWM_IRQ1_INTS_CH9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a09f601d82be90eac3edfd9ebd8354d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcbf5de5938b99da35582157b9ada91" id="r_a6fcbf5de5938b99da35582157b9ada91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6fcbf5de5938b99da35582157b9ada91">PWM_IRQ1_INTS_CH9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6fcbf5de5938b99da35582157b9ada91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e20594eda9c51fba7d0fc21ddd8d3d" id="r_aa7e20594eda9c51fba7d0fc21ddd8d3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#aa7e20594eda9c51fba7d0fc21ddd8d3d">PWM_IRQ1_INTS_CH9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aa7e20594eda9c51fba7d0fc21ddd8d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07322dcdecd555fc537f3b8306e85cb" id="r_ac07322dcdecd555fc537f3b8306e85cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#ac07322dcdecd555fc537f3b8306e85cb">PWM_IRQ1_INTS_CH9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac07322dcdecd555fc537f3b8306e85cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2c78de09db4b9ac87f3a33824aa264" id="r_a6f2c78de09db4b9ac87f3a33824aa264"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a6f2c78de09db4b9ac87f3a33824aa264">PWM_IRQ1_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000010c)</td></tr>
<tr class="separator:a6f2c78de09db4b9ac87f3a33824aa264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0991635703fd32dee809316cab6ef7f9" id="r_a0991635703fd32dee809316cab6ef7f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html#a0991635703fd32dee809316cab6ef7f9">PWM_IRQ1_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0991635703fd32dee809316cab6ef7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="ae22ba310216723862ab9f5ea47b7ba4f" name="ae22ba310216723862ab9f5ea47b7ba4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae22ba310216723862ab9f5ea47b7ba4f">&#9670;&#160;</a></span>PWM_CH0_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16401a006b22b48c0f726f94774928ff" name="a16401a006b22b48c0f726f94774928ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16401a006b22b48c0f726f94774928ff">&#9670;&#160;</a></span>PWM_CH0_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8796b31b821fd19e25dcd9591fc94e04" name="a8796b31b821fd19e25dcd9591fc94e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8796b31b821fd19e25dcd9591fc94e04">&#9670;&#160;</a></span>PWM_CH0_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af558f785da5eac785bc162fdc1d5a8c9" name="af558f785da5eac785bc162fdc1d5a8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af558f785da5eac785bc162fdc1d5a8c9">&#9670;&#160;</a></span>PWM_CH0_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea44b6879c8d37565151e28d85306574" name="aea44b6879c8d37565151e28d85306574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea44b6879c8d37565151e28d85306574">&#9670;&#160;</a></span>PWM_CH0_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35c61ed3d0fca342fc83049ee0cc0cf1" name="a35c61ed3d0fca342fc83049ee0cc0cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c61ed3d0fca342fc83049ee0cc0cf1">&#9670;&#160;</a></span>PWM_CH0_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e9b2f3db07ed485454a4d116fe0f1c" name="a10e9b2f3db07ed485454a4d116fe0f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e9b2f3db07ed485454a4d116fe0f1c">&#9670;&#160;</a></span>PWM_CH0_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafa503e783d47a66e4a6296471908fb0" name="aafa503e783d47a66e4a6296471908fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa503e783d47a66e4a6296471908fb0">&#9670;&#160;</a></span>PWM_CH0_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7c935570bee5881369484dccef55d2" name="aea7c935570bee5881369484dccef55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7c935570bee5881369484dccef55d2">&#9670;&#160;</a></span>PWM_CH0_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9840a08b8818f71332a24bbd0e0e886" name="af9840a08b8818f71332a24bbd0e0e886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9840a08b8818f71332a24bbd0e0e886">&#9670;&#160;</a></span>PWM_CH0_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51fd88fc3f67e923cf423b2f0233ac1e" name="a51fd88fc3f67e923cf423b2f0233ac1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51fd88fc3f67e923cf423b2f0233ac1e">&#9670;&#160;</a></span>PWM_CH0_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00c7e06f841e75ba97fa198eea2e0bc5" name="a00c7e06f841e75ba97fa198eea2e0bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c7e06f841e75ba97fa198eea2e0bc5">&#9670;&#160;</a></span>PWM_CH0_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e5a54113fd3224be236e32dd29937d" name="a73e5a54113fd3224be236e32dd29937d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e5a54113fd3224be236e32dd29937d">&#9670;&#160;</a></span>PWM_CH0_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98fa271147e56664c01e02315ba0428" name="ac98fa271147e56664c01e02315ba0428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98fa271147e56664c01e02315ba0428">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6aec0141d674a85aa197f600f21d95" name="a1b6aec0141d674a85aa197f600f21d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6aec0141d674a85aa197f600f21d95">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae747188c4fd668ab7318380d5312c3" name="a9ae747188c4fd668ab7318380d5312c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae747188c4fd668ab7318380d5312c3">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fba3011d675da608152c98d5a02e49b" name="a1fba3011d675da608152c98d5a02e49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fba3011d675da608152c98d5a02e49b">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32589e93010cd02de15afdb8261a4e91" name="a32589e93010cd02de15afdb8261a4e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32589e93010cd02de15afdb8261a4e91">&#9670;&#160;</a></span>PWM_CH0_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3402826397485120bd06aed7de706de8" name="a3402826397485120bd06aed7de706de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3402826397485120bd06aed7de706de8">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17a818d6741f41370dd77acb22287b7a" name="a17a818d6741f41370dd77acb22287b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17a818d6741f41370dd77acb22287b7a">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acab6945e27527b9f4c13365813dd8559" name="acab6945e27527b9f4c13365813dd8559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab6945e27527b9f4c13365813dd8559">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1470637ace8fd3c671e2c1817002f9b6" name="a1470637ace8fd3c671e2c1817002f9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1470637ace8fd3c671e2c1817002f9b6">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f8536897c003c8fb34a62c51b5fb88" name="a75f8536897c003c8fb34a62c51b5fb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f8536897c003c8fb34a62c51b5fb88">&#9670;&#160;</a></span>PWM_CH0_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89db09c4802ed62233c53ca83748f3b0" name="a89db09c4802ed62233c53ca83748f3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89db09c4802ed62233c53ca83748f3b0">&#9670;&#160;</a></span>PWM_CH0_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28a0d972b0d97a23e1ed838d9f5a71b2" name="a28a0d972b0d97a23e1ed838d9f5a71b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a0d972b0d97a23e1ed838d9f5a71b2">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f923ffa80bdfea7f78104ff8877dad" name="ab0f923ffa80bdfea7f78104ff8877dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f923ffa80bdfea7f78104ff8877dad">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a783b11b664a4af77b55ca8728a0d30d1" name="a783b11b664a4af77b55ca8728a0d30d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a783b11b664a4af77b55ca8728a0d30d1">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12089c6a09f97c76a6e60bb33f7598d9" name="a12089c6a09f97c76a6e60bb33f7598d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12089c6a09f97c76a6e60bb33f7598d9">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c3e56c06a53cb6711f2c1f9b848545" name="ae1c3e56c06a53cb6711f2c1f9b848545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c3e56c06a53cb6711f2c1f9b848545">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54ff0d466a39afd165589b691fef7874" name="a54ff0d466a39afd165589b691fef7874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ff0d466a39afd165589b691fef7874">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97daf7689c8e8a3e9cdd522fb44eef31" name="a97daf7689c8e8a3e9cdd522fb44eef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97daf7689c8e8a3e9cdd522fb44eef31">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1f4bf66910da4448ee29fe8b47e759" name="a7d1f4bf66910da4448ee29fe8b47e759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1f4bf66910da4448ee29fe8b47e759">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f1b9a264fa8b96a8db98567c2e05452" name="a8f1b9a264fa8b96a8db98567c2e05452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f1b9a264fa8b96a8db98567c2e05452">&#9670;&#160;</a></span>PWM_CH0_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af182cc16f672c233ab094d13c1317ecd" name="af182cc16f672c233ab094d13c1317ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af182cc16f672c233ab094d13c1317ecd">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc713ccf4b23d635db648c150112c4e" name="aadc713ccf4b23d635db648c150112c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc713ccf4b23d635db648c150112c4e">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae98007608b77b01bba2275c50e88500c" name="ae98007608b77b01bba2275c50e88500c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98007608b77b01bba2275c50e88500c">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73a9680c32f12fc23d5630317d5966bb" name="a73a9680c32f12fc23d5630317d5966bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a9680c32f12fc23d5630317d5966bb">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c79d63004fe2bc2b005feb92870afff" name="a5c79d63004fe2bc2b005feb92870afff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c79d63004fe2bc2b005feb92870afff">&#9670;&#160;</a></span>PWM_CH0_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8303c7117c32d8213f41369062c2f3c6" name="a8303c7117c32d8213f41369062c2f3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8303c7117c32d8213f41369062c2f3c6">&#9670;&#160;</a></span>PWM_CH0_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a9bc9764ce2e5200a81661b64ae25d781" name="a9bc9764ce2e5200a81661b64ae25d781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc9764ce2e5200a81661b64ae25d781">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e6af1d09544288bf12a6fdaa04bc5b" name="ae9e6af1d09544288bf12a6fdaa04bc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e6af1d09544288bf12a6fdaa04bc5b">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1832947766da4aafe30fcd994214673f" name="a1832947766da4aafe30fcd994214673f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1832947766da4aafe30fcd994214673f">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d7950ee85337c834700cc0a6b669e1b" name="a3d7950ee85337c834700cc0a6b669e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7950ee85337c834700cc0a6b669e1b">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967581a2d5f6e391f7f9a10c22c43eff" name="a967581a2d5f6e391f7f9a10c22c43eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967581a2d5f6e391f7f9a10c22c43eff">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ebdf1ae5c46f09650e083a0be0ead1" name="a28ebdf1ae5c46f09650e083a0be0ead1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ebdf1ae5c46f09650e083a0be0ead1">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18483153695f6b182c6584ee12c4e178" name="a18483153695f6b182c6584ee12c4e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18483153695f6b182c6584ee12c4e178">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae542f9e4363f88f9a80afd07ce7a45" name="abae542f9e4363f88f9a80afd07ce7a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae542f9e4363f88f9a80afd07ce7a45">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff8a928974f03abc96f19790cec9e7f" name="aaff8a928974f03abc96f19790cec9e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff8a928974f03abc96f19790cec9e7f">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d582d22f6862e656600327962abc4e" name="a19d582d22f6862e656600327962abc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d582d22f6862e656600327962abc4e">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97734dbd6ce4b7896e21bdf71e93c275" name="a97734dbd6ce4b7896e21bdf71e93c275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97734dbd6ce4b7896e21bdf71e93c275">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85ad9039b84493db73edf43b296472cb" name="a85ad9039b84493db73edf43b296472cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ad9039b84493db73edf43b296472cb">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa365d53b5cdef78c327cffcdbca87c23" name="aa365d53b5cdef78c327cffcdbca87c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa365d53b5cdef78c327cffcdbca87c23">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e5cff4b491ebabafc24846167853146" name="a3e5cff4b491ebabafc24846167853146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5cff4b491ebabafc24846167853146">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b476b7acd0a676bb28565ec92567622" name="a2b476b7acd0a676bb28565ec92567622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b476b7acd0a676bb28565ec92567622">&#9670;&#160;</a></span>PWM_CH0_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f7c30a17f9d61d8564358885f426748" name="a3f7c30a17f9d61d8564358885f426748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7c30a17f9d61d8564358885f426748">&#9670;&#160;</a></span>PWM_CH0_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef9af7dd063c609c616f7a57c04f4f96" name="aef9af7dd063c609c616f7a57c04f4f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9af7dd063c609c616f7a57c04f4f96">&#9670;&#160;</a></span>PWM_CH0_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab65f1680cc2ddc094718ff4542f0c86c" name="ab65f1680cc2ddc094718ff4542f0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65f1680cc2ddc094718ff4542f0c86c">&#9670;&#160;</a></span>PWM_CH0_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e11119d170804e4881aaf19543b00e" name="ac9e11119d170804e4881aaf19543b00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e11119d170804e4881aaf19543b00e">&#9670;&#160;</a></span>PWM_CH0_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc75c111cd984375cfd6da243817e1d" name="a9cc75c111cd984375cfd6da243817e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc75c111cd984375cfd6da243817e1d">&#9670;&#160;</a></span>PWM_CH0_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca484b48f29253ff50537945d505fb0b" name="aca484b48f29253ff50537945d505fb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca484b48f29253ff50537945d505fb0b">&#9670;&#160;</a></span>PWM_CH0_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af29ebb817f82826de1b783c38c81f79e" name="af29ebb817f82826de1b783c38c81f79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29ebb817f82826de1b783c38c81f79e">&#9670;&#160;</a></span>PWM_CH0_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac225663f0d3187b4f3f6e69d61d7cd06" name="ac225663f0d3187b4f3f6e69d61d7cd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac225663f0d3187b4f3f6e69d61d7cd06">&#9670;&#160;</a></span>PWM_CH0_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae82cd57a066ddd40ca59760e9e3960f3" name="ae82cd57a066ddd40ca59760e9e3960f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82cd57a066ddd40ca59760e9e3960f3">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd1a51b5354eefec4e8e22bf7b9313b2" name="afd1a51b5354eefec4e8e22bf7b9313b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1a51b5354eefec4e8e22bf7b9313b2">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0831d7c68aa15cd207451612612e797e" name="a0831d7c68aa15cd207451612612e797e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0831d7c68aa15cd207451612612e797e">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945251dba8a7889b1cb6e59e80dcec0f" name="a945251dba8a7889b1cb6e59e80dcec0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945251dba8a7889b1cb6e59e80dcec0f">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e34c20ed9e7a573155b4a6e47c45312" name="a8e34c20ed9e7a573155b4a6e47c45312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e34c20ed9e7a573155b4a6e47c45312">&#9670;&#160;</a></span>PWM_CH0_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a886828a4aad657b823ebb620e67b3e31" name="a886828a4aad657b823ebb620e67b3e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886828a4aad657b823ebb620e67b3e31">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cc120f4f74b949ab9a5a898a2bd26e" name="a55cc120f4f74b949ab9a5a898a2bd26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cc120f4f74b949ab9a5a898a2bd26e">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bef71594779024f01dcb145aee20ebc" name="a6bef71594779024f01dcb145aee20ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bef71594779024f01dcb145aee20ebc">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6aee1ca2690d3c595988ae6d9a1d0b" name="aff6aee1ca2690d3c595988ae6d9a1d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6aee1ca2690d3c595988ae6d9a1d0b">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18b0066d8755dd65d610a0b4d6112170" name="a18b0066d8755dd65d610a0b4d6112170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b0066d8755dd65d610a0b4d6112170">&#9670;&#160;</a></span>PWM_CH0_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab68b73bf90d3bb1560b773e3e35f6818" name="ab68b73bf90d3bb1560b773e3e35f6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68b73bf90d3bb1560b773e3e35f6818">&#9670;&#160;</a></span>PWM_CH0_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ae2cc54068335f6a2765f064dd6b81a" name="a3ae2cc54068335f6a2765f064dd6b81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae2cc54068335f6a2765f064dd6b81a">&#9670;&#160;</a></span>PWM_CH0_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cbdbcafc81400e0ffc203da6c964cef" name="a9cbdbcafc81400e0ffc203da6c964cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbdbcafc81400e0ffc203da6c964cef">&#9670;&#160;</a></span>PWM_CH0_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9036e8650ef285a5098b35cc90ca0728" name="a9036e8650ef285a5098b35cc90ca0728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9036e8650ef285a5098b35cc90ca0728">&#9670;&#160;</a></span>PWM_CH0_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a156dadc27dd4a4b4dd0678339ea178d9" name="a156dadc27dd4a4b4dd0678339ea178d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156dadc27dd4a4b4dd0678339ea178d9">&#9670;&#160;</a></span>PWM_CH0_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a302355cfed610304fec052bd336dec" name="a8a302355cfed610304fec052bd336dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a302355cfed610304fec052bd336dec">&#9670;&#160;</a></span>PWM_CH0_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d1a0edebccdc1872608b99915caf35b" name="a1d1a0edebccdc1872608b99915caf35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1a0edebccdc1872608b99915caf35b">&#9670;&#160;</a></span>PWM_CH0_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c4d7ab305a6c9b7e06189e71d9efb5" name="a68c4d7ab305a6c9b7e06189e71d9efb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c4d7ab305a6c9b7e06189e71d9efb5">&#9670;&#160;</a></span>PWM_CH0_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH0_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1da4713d90859af59e54e493322d52b7" name="a1da4713d90859af59e54e493322d52b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da4713d90859af59e54e493322d52b7">&#9670;&#160;</a></span>PWM_CH10_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4808f961e1e81aaca71e738b90b8627" name="ad4808f961e1e81aaca71e738b90b8627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4808f961e1e81aaca71e738b90b8627">&#9670;&#160;</a></span>PWM_CH10_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930cdaa2fbeac3bf4cc4bb506ea79b7d" name="a930cdaa2fbeac3bf4cc4bb506ea79b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930cdaa2fbeac3bf4cc4bb506ea79b7d">&#9670;&#160;</a></span>PWM_CH10_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bec2817c915d04db40424d2cc031f74" name="a0bec2817c915d04db40424d2cc031f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bec2817c915d04db40424d2cc031f74">&#9670;&#160;</a></span>PWM_CH10_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a450d34a1a1945dc22302732b27156e51" name="a450d34a1a1945dc22302732b27156e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450d34a1a1945dc22302732b27156e51">&#9670;&#160;</a></span>PWM_CH10_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8de0ad6917f606fd935db7feaa45cbc" name="af8de0ad6917f606fd935db7feaa45cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8de0ad6917f606fd935db7feaa45cbc">&#9670;&#160;</a></span>PWM_CH10_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefadaebc3b7c521497137aeea7e84221" name="aefadaebc3b7c521497137aeea7e84221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefadaebc3b7c521497137aeea7e84221">&#9670;&#160;</a></span>PWM_CH10_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07572ee2824a266bc2ee767ebf2584c2" name="a07572ee2824a266bc2ee767ebf2584c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07572ee2824a266bc2ee767ebf2584c2">&#9670;&#160;</a></span>PWM_CH10_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad64ab125fe2f62bdc7aa9310785ccf67" name="ad64ab125fe2f62bdc7aa9310785ccf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64ab125fe2f62bdc7aa9310785ccf67">&#9670;&#160;</a></span>PWM_CH10_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae99fc4215551460142c584d918d2df3" name="aae99fc4215551460142c584d918d2df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae99fc4215551460142c584d918d2df3">&#9670;&#160;</a></span>PWM_CH10_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d5ff030a8c3672636512418f6ee5019" name="a1d5ff030a8c3672636512418f6ee5019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5ff030a8c3672636512418f6ee5019">&#9670;&#160;</a></span>PWM_CH10_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cc5ddcfe7a347a5fda7e8693a023fea" name="a6cc5ddcfe7a347a5fda7e8693a023fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc5ddcfe7a347a5fda7e8693a023fea">&#9670;&#160;</a></span>PWM_CH10_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c9b42dbe25ce94e6b5ad10003602f1" name="ac7c9b42dbe25ce94e6b5ad10003602f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c9b42dbe25ce94e6b5ad10003602f1">&#9670;&#160;</a></span>PWM_CH10_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86d8bb8c0498475d7c6576d66165f691" name="a86d8bb8c0498475d7c6576d66165f691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d8bb8c0498475d7c6576d66165f691">&#9670;&#160;</a></span>PWM_CH10_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31025029b0d4b39786f18192d4a2c359" name="a31025029b0d4b39786f18192d4a2c359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31025029b0d4b39786f18192d4a2c359">&#9670;&#160;</a></span>PWM_CH10_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab43d73a4124e046a063c53bd4def7044" name="ab43d73a4124e046a063c53bd4def7044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43d73a4124e046a063c53bd4def7044">&#9670;&#160;</a></span>PWM_CH10_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71388bbd0cfcf9ec47634222bd2d00e8" name="a71388bbd0cfcf9ec47634222bd2d00e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71388bbd0cfcf9ec47634222bd2d00e8">&#9670;&#160;</a></span>PWM_CH10_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a184c676f1e3f9f279a63cfe639702a32" name="a184c676f1e3f9f279a63cfe639702a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184c676f1e3f9f279a63cfe639702a32">&#9670;&#160;</a></span>PWM_CH10_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca6f03345a24c3836ad05489d17e1fe0" name="aca6f03345a24c3836ad05489d17e1fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6f03345a24c3836ad05489d17e1fe0">&#9670;&#160;</a></span>PWM_CH10_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb" name="a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc71b3a2d4fd26c6ad3a0cbdd3dc9fb">&#9670;&#160;</a></span>PWM_CH10_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4881b7ef06fa00c912c2b690a88d18f0" name="a4881b7ef06fa00c912c2b690a88d18f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4881b7ef06fa00c912c2b690a88d18f0">&#9670;&#160;</a></span>PWM_CH10_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a996f6e1116d31a6e90fe7ff66265d18c" name="a996f6e1116d31a6e90fe7ff66265d18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996f6e1116d31a6e90fe7ff66265d18c">&#9670;&#160;</a></span>PWM_CH10_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87db201691a789f5d41f6a1b25c0448c" name="a87db201691a789f5d41f6a1b25c0448c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87db201691a789f5d41f6a1b25c0448c">&#9670;&#160;</a></span>PWM_CH10_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93825f023aa83658e925140a563eb70b" name="a93825f023aa83658e925140a563eb70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93825f023aa83658e925140a563eb70b">&#9670;&#160;</a></span>PWM_CH10_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8196016a19537b70c3201506043b0c3c" name="a8196016a19537b70c3201506043b0c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8196016a19537b70c3201506043b0c3c">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac198564341ab81463dd814ef6584a368" name="ac198564341ab81463dd814ef6584a368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac198564341ab81463dd814ef6584a368">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f9ec576e316944ebe3bed839c952c6" name="a10f9ec576e316944ebe3bed839c952c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f9ec576e316944ebe3bed839c952c6">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a246194fd2c7da09da10ffb6222dfd960" name="a246194fd2c7da09da10ffb6222dfd960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246194fd2c7da09da10ffb6222dfd960">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a528f1b7de41ca961d9c5c9d4cade580b" name="a528f1b7de41ca961d9c5c9d4cade580b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528f1b7de41ca961d9c5c9d4cade580b">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab19a449e9a31f758e86275f24415b1d8" name="ab19a449e9a31f758e86275f24415b1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19a449e9a31f758e86275f24415b1d8">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab35205110ff60d3e0d96e522b353bdf5" name="ab35205110ff60d3e0d96e522b353bdf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35205110ff60d3e0d96e522b353bdf5">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016206ed1076d4e0e81aaa5874ec1056" name="a016206ed1076d4e0e81aaa5874ec1056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016206ed1076d4e0e81aaa5874ec1056">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee27e2190bfdbb03ded193a4d1472c65" name="aee27e2190bfdbb03ded193a4d1472c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee27e2190bfdbb03ded193a4d1472c65">&#9670;&#160;</a></span>PWM_CH10_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a019f9c27c5e72cca92e00dbef19d2dcd" name="a019f9c27c5e72cca92e00dbef19d2dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019f9c27c5e72cca92e00dbef19d2dcd">&#9670;&#160;</a></span>PWM_CH10_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0c905386c29c92084e9724077d3ec59" name="ad0c905386c29c92084e9724077d3ec59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c905386c29c92084e9724077d3ec59">&#9670;&#160;</a></span>PWM_CH10_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4af83c6c480caea7771f190fcde252d2" name="a4af83c6c480caea7771f190fcde252d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af83c6c480caea7771f190fcde252d2">&#9670;&#160;</a></span>PWM_CH10_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3765756cde61c4c2bcf147ee35aa5c0" name="aa3765756cde61c4c2bcf147ee35aa5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3765756cde61c4c2bcf147ee35aa5c0">&#9670;&#160;</a></span>PWM_CH10_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91bcba41c1082ae4469d58243753f123" name="a91bcba41c1082ae4469d58243753f123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bcba41c1082ae4469d58243753f123">&#9670;&#160;</a></span>PWM_CH10_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5340ca8ccefef2a1c0e5d10a936c7c3" name="aa5340ca8ccefef2a1c0e5d10a936c7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5340ca8ccefef2a1c0e5d10a936c7c3">&#9670;&#160;</a></span>PWM_CH10_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a784a1bff4690faf77b24796768ada433" name="a784a1bff4690faf77b24796768ada433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784a1bff4690faf77b24796768ada433">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eae4bd9d6f351c6a09d6966d23e86a2" name="a9eae4bd9d6f351c6a09d6966d23e86a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eae4bd9d6f351c6a09d6966d23e86a2">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1288b5261f8024648e735b8c219974a" name="aa1288b5261f8024648e735b8c219974a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1288b5261f8024648e735b8c219974a">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a994f5669a67e8019f43b1eab8b0fa818" name="a994f5669a67e8019f43b1eab8b0fa818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994f5669a67e8019f43b1eab8b0fa818">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07381f7f4e3b33170799134f3e859e9b" name="a07381f7f4e3b33170799134f3e859e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07381f7f4e3b33170799134f3e859e9b">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a966cd411697226b3a66f112434c24af8" name="a966cd411697226b3a66f112434c24af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a966cd411697226b3a66f112434c24af8">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a060418b58db3240bee5209f96a520004" name="a060418b58db3240bee5209f96a520004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060418b58db3240bee5209f96a520004">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a276b83b5fbba8871d94937f15cd9bfe2" name="a276b83b5fbba8871d94937f15cd9bfe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276b83b5fbba8871d94937f15cd9bfe2">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18fd40ecaba9e6541f63c8036c26142" name="ae18fd40ecaba9e6541f63c8036c26142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18fd40ecaba9e6541f63c8036c26142">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa6ff15a88047229db41929158c85dd" name="a2aa6ff15a88047229db41929158c85dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa6ff15a88047229db41929158c85dd">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3749ac07625ed2703d394d60b03cdadd" name="a3749ac07625ed2703d394d60b03cdadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3749ac07625ed2703d394d60b03cdadd">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8827c7a8d3fe34ccf3005f7603997d3" name="af8827c7a8d3fe34ccf3005f7603997d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8827c7a8d3fe34ccf3005f7603997d3">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d43f2f2633c7a184fad26e67623354" name="a40d43f2f2633c7a184fad26e67623354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d43f2f2633c7a184fad26e67623354">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619517a9bbef9ad2a764feb52ce8f05c" name="a619517a9bbef9ad2a764feb52ce8f05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619517a9bbef9ad2a764feb52ce8f05c">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeae2941e3c6ede0a29597803ca283b98" name="aeae2941e3c6ede0a29597803ca283b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae2941e3c6ede0a29597803ca283b98">&#9670;&#160;</a></span>PWM_CH10_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a561750962b6f3e1e2fdb029cc2c429df" name="a561750962b6f3e1e2fdb029cc2c429df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561750962b6f3e1e2fdb029cc2c429df">&#9670;&#160;</a></span>PWM_CH10_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5773495f2d9fe3596316f48aaca7f123" name="a5773495f2d9fe3596316f48aaca7f123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5773495f2d9fe3596316f48aaca7f123">&#9670;&#160;</a></span>PWM_CH10_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1608c333466899998718abf8f900025" name="ae1608c333466899998718abf8f900025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1608c333466899998718abf8f900025">&#9670;&#160;</a></span>PWM_CH10_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f055af7a901980154eafa7d37af3954" name="a6f055af7a901980154eafa7d37af3954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f055af7a901980154eafa7d37af3954">&#9670;&#160;</a></span>PWM_CH10_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acad53dd63f3a11b7dbef52fb2eddef55" name="acad53dd63f3a11b7dbef52fb2eddef55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad53dd63f3a11b7dbef52fb2eddef55">&#9670;&#160;</a></span>PWM_CH10_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a654ea2db16080fa3e6146d6234754f1b" name="a654ea2db16080fa3e6146d6234754f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654ea2db16080fa3e6146d6234754f1b">&#9670;&#160;</a></span>PWM_CH10_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9186dccbc32d0ffd5279e28ec1686b95" name="a9186dccbc32d0ffd5279e28ec1686b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9186dccbc32d0ffd5279e28ec1686b95">&#9670;&#160;</a></span>PWM_CH10_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ca161144b00b612ce086f34d6af1f64" name="a3ca161144b00b612ce086f34d6af1f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca161144b00b612ce086f34d6af1f64">&#9670;&#160;</a></span>PWM_CH10_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d14e91961794fa669155ee14ac33966" name="a3d14e91961794fa669155ee14ac33966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d14e91961794fa669155ee14ac33966">&#9670;&#160;</a></span>PWM_CH10_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad73fb58749f46183fd54c489a436805e" name="ad73fb58749f46183fd54c489a436805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73fb58749f46183fd54c489a436805e">&#9670;&#160;</a></span>PWM_CH10_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5790dc137841b83c9a6339218ae27ab" name="ae5790dc137841b83c9a6339218ae27ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5790dc137841b83c9a6339218ae27ab">&#9670;&#160;</a></span>PWM_CH10_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac199abacaae8083b53fa0e286dbdf31e" name="ac199abacaae8083b53fa0e286dbdf31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac199abacaae8083b53fa0e286dbdf31e">&#9670;&#160;</a></span>PWM_CH10_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed48815740ec115aa520602f37ada91c" name="aed48815740ec115aa520602f37ada91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed48815740ec115aa520602f37ada91c">&#9670;&#160;</a></span>PWM_CH10_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17b65feffdcdd0c2ca0eb7e5a245aec" name="ac17b65feffdcdd0c2ca0eb7e5a245aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17b65feffdcdd0c2ca0eb7e5a245aec">&#9670;&#160;</a></span>PWM_CH10_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a260285f3fd327cb0c18049bcbab67d35" name="a260285f3fd327cb0c18049bcbab67d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260285f3fd327cb0c18049bcbab67d35">&#9670;&#160;</a></span>PWM_CH10_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac400c195fd059a8f0c708993f3453afd" name="ac400c195fd059a8f0c708993f3453afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac400c195fd059a8f0c708993f3453afd">&#9670;&#160;</a></span>PWM_CH10_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46c851f82b050a57a3d3aaf5c7dcb5bb" name="a46c851f82b050a57a3d3aaf5c7dcb5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c851f82b050a57a3d3aaf5c7dcb5bb">&#9670;&#160;</a></span>PWM_CH10_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23601d5b5249271ffe991663796148e7" name="a23601d5b5249271ffe991663796148e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23601d5b5249271ffe991663796148e7">&#9670;&#160;</a></span>PWM_CH10_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad43d337edd781262c16ef151de28b70" name="aad43d337edd781262c16ef151de28b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad43d337edd781262c16ef151de28b70">&#9670;&#160;</a></span>PWM_CH10_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c3f0a6549f70e6ecb1adf8e4134607" name="a26c3f0a6549f70e6ecb1adf8e4134607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c3f0a6549f70e6ecb1adf8e4134607">&#9670;&#160;</a></span>PWM_CH10_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e906861ccf77754a48d1bca03eb991" name="ab1e906861ccf77754a48d1bca03eb991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e906861ccf77754a48d1bca03eb991">&#9670;&#160;</a></span>PWM_CH10_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d4509e3c02e80d70eb88375c513da6" name="a19d4509e3c02e80d70eb88375c513da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d4509e3c02e80d70eb88375c513da6">&#9670;&#160;</a></span>PWM_CH10_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a243c27a6711284e98219891ac7c34a1b" name="a243c27a6711284e98219891ac7c34a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243c27a6711284e98219891ac7c34a1b">&#9670;&#160;</a></span>PWM_CH10_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad41645f7c908ddac30347ff6081a7491" name="ad41645f7c908ddac30347ff6081a7491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41645f7c908ddac30347ff6081a7491">&#9670;&#160;</a></span>PWM_CH10_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fe0b74d87ea8ba1b24d04da14a5d063" name="a4fe0b74d87ea8ba1b24d04da14a5d063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe0b74d87ea8ba1b24d04da14a5d063">&#9670;&#160;</a></span>PWM_CH10_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7652b99beb7a5b2eb67956108988a3" name="a0c7652b99beb7a5b2eb67956108988a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7652b99beb7a5b2eb67956108988a3">&#9670;&#160;</a></span>PWM_CH10_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH10_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68aaa1ede79da4beece8e63d0a4971c2" name="a68aaa1ede79da4beece8e63d0a4971c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68aaa1ede79da4beece8e63d0a4971c2">&#9670;&#160;</a></span>PWM_CH11_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50b5ab0b9f4c7d541902fd2b2cd65cae" name="a50b5ab0b9f4c7d541902fd2b2cd65cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b5ab0b9f4c7d541902fd2b2cd65cae">&#9670;&#160;</a></span>PWM_CH11_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a3f466503fa6f232a72df4c726d3847" name="a7a3f466503fa6f232a72df4c726d3847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3f466503fa6f232a72df4c726d3847">&#9670;&#160;</a></span>PWM_CH11_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc466e68e18ffebde5eee633f01752c1" name="adc466e68e18ffebde5eee633f01752c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc466e68e18ffebde5eee633f01752c1">&#9670;&#160;</a></span>PWM_CH11_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa652b9de61ec9a00c6a13429bbe30e25" name="aa652b9de61ec9a00c6a13429bbe30e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa652b9de61ec9a00c6a13429bbe30e25">&#9670;&#160;</a></span>PWM_CH11_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aad469179f1fbc6a3df2d65d1b77049" name="a1aad469179f1fbc6a3df2d65d1b77049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aad469179f1fbc6a3df2d65d1b77049">&#9670;&#160;</a></span>PWM_CH11_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf26bedb60022a460ef2ba956812f6b7" name="aaf26bedb60022a460ef2ba956812f6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf26bedb60022a460ef2ba956812f6b7">&#9670;&#160;</a></span>PWM_CH11_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae91bf49822abfab606ab61b269fbf3c2" name="ae91bf49822abfab606ab61b269fbf3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91bf49822abfab606ab61b269fbf3c2">&#9670;&#160;</a></span>PWM_CH11_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac54c7f90a46b42a719e52192391d99e7" name="ac54c7f90a46b42a719e52192391d99e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54c7f90a46b42a719e52192391d99e7">&#9670;&#160;</a></span>PWM_CH11_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15698c4c9d7d4f950706caf883b71511" name="a15698c4c9d7d4f950706caf883b71511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15698c4c9d7d4f950706caf883b71511">&#9670;&#160;</a></span>PWM_CH11_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d1aac31517634916292ea84954ef759" name="a2d1aac31517634916292ea84954ef759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1aac31517634916292ea84954ef759">&#9670;&#160;</a></span>PWM_CH11_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3af2908ea1198a78efee89f6855459b" name="ae3af2908ea1198a78efee89f6855459b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3af2908ea1198a78efee89f6855459b">&#9670;&#160;</a></span>PWM_CH11_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad40adac68583852cbf63c287f0255e8e" name="ad40adac68583852cbf63c287f0255e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad40adac68583852cbf63c287f0255e8e">&#9670;&#160;</a></span>PWM_CH11_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4fd7430048bacce65ea54bcd5874555" name="ac4fd7430048bacce65ea54bcd5874555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fd7430048bacce65ea54bcd5874555">&#9670;&#160;</a></span>PWM_CH11_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85ee31e253463c6fcf3f1accd616d1b0" name="a85ee31e253463c6fcf3f1accd616d1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ee31e253463c6fcf3f1accd616d1b0">&#9670;&#160;</a></span>PWM_CH11_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea306a0256d7675587cef53e8cb8296a" name="aea306a0256d7675587cef53e8cb8296a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea306a0256d7675587cef53e8cb8296a">&#9670;&#160;</a></span>PWM_CH11_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40d994bd5d38e859393562c46d4dee3" name="ab40d994bd5d38e859393562c46d4dee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40d994bd5d38e859393562c46d4dee3">&#9670;&#160;</a></span>PWM_CH11_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8192ab96cb53ace3a7a0b6b58be78d" name="a9b8192ab96cb53ace3a7a0b6b58be78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8192ab96cb53ace3a7a0b6b58be78d">&#9670;&#160;</a></span>PWM_CH11_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adedf3af831a59cc6b952266c7cb53e73" name="adedf3af831a59cc6b952266c7cb53e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedf3af831a59cc6b952266c7cb53e73">&#9670;&#160;</a></span>PWM_CH11_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a292e91b1b2ff3bb70d6ade92e7c126c4" name="a292e91b1b2ff3bb70d6ade92e7c126c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292e91b1b2ff3bb70d6ade92e7c126c4">&#9670;&#160;</a></span>PWM_CH11_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf011f6623c3731f1ff98591640302dd" name="acf011f6623c3731f1ff98591640302dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf011f6623c3731f1ff98591640302dd">&#9670;&#160;</a></span>PWM_CH11_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072a1b434773e0843f38d452d85db3c9" name="a072a1b434773e0843f38d452d85db3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072a1b434773e0843f38d452d85db3c9">&#9670;&#160;</a></span>PWM_CH11_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f43dff35a9e99f3d5912b66d4fc1a25" name="a2f43dff35a9e99f3d5912b66d4fc1a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f43dff35a9e99f3d5912b66d4fc1a25">&#9670;&#160;</a></span>PWM_CH11_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a3d487b09d6c9d2099100455597b16" name="a08a3d487b09d6c9d2099100455597b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a3d487b09d6c9d2099100455597b16">&#9670;&#160;</a></span>PWM_CH11_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4ae53a428fbf7c355a75a456942fd81" name="aa4ae53a428fbf7c355a75a456942fd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ae53a428fbf7c355a75a456942fd81">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe9f2de209d39e739062a7be0eb9ed8d" name="abe9f2de209d39e739062a7be0eb9ed8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9f2de209d39e739062a7be0eb9ed8d">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac45339edb04fd88db07257077f40d1ec" name="ac45339edb04fd88db07257077f40d1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45339edb04fd88db07257077f40d1ec">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40c37140d49af39ca6ac3dc1b33b9a68" name="a40c37140d49af39ca6ac3dc1b33b9a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c37140d49af39ca6ac3dc1b33b9a68">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae91caae89cdd6e54a097be9b0e9dfb75" name="ae91caae89cdd6e54a097be9b0e9dfb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91caae89cdd6e54a097be9b0e9dfb75">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12ba922efd77efd2d4564ba1f29d131f" name="a12ba922efd77efd2d4564ba1f29d131f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ba922efd77efd2d4564ba1f29d131f">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b819f7a33c965de38f1e260c58c2b3" name="a11b819f7a33c965de38f1e260c58c2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b819f7a33c965de38f1e260c58c2b3">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fa2924aea24ffaf317422ef9999e296" name="a3fa2924aea24ffaf317422ef9999e296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa2924aea24ffaf317422ef9999e296">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d21d38968488453d216a021f2bbc595" name="a7d21d38968488453d216a021f2bbc595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d21d38968488453d216a021f2bbc595">&#9670;&#160;</a></span>PWM_CH11_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01fadb98cb8afa573e5510a82fc59a3c" name="a01fadb98cb8afa573e5510a82fc59a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01fadb98cb8afa573e5510a82fc59a3c">&#9670;&#160;</a></span>PWM_CH11_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bf6988101b2470b1617515068832185" name="a0bf6988101b2470b1617515068832185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf6988101b2470b1617515068832185">&#9670;&#160;</a></span>PWM_CH11_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94633292830027339b11865f4219c70a" name="a94633292830027339b11865f4219c70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94633292830027339b11865f4219c70a">&#9670;&#160;</a></span>PWM_CH11_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a249fe2b7e22a5a0461fabf44c5017fbd" name="a249fe2b7e22a5a0461fabf44c5017fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249fe2b7e22a5a0461fabf44c5017fbd">&#9670;&#160;</a></span>PWM_CH11_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9ed0f7d870098121ad36d88e8665016" name="af9ed0f7d870098121ad36d88e8665016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ed0f7d870098121ad36d88e8665016">&#9670;&#160;</a></span>PWM_CH11_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a574c53951b2a018311704f469338ed3a" name="a574c53951b2a018311704f469338ed3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574c53951b2a018311704f469338ed3a">&#9670;&#160;</a></span>PWM_CH11_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000dc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae201860985bf1b04a06d5ead251222b8" name="ae201860985bf1b04a06d5ead251222b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae201860985bf1b04a06d5ead251222b8">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a096cb74bd9349ba67ca47725e999a251" name="a096cb74bd9349ba67ca47725e999a251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096cb74bd9349ba67ca47725e999a251">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfe946da2211de8a88a19c188f200e2c" name="adfe946da2211de8a88a19c188f200e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe946da2211de8a88a19c188f200e2c">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0126dcae81eef01b93dd92d01d8ce46a" name="a0126dcae81eef01b93dd92d01d8ce46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0126dcae81eef01b93dd92d01d8ce46a">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a803118c5c63a2a1c19107c5f573d1f7e" name="a803118c5c63a2a1c19107c5f573d1f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803118c5c63a2a1c19107c5f573d1f7e">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76c73bea2121cadf212f22744fb202e" name="af76c73bea2121cadf212f22744fb202e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76c73bea2121cadf212f22744fb202e">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb12300984925b069040f1aa0f0782d1" name="adb12300984925b069040f1aa0f0782d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb12300984925b069040f1aa0f0782d1">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb4dae031f173b9068016fc08a99ecd" name="a2eb4dae031f173b9068016fc08a99ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb4dae031f173b9068016fc08a99ecd">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27f1beac0bda9f5fec51049f00bee64b" name="a27f1beac0bda9f5fec51049f00bee64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f1beac0bda9f5fec51049f00bee64b">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add324a9dce0e1ef01a05bcd6cd86ea4d" name="add324a9dce0e1ef01a05bcd6cd86ea4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add324a9dce0e1ef01a05bcd6cd86ea4d">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c22c368ba812a9091900f800a6af158" name="a6c22c368ba812a9091900f800a6af158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c22c368ba812a9091900f800a6af158">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc0716f6874acbe34d19d20482abedc" name="a1dc0716f6874acbe34d19d20482abedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc0716f6874acbe34d19d20482abedc">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a33c3a038c4a9ceeaba589537acb78" name="a09a33c3a038c4a9ceeaba589537acb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a33c3a038c4a9ceeaba589537acb78">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae4fafeec579f5e77262042eef26ee9c" name="aae4fafeec579f5e77262042eef26ee9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4fafeec579f5e77262042eef26ee9c">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0886150b7438fb0049003e42ae9a04" name="a4c0886150b7438fb0049003e42ae9a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0886150b7438fb0049003e42ae9a04">&#9670;&#160;</a></span>PWM_CH11_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab059054a5a3ffbbed2ecf310902e29fc" name="ab059054a5a3ffbbed2ecf310902e29fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab059054a5a3ffbbed2ecf310902e29fc">&#9670;&#160;</a></span>PWM_CH11_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5fc914efc81682ac7a900af92a009d5" name="af5fc914efc81682ac7a900af92a009d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5fc914efc81682ac7a900af92a009d5">&#9670;&#160;</a></span>PWM_CH11_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22fb2171daa96f54b26f37f814258c33" name="a22fb2171daa96f54b26f37f814258c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22fb2171daa96f54b26f37f814258c33">&#9670;&#160;</a></span>PWM_CH11_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59929d9a7a7ec53027699752edfdafab" name="a59929d9a7a7ec53027699752edfdafab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59929d9a7a7ec53027699752edfdafab">&#9670;&#160;</a></span>PWM_CH11_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6c130985064d2886e712b019fbb65ad" name="ae6c130985064d2886e712b019fbb65ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c130985064d2886e712b019fbb65ad">&#9670;&#160;</a></span>PWM_CH11_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba69fb66e4989c4f49c2ac24dd63d340" name="aba69fb66e4989c4f49c2ac24dd63d340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba69fb66e4989c4f49c2ac24dd63d340">&#9670;&#160;</a></span>PWM_CH11_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588f842950871f119a2cf62940961090" name="a588f842950871f119a2cf62940961090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588f842950871f119a2cf62940961090">&#9670;&#160;</a></span>PWM_CH11_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7308b36ca610564edb136a14f256334" name="ac7308b36ca610564edb136a14f256334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7308b36ca610564edb136a14f256334">&#9670;&#160;</a></span>PWM_CH11_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab01d255bafcc26c57d1cf0aa193666eb" name="ab01d255bafcc26c57d1cf0aa193666eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01d255bafcc26c57d1cf0aa193666eb">&#9670;&#160;</a></span>PWM_CH11_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672c490ab04b4f60988bcf686ce91a55" name="a672c490ab04b4f60988bcf686ce91a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672c490ab04b4f60988bcf686ce91a55">&#9670;&#160;</a></span>PWM_CH11_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af30730dafb8e0def09be94427466ebd8" name="af30730dafb8e0def09be94427466ebd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30730dafb8e0def09be94427466ebd8">&#9670;&#160;</a></span>PWM_CH11_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b20b2623d9b6038464dcb3fa69c888" name="a11b20b2623d9b6038464dcb3fa69c888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b20b2623d9b6038464dcb3fa69c888">&#9670;&#160;</a></span>PWM_CH11_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba84f0ef8556ac438d5662d388f06c32" name="aba84f0ef8556ac438d5662d388f06c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba84f0ef8556ac438d5662d388f06c32">&#9670;&#160;</a></span>PWM_CH11_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae32aaad20c7e32bb6e5f3579ab1473" name="a7ae32aaad20c7e32bb6e5f3579ab1473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae32aaad20c7e32bb6e5f3579ab1473">&#9670;&#160;</a></span>PWM_CH11_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aada9b94a392b72cb4d9cb94e659e0231" name="aada9b94a392b72cb4d9cb94e659e0231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada9b94a392b72cb4d9cb94e659e0231">&#9670;&#160;</a></span>PWM_CH11_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6df89ade39f18c68cc8778f52b872ece" name="a6df89ade39f18c68cc8778f52b872ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df89ade39f18c68cc8778f52b872ece">&#9670;&#160;</a></span>PWM_CH11_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843d59f51329bb12dfe0a6d1f1b95e8e" name="a843d59f51329bb12dfe0a6d1f1b95e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843d59f51329bb12dfe0a6d1f1b95e8e">&#9670;&#160;</a></span>PWM_CH11_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f6c7bd4306a60086cfe74970e19910" name="a89f6c7bd4306a60086cfe74970e19910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f6c7bd4306a60086cfe74970e19910">&#9670;&#160;</a></span>PWM_CH11_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a119548081e7474f2e81f87df2b96e569" name="a119548081e7474f2e81f87df2b96e569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119548081e7474f2e81f87df2b96e569">&#9670;&#160;</a></span>PWM_CH11_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aad627a2d78b98e1d2572f6d5c64215" name="a9aad627a2d78b98e1d2572f6d5c64215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aad627a2d78b98e1d2572f6d5c64215">&#9670;&#160;</a></span>PWM_CH11_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac88b5a81860348631841d1cf15002686" name="ac88b5a81860348631841d1cf15002686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88b5a81860348631841d1cf15002686">&#9670;&#160;</a></span>PWM_CH11_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d9d38e9d13fc7310114cb805df57e47" name="a3d9d38e9d13fc7310114cb805df57e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9d38e9d13fc7310114cb805df57e47">&#9670;&#160;</a></span>PWM_CH11_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aba03688e5686935b10bf21ebd5c62c" name="a2aba03688e5686935b10bf21ebd5c62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aba03688e5686935b10bf21ebd5c62c">&#9670;&#160;</a></span>PWM_CH11_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa04d33302c512b1b225dd89e2e8c3df2" name="aa04d33302c512b1b225dd89e2e8c3df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04d33302c512b1b225dd89e2e8c3df2">&#9670;&#160;</a></span>PWM_CH11_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2130423b4200f558c3fe7dec555195d2" name="a2130423b4200f558c3fe7dec555195d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2130423b4200f558c3fe7dec555195d2">&#9670;&#160;</a></span>PWM_CH11_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51171a21817ab089fefea8f078890d71" name="a51171a21817ab089fefea8f078890d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51171a21817ab089fefea8f078890d71">&#9670;&#160;</a></span>PWM_CH11_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH11_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a405d6537cf5bf15fc569539493967437" name="a405d6537cf5bf15fc569539493967437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405d6537cf5bf15fc569539493967437">&#9670;&#160;</a></span>PWM_CH1_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326a1263a08d613438a6fb9370599009" name="a326a1263a08d613438a6fb9370599009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326a1263a08d613438a6fb9370599009">&#9670;&#160;</a></span>PWM_CH1_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a313e083961a93bd98f6f9c67b1fa9ae0" name="a313e083961a93bd98f6f9c67b1fa9ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313e083961a93bd98f6f9c67b1fa9ae0">&#9670;&#160;</a></span>PWM_CH1_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c10ec87c5616bd32b033a19a108614" name="a27c10ec87c5616bd32b033a19a108614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c10ec87c5616bd32b033a19a108614">&#9670;&#160;</a></span>PWM_CH1_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648686aec46751e28ffb733ac8b5eb8a" name="a648686aec46751e28ffb733ac8b5eb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648686aec46751e28ffb733ac8b5eb8a">&#9670;&#160;</a></span>PWM_CH1_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea8b0434bcd3f0d6e0ba473fa104a28b" name="aea8b0434bcd3f0d6e0ba473fa104a28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8b0434bcd3f0d6e0ba473fa104a28b">&#9670;&#160;</a></span>PWM_CH1_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ee030bd59cade768ff48081f216e2f" name="ae2ee030bd59cade768ff48081f216e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ee030bd59cade768ff48081f216e2f">&#9670;&#160;</a></span>PWM_CH1_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d64ad9ac4a4574da99a1ddf6674575a" name="a6d64ad9ac4a4574da99a1ddf6674575a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d64ad9ac4a4574da99a1ddf6674575a">&#9670;&#160;</a></span>PWM_CH1_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9066f0e0526e55f5b03a9d13e8296b" name="a8e9066f0e0526e55f5b03a9d13e8296b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9066f0e0526e55f5b03a9d13e8296b">&#9670;&#160;</a></span>PWM_CH1_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a2e4060f886165e00ff6fb485ab61d9" name="a9a2e4060f886165e00ff6fb485ab61d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2e4060f886165e00ff6fb485ab61d9">&#9670;&#160;</a></span>PWM_CH1_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ffe1a0f385b0548efb849a1b8dc7a8d" name="a8ffe1a0f385b0548efb849a1b8dc7a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffe1a0f385b0548efb849a1b8dc7a8d">&#9670;&#160;</a></span>PWM_CH1_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e97ffc97e36b9f0c21ed7f54e37abc" name="a87e97ffc97e36b9f0c21ed7f54e37abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e97ffc97e36b9f0c21ed7f54e37abc">&#9670;&#160;</a></span>PWM_CH1_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e9b398e51f5ff2770a8f3681b10e831" name="a2e9b398e51f5ff2770a8f3681b10e831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9b398e51f5ff2770a8f3681b10e831">&#9670;&#160;</a></span>PWM_CH1_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f4f7703667df284aa793245e0a27fe" name="af4f4f7703667df284aa793245e0a27fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f7703667df284aa793245e0a27fe">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad03d569c3369d8d5d3caab499f628a38" name="ad03d569c3369d8d5d3caab499f628a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03d569c3369d8d5d3caab499f628a38">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3103bcb623c8d5588de565376cdea356" name="a3103bcb623c8d5588de565376cdea356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3103bcb623c8d5588de565376cdea356">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33c01e246e9781b51386b981ff6e8eae" name="a33c01e246e9781b51386b981ff6e8eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c01e246e9781b51386b981ff6e8eae">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436b7cf7cca99026a1b296358545cb2f" name="a436b7cf7cca99026a1b296358545cb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436b7cf7cca99026a1b296358545cb2f">&#9670;&#160;</a></span>PWM_CH1_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab77b6327d976ad55f386110eb1f74549" name="ab77b6327d976ad55f386110eb1f74549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77b6327d976ad55f386110eb1f74549">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4344f597b551ade4c6dc8b17a9fb702" name="ab4344f597b551ade4c6dc8b17a9fb702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4344f597b551ade4c6dc8b17a9fb702">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0adb0c0c9ba9b2ca1474800a3947c85f" name="a0adb0c0c9ba9b2ca1474800a3947c85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adb0c0c9ba9b2ca1474800a3947c85f">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d73afec57fb21b5aba3b281f82f8b67" name="a7d73afec57fb21b5aba3b281f82f8b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d73afec57fb21b5aba3b281f82f8b67">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a327479a933df2bc3b49f5c9f187a3591" name="a327479a933df2bc3b49f5c9f187a3591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327479a933df2bc3b49f5c9f187a3591">&#9670;&#160;</a></span>PWM_CH1_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27eb3cc448ad6d17c5700525ecb8cc66" name="a27eb3cc448ad6d17c5700525ecb8cc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27eb3cc448ad6d17c5700525ecb8cc66">&#9670;&#160;</a></span>PWM_CH1_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5930ae3089b7f501e3cc9d7dae37da" name="aab5930ae3089b7f501e3cc9d7dae37da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5930ae3089b7f501e3cc9d7dae37da">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35a7479aa8555d99f0cce295641c02f4" name="a35a7479aa8555d99f0cce295641c02f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a7479aa8555d99f0cce295641c02f4">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37a219cb97e712b3f1fb43ee2d192d00" name="a37a219cb97e712b3f1fb43ee2d192d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a219cb97e712b3f1fb43ee2d192d00">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638231d4b2caeeee9ef179e521825cfe" name="a638231d4b2caeeee9ef179e521825cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638231d4b2caeeee9ef179e521825cfe">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78faee7f950f436eedd553b33cfcdb27" name="a78faee7f950f436eedd553b33cfcdb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78faee7f950f436eedd553b33cfcdb27">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4aa89b085bf257213b071b75cdd6833" name="ab4aa89b085bf257213b071b75cdd6833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4aa89b085bf257213b071b75cdd6833">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a82525355176fed87fab1806fe25898" name="a3a82525355176fed87fab1806fe25898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a82525355176fed87fab1806fe25898">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ad594d66f3cb7bc0d54fcab5c372f5" name="a59ad594d66f3cb7bc0d54fcab5c372f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ad594d66f3cb7bc0d54fcab5c372f5">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35795d01338dfd0824cb1188cca5317b" name="a35795d01338dfd0824cb1188cca5317b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35795d01338dfd0824cb1188cca5317b">&#9670;&#160;</a></span>PWM_CH1_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cfbec7e5a56827ea88cfcfcef70bfca" name="a6cfbec7e5a56827ea88cfcfcef70bfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfbec7e5a56827ea88cfcfcef70bfca">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d5cabfab6af7cde2497c450fcf17483" name="a0d5cabfab6af7cde2497c450fcf17483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5cabfab6af7cde2497c450fcf17483">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad087a3d862b5db899603594138df2475" name="ad087a3d862b5db899603594138df2475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad087a3d862b5db899603594138df2475">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8796df8272c42ce0c956004e50fc6c18" name="a8796df8272c42ce0c956004e50fc6c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8796df8272c42ce0c956004e50fc6c18">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87af3617657d5f2d636e618aa438ea33" name="a87af3617657d5f2d636e618aa438ea33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87af3617657d5f2d636e618aa438ea33">&#9670;&#160;</a></span>PWM_CH1_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4643aefed72135a1f87134e1f979500b" name="a4643aefed72135a1f87134e1f979500b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4643aefed72135a1f87134e1f979500b">&#9670;&#160;</a></span>PWM_CH1_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ac4e36c920a0702dc8de206633bdc4f" name="a9ac4e36c920a0702dc8de206633bdc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac4e36c920a0702dc8de206633bdc4f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a350a2316d34048d5bf652582e941396a" name="a350a2316d34048d5bf652582e941396a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350a2316d34048d5bf652582e941396a">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01112c684d706b154236ab0e55f846e1" name="a01112c684d706b154236ab0e55f846e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01112c684d706b154236ab0e55f846e1">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c5463ff55f300b159aa30b9c3bc7e7" name="a86c5463ff55f300b159aa30b9c3bc7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c5463ff55f300b159aa30b9c3bc7e7">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6b44d78cc11211c971a3b98967b05e5" name="ac6b44d78cc11211c971a3b98967b05e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b44d78cc11211c971a3b98967b05e5">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a93d10c89801e82a447487dad93fd84" name="a2a93d10c89801e82a447487dad93fd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a93d10c89801e82a447487dad93fd84">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1373e6bfecbd9d06d26319db7bb3d9f" name="ab1373e6bfecbd9d06d26319db7bb3d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1373e6bfecbd9d06d26319db7bb3d9f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a08df2f921313e55f0a3874b281979f" name="a4a08df2f921313e55f0a3874b281979f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a08df2f921313e55f0a3874b281979f">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9514ec2aadf9c6a5bd3a13a25371c272" name="a9514ec2aadf9c6a5bd3a13a25371c272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9514ec2aadf9c6a5bd3a13a25371c272">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656b05b5c70b2b1e38c7821163fb8d5d" name="a656b05b5c70b2b1e38c7821163fb8d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656b05b5c70b2b1e38c7821163fb8d5d">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c63a4d48dfe576197ac64bf3043d23" name="ac1c63a4d48dfe576197ac64bf3043d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c63a4d48dfe576197ac64bf3043d23">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a214a73f681e688a1cbb0e69bfb4a8786" name="a214a73f681e688a1cbb0e69bfb4a8786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214a73f681e688a1cbb0e69bfb4a8786">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb85d66b5b44257e57cea41145d3a3a9" name="adb85d66b5b44257e57cea41145d3a3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb85d66b5b44257e57cea41145d3a3a9">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac7dde7de0f620e81607cf103c36efc1" name="aac7dde7de0f620e81607cf103c36efc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7dde7de0f620e81607cf103c36efc1">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2831e61f29e557ebb79631f71905a3c8" name="a2831e61f29e557ebb79631f71905a3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2831e61f29e557ebb79631f71905a3c8">&#9670;&#160;</a></span>PWM_CH1_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3162743038d4af159abcd920d8621a" name="aab3162743038d4af159abcd920d8621a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3162743038d4af159abcd920d8621a">&#9670;&#160;</a></span>PWM_CH1_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad964b8a943d1fdf082beb1804e6bb121" name="ad964b8a943d1fdf082beb1804e6bb121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad964b8a943d1fdf082beb1804e6bb121">&#9670;&#160;</a></span>PWM_CH1_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d3fc6a28b8944a705db98bb2f409c3" name="a07d3fc6a28b8944a705db98bb2f409c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d3fc6a28b8944a705db98bb2f409c3">&#9670;&#160;</a></span>PWM_CH1_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2944f7e7f0e664bbe2e365629a157019" name="a2944f7e7f0e664bbe2e365629a157019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2944f7e7f0e664bbe2e365629a157019">&#9670;&#160;</a></span>PWM_CH1_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae084ec17f980d5b89751ce94af0d15c4" name="ae084ec17f980d5b89751ce94af0d15c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae084ec17f980d5b89751ce94af0d15c4">&#9670;&#160;</a></span>PWM_CH1_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab33c56b2c398ff7c5e27dfa547ac24" name="a5ab33c56b2c398ff7c5e27dfa547ac24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab33c56b2c398ff7c5e27dfa547ac24">&#9670;&#160;</a></span>PWM_CH1_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41272150fcb6cab40278fe9a26e75318" name="a41272150fcb6cab40278fe9a26e75318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41272150fcb6cab40278fe9a26e75318">&#9670;&#160;</a></span>PWM_CH1_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0feeb48bd18b0ad43e1f9ee062a7e618" name="a0feeb48bd18b0ad43e1f9ee062a7e618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0feeb48bd18b0ad43e1f9ee062a7e618">&#9670;&#160;</a></span>PWM_CH1_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8944701af682a55c72498263fb6ba67e" name="a8944701af682a55c72498263fb6ba67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8944701af682a55c72498263fb6ba67e">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac858cc642262059456a0dbcaf27a8df2" name="ac858cc642262059456a0dbcaf27a8df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac858cc642262059456a0dbcaf27a8df2">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a200c58d7a6c179efa22941a55378c169" name="a200c58d7a6c179efa22941a55378c169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200c58d7a6c179efa22941a55378c169">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99f46a021b72a5e5a1e5f908105bc312" name="a99f46a021b72a5e5a1e5f908105bc312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f46a021b72a5e5a1e5f908105bc312">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21bd21eae0e5449378bccb3758092b45" name="a21bd21eae0e5449378bccb3758092b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21bd21eae0e5449378bccb3758092b45">&#9670;&#160;</a></span>PWM_CH1_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608cc6db646d9f069e7763dde0f10f8f" name="a608cc6db646d9f069e7763dde0f10f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608cc6db646d9f069e7763dde0f10f8f">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af65c0bf2638da71dee225c8b3c225317" name="af65c0bf2638da71dee225c8b3c225317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65c0bf2638da71dee225c8b3c225317">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c9a03fd66ceecd91435ced987a3c39" name="a56c9a03fd66ceecd91435ced987a3c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c9a03fd66ceecd91435ced987a3c39">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb8127dab9911ec7ea554f50af8ffab" name="a4eb8127dab9911ec7ea554f50af8ffab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb8127dab9911ec7ea554f50af8ffab">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc4798f8a018fd46fa665a428321779a" name="adc4798f8a018fd46fa665a428321779a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4798f8a018fd46fa665a428321779a">&#9670;&#160;</a></span>PWM_CH1_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002c4ae6d0445dd36418649bbb530a25" name="a002c4ae6d0445dd36418649bbb530a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002c4ae6d0445dd36418649bbb530a25">&#9670;&#160;</a></span>PWM_CH1_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b21aa19eaa0ad8dc4fc430d5189359" name="a60b21aa19eaa0ad8dc4fc430d5189359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b21aa19eaa0ad8dc4fc430d5189359">&#9670;&#160;</a></span>PWM_CH1_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8028fadabe760e8b034f68a539f004b" name="ab8028fadabe760e8b034f68a539f004b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8028fadabe760e8b034f68a539f004b">&#9670;&#160;</a></span>PWM_CH1_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9107e75d0e427cb78fad24a123dc00ac" name="a9107e75d0e427cb78fad24a123dc00ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9107e75d0e427cb78fad24a123dc00ac">&#9670;&#160;</a></span>PWM_CH1_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac7b26b956ae93f7c0e2462d144a1953" name="aac7b26b956ae93f7c0e2462d144a1953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7b26b956ae93f7c0e2462d144a1953">&#9670;&#160;</a></span>PWM_CH1_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab286a1871e48de7b80f739381de8d1e2" name="ab286a1871e48de7b80f739381de8d1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab286a1871e48de7b80f739381de8d1e2">&#9670;&#160;</a></span>PWM_CH1_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af10b7634da38b9a01423f10b76896d15" name="af10b7634da38b9a01423f10b76896d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10b7634da38b9a01423f10b76896d15">&#9670;&#160;</a></span>PWM_CH1_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0f818cca0a5d4737a419ca0f08b229a" name="ae0f818cca0a5d4737a419ca0f08b229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f818cca0a5d4737a419ca0f08b229a">&#9670;&#160;</a></span>PWM_CH1_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH1_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52b3e053bf1f62dc3075144d346a09c8" name="a52b3e053bf1f62dc3075144d346a09c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b3e053bf1f62dc3075144d346a09c8">&#9670;&#160;</a></span>PWM_CH2_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332d1da050977895ab0b4fbda5696de9" name="a332d1da050977895ab0b4fbda5696de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332d1da050977895ab0b4fbda5696de9">&#9670;&#160;</a></span>PWM_CH2_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a4279005addfb06009490f2af5f915" name="a42a4279005addfb06009490f2af5f915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a4279005addfb06009490f2af5f915">&#9670;&#160;</a></span>PWM_CH2_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737fdfdc4b14a6b619d0ba9107cb5352" name="a737fdfdc4b14a6b619d0ba9107cb5352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737fdfdc4b14a6b619d0ba9107cb5352">&#9670;&#160;</a></span>PWM_CH2_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac79560a9040e726b4a3a190f5f801521" name="ac79560a9040e726b4a3a190f5f801521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79560a9040e726b4a3a190f5f801521">&#9670;&#160;</a></span>PWM_CH2_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89a62d26329b641704142965eb1cca0f" name="a89a62d26329b641704142965eb1cca0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a62d26329b641704142965eb1cca0f">&#9670;&#160;</a></span>PWM_CH2_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a276b72db9892b04dcbdc74cc734ae6f8" name="a276b72db9892b04dcbdc74cc734ae6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276b72db9892b04dcbdc74cc734ae6f8">&#9670;&#160;</a></span>PWM_CH2_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad100889726fe3409642be27a5ed6edbe" name="ad100889726fe3409642be27a5ed6edbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad100889726fe3409642be27a5ed6edbe">&#9670;&#160;</a></span>PWM_CH2_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceb667dcf64604b94fe86a9ea77b0d88" name="aceb667dcf64604b94fe86a9ea77b0d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb667dcf64604b94fe86a9ea77b0d88">&#9670;&#160;</a></span>PWM_CH2_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d476865e0bcb78c5155144883cc44d" name="ad0d476865e0bcb78c5155144883cc44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d476865e0bcb78c5155144883cc44d">&#9670;&#160;</a></span>PWM_CH2_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a1e6919e3beddf709465a3440d4876" name="a09a1e6919e3beddf709465a3440d4876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a1e6919e3beddf709465a3440d4876">&#9670;&#160;</a></span>PWM_CH2_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94b5d7c5a5cda85a1b99e1966ba3eba" name="ac94b5d7c5a5cda85a1b99e1966ba3eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94b5d7c5a5cda85a1b99e1966ba3eba">&#9670;&#160;</a></span>PWM_CH2_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0234c826013fd0e155f679881a26a4" name="a5a0234c826013fd0e155f679881a26a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0234c826013fd0e155f679881a26a4">&#9670;&#160;</a></span>PWM_CH2_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c89ddf448e9d390f4473bc13fea9ac" name="a41c89ddf448e9d390f4473bc13fea9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c89ddf448e9d390f4473bc13fea9ac">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a308e485baf0693006d27c8d4289aab6d" name="a308e485baf0693006d27c8d4289aab6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308e485baf0693006d27c8d4289aab6d">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c90114ac9797313bbee0c886a493a3" name="a26c90114ac9797313bbee0c886a493a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c90114ac9797313bbee0c886a493a3">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1e0bfa9b49c91761513b1fdf2adbc38" name="ae1e0bfa9b49c91761513b1fdf2adbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e0bfa9b49c91761513b1fdf2adbc38">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade972e3b4d1810e89105f20bb5df40c8" name="ade972e3b4d1810e89105f20bb5df40c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade972e3b4d1810e89105f20bb5df40c8">&#9670;&#160;</a></span>PWM_CH2_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed18918beae255a820cb69485f4d1805" name="aed18918beae255a820cb69485f4d1805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed18918beae255a820cb69485f4d1805">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af837ee272b3d0416d26ec530e8527d17" name="af837ee272b3d0416d26ec530e8527d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af837ee272b3d0416d26ec530e8527d17">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a478b019f77b28a33fe2cce4c8b439768" name="a478b019f77b28a33fe2cce4c8b439768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478b019f77b28a33fe2cce4c8b439768">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf08bbd920b5b7c495715cd7c985066" name="aaaf08bbd920b5b7c495715cd7c985066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf08bbd920b5b7c495715cd7c985066">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a7e4bc0e383eeed38d1dd254bed0a4" name="a32a7e4bc0e383eeed38d1dd254bed0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a7e4bc0e383eeed38d1dd254bed0a4">&#9670;&#160;</a></span>PWM_CH2_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff8135e1974d8103fed94a9ec661e63" name="a2ff8135e1974d8103fed94a9ec661e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff8135e1974d8103fed94a9ec661e63">&#9670;&#160;</a></span>PWM_CH2_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75569196b01fe5d5e38d823b9957ac94" name="a75569196b01fe5d5e38d823b9957ac94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75569196b01fe5d5e38d823b9957ac94">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c960dc0a7aea0b223818865420673cf" name="a2c960dc0a7aea0b223818865420673cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c960dc0a7aea0b223818865420673cf">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f2e8843aa8ddff86ee666b1bab015d" name="a07f2e8843aa8ddff86ee666b1bab015d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f2e8843aa8ddff86ee666b1bab015d">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a7f86e4f170657cddf1f9171d3a361" name="ab9a7f86e4f170657cddf1f9171d3a361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a7f86e4f170657cddf1f9171d3a361">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa3562597f2b5829c3a4323d4b36ef8e" name="afa3562597f2b5829c3a4323d4b36ef8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3562597f2b5829c3a4323d4b36ef8e">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af98ea8c2bf25e21a4ea73c3d58bbbc59" name="af98ea8c2bf25e21a4ea73c3d58bbbc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98ea8c2bf25e21a4ea73c3d58bbbc59">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a614a30bc2888d2083db2fa29e6f693fa" name="a614a30bc2888d2083db2fa29e6f693fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614a30bc2888d2083db2fa29e6f693fa">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7817776fa33d693e2fc445aae12045ce" name="a7817776fa33d693e2fc445aae12045ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7817776fa33d693e2fc445aae12045ce">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a885de65a1caa556c1e932a606d52e988" name="a885de65a1caa556c1e932a606d52e988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885de65a1caa556c1e932a606d52e988">&#9670;&#160;</a></span>PWM_CH2_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd30384940452158118f31db71018d5a" name="acd30384940452158118f31db71018d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd30384940452158118f31db71018d5a">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37b06261bf62eb82f5990d697c4c821b" name="a37b06261bf62eb82f5990d697c4c821b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b06261bf62eb82f5990d697c4c821b">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a9b5246330ea8c093c8e371c9e2a109" name="a9a9b5246330ea8c093c8e371c9e2a109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9b5246330ea8c093c8e371c9e2a109">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af34c04498b02351cef1dfb21b5cfcbc5" name="af34c04498b02351cef1dfb21b5cfcbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34c04498b02351cef1dfb21b5cfcbc5">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c39585c2d6d49c7cddc07ef67f6bac" name="ac8c39585c2d6d49c7cddc07ef67f6bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c39585c2d6d49c7cddc07ef67f6bac">&#9670;&#160;</a></span>PWM_CH2_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c9a4b36d84a0f29847092dc5f04525" name="aa9c9a4b36d84a0f29847092dc5f04525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c9a4b36d84a0f29847092dc5f04525">&#9670;&#160;</a></span>PWM_CH2_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea9ff8020d84a3821a9e1c754182a0b2" name="aea9ff8020d84a3821a9e1c754182a0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9ff8020d84a3821a9e1c754182a0b2">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adab0095669f29b75eb70ab11518347aa" name="adab0095669f29b75eb70ab11518347aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab0095669f29b75eb70ab11518347aa">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f073ebf1cd43f4114087a34753689e" name="ac9f073ebf1cd43f4114087a34753689e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f073ebf1cd43f4114087a34753689e">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a1f2972263859c1e65f259765bcdc7" name="aa3a1f2972263859c1e65f259765bcdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a1f2972263859c1e65f259765bcdc7">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e7ab89cf885375d67d7dda3a4fdff16" name="a4e7ab89cf885375d67d7dda3a4fdff16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7ab89cf885375d67d7dda3a4fdff16">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38736220b3f4cd0ac5c231dc566cca0e" name="a38736220b3f4cd0ac5c231dc566cca0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38736220b3f4cd0ac5c231dc566cca0e">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751196ff0559416611bc57484eb8a6c6" name="a751196ff0559416611bc57484eb8a6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751196ff0559416611bc57484eb8a6c6">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a894adb97cccd5631227c514e19f9bf91" name="a894adb97cccd5631227c514e19f9bf91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894adb97cccd5631227c514e19f9bf91">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2832d3d06b34c29db7ffd865f4cb369" name="aa2832d3d06b34c29db7ffd865f4cb369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2832d3d06b34c29db7ffd865f4cb369">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c8f6f242d4d84e7530ff5d4e5c1b1c" name="a55c8f6f242d4d84e7530ff5d4e5c1b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c8f6f242d4d84e7530ff5d4e5c1b1c">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3603d9bb4704fa535f0674f91e5e4376" name="a3603d9bb4704fa535f0674f91e5e4376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3603d9bb4704fa535f0674f91e5e4376">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0873aee6e6fdcb22b32b6e42dc648370" name="a0873aee6e6fdcb22b32b6e42dc648370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0873aee6e6fdcb22b32b6e42dc648370">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46bc76857da17e0008e8771927a2772" name="ac46bc76857da17e0008e8771927a2772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46bc76857da17e0008e8771927a2772">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47fa39379fbfd8232d4c1af953f9b61b" name="a47fa39379fbfd8232d4c1af953f9b61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fa39379fbfd8232d4c1af953f9b61b">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5cc69c5a9b3f9161c0739cb16f3d70" name="aed5cc69c5a9b3f9161c0739cb16f3d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5cc69c5a9b3f9161c0739cb16f3d70">&#9670;&#160;</a></span>PWM_CH2_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b364399b3a07b8e64706539b38766e7" name="a9b364399b3a07b8e64706539b38766e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b364399b3a07b8e64706539b38766e7">&#9670;&#160;</a></span>PWM_CH2_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2dc76c5e90633d2c743ec2e743e3188" name="ac2dc76c5e90633d2c743ec2e743e3188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2dc76c5e90633d2c743ec2e743e3188">&#9670;&#160;</a></span>PWM_CH2_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc50de6508c58e085570ce899f308464" name="acc50de6508c58e085570ce899f308464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc50de6508c58e085570ce899f308464">&#9670;&#160;</a></span>PWM_CH2_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf3864a0e2e3cdf71951c6909903224e" name="aaf3864a0e2e3cdf71951c6909903224e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3864a0e2e3cdf71951c6909903224e">&#9670;&#160;</a></span>PWM_CH2_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2015502f067f2d07da088defad367b67" name="a2015502f067f2d07da088defad367b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2015502f067f2d07da088defad367b67">&#9670;&#160;</a></span>PWM_CH2_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbb096fe40496286553dd533986cb6a6" name="afbb096fe40496286553dd533986cb6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb096fe40496286553dd533986cb6a6">&#9670;&#160;</a></span>PWM_CH2_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9594c65ebc55b501341ccf98e292274" name="ad9594c65ebc55b501341ccf98e292274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9594c65ebc55b501341ccf98e292274">&#9670;&#160;</a></span>PWM_CH2_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1973cf81b8c9bb4bf69f76eadd7003" name="a6a1973cf81b8c9bb4bf69f76eadd7003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1973cf81b8c9bb4bf69f76eadd7003">&#9670;&#160;</a></span>PWM_CH2_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed0d33aacecb2a7e1f93cbd8080ffde6" name="aed0d33aacecb2a7e1f93cbd8080ffde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0d33aacecb2a7e1f93cbd8080ffde6">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6beca144a9a283736c666f520205ad52" name="a6beca144a9a283736c666f520205ad52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6beca144a9a283736c666f520205ad52">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e551b46df8da9b63317bc6bcc427f8a" name="a9e551b46df8da9b63317bc6bcc427f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e551b46df8da9b63317bc6bcc427f8a">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b94230c455e1947597c2a943354d24e" name="a3b94230c455e1947597c2a943354d24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b94230c455e1947597c2a943354d24e">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b80233601bab17a3dc689774727e1b0" name="a6b80233601bab17a3dc689774727e1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b80233601bab17a3dc689774727e1b0">&#9670;&#160;</a></span>PWM_CH2_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a272a70f9f4e20665e71d2b38d97ad180" name="a272a70f9f4e20665e71d2b38d97ad180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272a70f9f4e20665e71d2b38d97ad180">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e24d40bc648b0ce1bb9ef110f3e3738" name="a0e24d40bc648b0ce1bb9ef110f3e3738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e24d40bc648b0ce1bb9ef110f3e3738">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0b8e7efcdb2f96d0596bfd94b6bdc4a" name="aa0b8e7efcdb2f96d0596bfd94b6bdc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b8e7efcdb2f96d0596bfd94b6bdc4a">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6ef6393e5cd52a40b2745ecdc2745b6" name="ad6ef6393e5cd52a40b2745ecdc2745b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ef6393e5cd52a40b2745ecdc2745b6">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb950797f9e02a08bff015e25b94d16" name="a8bb950797f9e02a08bff015e25b94d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb950797f9e02a08bff015e25b94d16">&#9670;&#160;</a></span>PWM_CH2_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6a7d8d4e94bc298bd90bc0c512479f" name="acf6a7d8d4e94bc298bd90bc0c512479f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6a7d8d4e94bc298bd90bc0c512479f">&#9670;&#160;</a></span>PWM_CH2_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a6d407f1a770ea4219617e1aa82fa6" name="a50a6d407f1a770ea4219617e1aa82fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a6d407f1a770ea4219617e1aa82fa6">&#9670;&#160;</a></span>PWM_CH2_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a690a6dc971e96c062cbacbb42089e557" name="a690a6dc971e96c062cbacbb42089e557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690a6dc971e96c062cbacbb42089e557">&#9670;&#160;</a></span>PWM_CH2_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29d70b57f5355c0669e44c000bdf5ba" name="ac29d70b57f5355c0669e44c000bdf5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29d70b57f5355c0669e44c000bdf5ba">&#9670;&#160;</a></span>PWM_CH2_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f76ed79d06278b21286f38c0bb7c0a7" name="a4f76ed79d06278b21286f38c0bb7c0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f76ed79d06278b21286f38c0bb7c0a7">&#9670;&#160;</a></span>PWM_CH2_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eafcea4f1cc09e0fd5538ea86303a01" name="a2eafcea4f1cc09e0fd5538ea86303a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eafcea4f1cc09e0fd5538ea86303a01">&#9670;&#160;</a></span>PWM_CH2_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8026b653527962705b5d80990abf92a3" name="a8026b653527962705b5d80990abf92a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8026b653527962705b5d80990abf92a3">&#9670;&#160;</a></span>PWM_CH2_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a538d9882fcf39e29ad69fddadf0a6d8d" name="a538d9882fcf39e29ad69fddadf0a6d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538d9882fcf39e29ad69fddadf0a6d8d">&#9670;&#160;</a></span>PWM_CH2_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH2_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a040a0d10c44fbbe72ac2900d0faeb90a" name="a040a0d10c44fbbe72ac2900d0faeb90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040a0d10c44fbbe72ac2900d0faeb90a">&#9670;&#160;</a></span>PWM_CH3_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadfc36fcffc1d43168f82ec0320e675f" name="aadfc36fcffc1d43168f82ec0320e675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfc36fcffc1d43168f82ec0320e675f">&#9670;&#160;</a></span>PWM_CH3_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad21d1e6518b2c57a50ee62b9afd08c82" name="ad21d1e6518b2c57a50ee62b9afd08c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21d1e6518b2c57a50ee62b9afd08c82">&#9670;&#160;</a></span>PWM_CH3_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71d604852e8cf1e27baa7e433447bf8" name="ac71d604852e8cf1e27baa7e433447bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71d604852e8cf1e27baa7e433447bf8">&#9670;&#160;</a></span>PWM_CH3_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaabb24994a2c34e1c9f4efa73c9827c3" name="aaabb24994a2c34e1c9f4efa73c9827c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabb24994a2c34e1c9f4efa73c9827c3">&#9670;&#160;</a></span>PWM_CH3_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a098834a2dce28652ce8f65a5dfcbcc0c" name="a098834a2dce28652ce8f65a5dfcbcc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098834a2dce28652ce8f65a5dfcbcc0c">&#9670;&#160;</a></span>PWM_CH3_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24006b9ee5708dfb96dc9de72b5e1523" name="a24006b9ee5708dfb96dc9de72b5e1523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24006b9ee5708dfb96dc9de72b5e1523">&#9670;&#160;</a></span>PWM_CH3_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a051aef22cb428394b237be20c90412a1" name="a051aef22cb428394b237be20c90412a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051aef22cb428394b237be20c90412a1">&#9670;&#160;</a></span>PWM_CH3_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22b8246a41ec5b65a863ff89e61a12a" name="af22b8246a41ec5b65a863ff89e61a12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22b8246a41ec5b65a863ff89e61a12a">&#9670;&#160;</a></span>PWM_CH3_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bce4a8d87ae33317294136d3effb00a" name="a2bce4a8d87ae33317294136d3effb00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bce4a8d87ae33317294136d3effb00a">&#9670;&#160;</a></span>PWM_CH3_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c249b4d70600fb2aff7f454a748443f" name="a1c249b4d70600fb2aff7f454a748443f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c249b4d70600fb2aff7f454a748443f">&#9670;&#160;</a></span>PWM_CH3_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebaf7fa59876b49dc80b13877d555842" name="aebaf7fa59876b49dc80b13877d555842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebaf7fa59876b49dc80b13877d555842">&#9670;&#160;</a></span>PWM_CH3_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54759ffd7faa4c2c7750548f9a19461f" name="a54759ffd7faa4c2c7750548f9a19461f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54759ffd7faa4c2c7750548f9a19461f">&#9670;&#160;</a></span>PWM_CH3_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab7defe583f2fb202db8d28cb3a0f8e7" name="aab7defe583f2fb202db8d28cb3a0f8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7defe583f2fb202db8d28cb3a0f8e7">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16db3879ceaca3a68de65b90a86e804" name="aa16db3879ceaca3a68de65b90a86e804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16db3879ceaca3a68de65b90a86e804">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d47d4c98386a581b36a7075f92d5e92" name="a5d47d4c98386a581b36a7075f92d5e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d47d4c98386a581b36a7075f92d5e92">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2478e60655fe8238e66c6c64670ffee" name="ae2478e60655fe8238e66c6c64670ffee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2478e60655fe8238e66c6c64670ffee">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ce69a729cc2bdafa35db2ba2232b7c" name="a84ce69a729cc2bdafa35db2ba2232b7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ce69a729cc2bdafa35db2ba2232b7c">&#9670;&#160;</a></span>PWM_CH3_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17db85fed46ccc4fd2872bcfbf657833" name="a17db85fed46ccc4fd2872bcfbf657833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17db85fed46ccc4fd2872bcfbf657833">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a138b0ffb56bddbae67695d4f4f1cec1d" name="a138b0ffb56bddbae67695d4f4f1cec1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138b0ffb56bddbae67695d4f4f1cec1d">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad30097fbe2bcfb7603ab0064eaafc72a" name="ad30097fbe2bcfb7603ab0064eaafc72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30097fbe2bcfb7603ab0064eaafc72a">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7449da81a6f9feef9fee780095092c" name="afd7449da81a6f9feef9fee780095092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7449da81a6f9feef9fee780095092c">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a525cbe5f0a73973722489a7089ceb011" name="a525cbe5f0a73973722489a7089ceb011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525cbe5f0a73973722489a7089ceb011">&#9670;&#160;</a></span>PWM_CH3_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00a34787c0dcbbbe4fb81239a161026" name="ac00a34787c0dcbbbe4fb81239a161026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00a34787c0dcbbbe4fb81239a161026">&#9670;&#160;</a></span>PWM_CH3_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fb6a7ac7f2d808806c26193567aa3f" name="a34fb6a7ac7f2d808806c26193567aa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fb6a7ac7f2d808806c26193567aa3f">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a146003062da777acda69dff4ff74ed87" name="a146003062da777acda69dff4ff74ed87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146003062da777acda69dff4ff74ed87">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae834f0bd74114a635196c1758e0ac638" name="ae834f0bd74114a635196c1758e0ac638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae834f0bd74114a635196c1758e0ac638">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98290257e76fb3ff32cc1cda3278c0c6" name="a98290257e76fb3ff32cc1cda3278c0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98290257e76fb3ff32cc1cda3278c0c6">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b83282630c6721798d4766ef4a4455" name="ac0b83282630c6721798d4766ef4a4455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b83282630c6721798d4766ef4a4455">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9aa3b0f7a9bfc6a09a6300e9a636a85" name="ac9aa3b0f7a9bfc6a09a6300e9a636a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9aa3b0f7a9bfc6a09a6300e9a636a85">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af02958d323acf10bff32b4479f48255d" name="af02958d323acf10bff32b4479f48255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02958d323acf10bff32b4479f48255d">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d6c1049c8aead118a6771d6b7a978ff" name="a0d6c1049c8aead118a6771d6b7a978ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6c1049c8aead118a6771d6b7a978ff">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2574bed82aed678ffe27b188d82fab0e" name="a2574bed82aed678ffe27b188d82fab0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2574bed82aed678ffe27b188d82fab0e">&#9670;&#160;</a></span>PWM_CH3_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ed7067175bd79de88f0f60508c803d" name="a32ed7067175bd79de88f0f60508c803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ed7067175bd79de88f0f60508c803d">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31ebc62462a4a9e75b3a52787778e3d6" name="a31ebc62462a4a9e75b3a52787778e3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ebc62462a4a9e75b3a52787778e3d6">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7418beb31d5536e1ed4638f81f40c86d" name="a7418beb31d5536e1ed4638f81f40c86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7418beb31d5536e1ed4638f81f40c86d">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c29d7f0832a1a3b2ba845a8e913b9a" name="a69c29d7f0832a1a3b2ba845a8e913b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29d7f0832a1a3b2ba845a8e913b9a">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa897c9504c9c97e53b140d6c1373f319" name="aa897c9504c9c97e53b140d6c1373f319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa897c9504c9c97e53b140d6c1373f319">&#9670;&#160;</a></span>PWM_CH3_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f8c8f5c23f9e541c3d094b4e83a787" name="ad6f8c8f5c23f9e541c3d094b4e83a787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f8c8f5c23f9e541c3d094b4e83a787">&#9670;&#160;</a></span>PWM_CH3_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6dcc0110229c702f8e38c1a9159607" name="aed6dcc0110229c702f8e38c1a9159607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6dcc0110229c702f8e38c1a9159607">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a717076e048cd3c773dd1378b9f869b78" name="a717076e048cd3c773dd1378b9f869b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a717076e048cd3c773dd1378b9f869b78">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdc59fe142179129b3a6f0b451e767d7" name="afdc59fe142179129b3a6f0b451e767d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc59fe142179129b3a6f0b451e767d7">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8882b720f568cca63bee3d4c1ca96a60" name="a8882b720f568cca63bee3d4c1ca96a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8882b720f568cca63bee3d4c1ca96a60">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8256d0496edf8d70392f5535ed2bd0df" name="a8256d0496edf8d70392f5535ed2bd0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8256d0496edf8d70392f5535ed2bd0df">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a484eb38f3266fb8f2ace30f7b44982ea" name="a484eb38f3266fb8f2ace30f7b44982ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484eb38f3266fb8f2ace30f7b44982ea">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc5dd8572a5cf689ef612b6b530c521b" name="afc5dd8572a5cf689ef612b6b530c521b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5dd8572a5cf689ef612b6b530c521b">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba10834ffc52e9976a101639c075698f" name="aba10834ffc52e9976a101639c075698f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba10834ffc52e9976a101639c075698f">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e89a07939d9dd6ad0de0eaae1121a09" name="a9e89a07939d9dd6ad0de0eaae1121a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e89a07939d9dd6ad0de0eaae1121a09">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac5eac9511092ab47dc5efefc62f6788" name="aac5eac9511092ab47dc5efefc62f6788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5eac9511092ab47dc5efefc62f6788">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83f594f6db2c991a56a02cb83844d38d" name="a83f594f6db2c991a56a02cb83844d38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f594f6db2c991a56a02cb83844d38d">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151dff91d83cb135bbd4c741244f9e51" name="a151dff91d83cb135bbd4c741244f9e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151dff91d83cb135bbd4c741244f9e51">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea5036f46d849faf50de72fa8da81ff8" name="aea5036f46d849faf50de72fa8da81ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5036f46d849faf50de72fa8da81ff8">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b8451a1189b280fae463d3cfd1af36e" name="a6b8451a1189b280fae463d3cfd1af36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8451a1189b280fae463d3cfd1af36e">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2d887d8ad7f27e4c675759eeb924848" name="ac2d887d8ad7f27e4c675759eeb924848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d887d8ad7f27e4c675759eeb924848">&#9670;&#160;</a></span>PWM_CH3_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7fb96b9cc41ade03b922e887ade2915" name="ab7fb96b9cc41ade03b922e887ade2915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fb96b9cc41ade03b922e887ade2915">&#9670;&#160;</a></span>PWM_CH3_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dbb12a8ab94fe244b1dc4d478382831" name="a4dbb12a8ab94fe244b1dc4d478382831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbb12a8ab94fe244b1dc4d478382831">&#9670;&#160;</a></span>PWM_CH3_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ac23de666303c1efdc88a8a8caf37ca" name="a4ac23de666303c1efdc88a8a8caf37ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac23de666303c1efdc88a8a8caf37ca">&#9670;&#160;</a></span>PWM_CH3_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a63b7f71728eb330d31ef13d87406d" name="a07a63b7f71728eb330d31ef13d87406d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a63b7f71728eb330d31ef13d87406d">&#9670;&#160;</a></span>PWM_CH3_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81876ea182ebbbcdbc2eeaee41317b63" name="a81876ea182ebbbcdbc2eeaee41317b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81876ea182ebbbcdbc2eeaee41317b63">&#9670;&#160;</a></span>PWM_CH3_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c12364337263889e62e9207ff467e27" name="a3c12364337263889e62e9207ff467e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c12364337263889e62e9207ff467e27">&#9670;&#160;</a></span>PWM_CH3_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e93ca8c38476ca33a52bfdf7b079c2" name="a92e93ca8c38476ca33a52bfdf7b079c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e93ca8c38476ca33a52bfdf7b079c2">&#9670;&#160;</a></span>PWM_CH3_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a869f02df838c8723754bdbb52ac8bac9" name="a869f02df838c8723754bdbb52ac8bac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869f02df838c8723754bdbb52ac8bac9">&#9670;&#160;</a></span>PWM_CH3_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bbea6e222b9b04417719b365d8e2e6c" name="a1bbea6e222b9b04417719b365d8e2e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbea6e222b9b04417719b365d8e2e6c">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d66c23294273a7c79ad033cbfcae0bd" name="a5d66c23294273a7c79ad033cbfcae0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d66c23294273a7c79ad033cbfcae0bd">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbf39e70bd52d09f63704196a1681ab5" name="afbf39e70bd52d09f63704196a1681ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf39e70bd52d09f63704196a1681ab5">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa9fd9d844da822287ebfab44e587bf" name="a7aa9fd9d844da822287ebfab44e587bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa9fd9d844da822287ebfab44e587bf">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ee5cd4cf5cc2ad583cb997c544673b" name="a90ee5cd4cf5cc2ad583cb997c544673b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ee5cd4cf5cc2ad583cb997c544673b">&#9670;&#160;</a></span>PWM_CH3_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a273cce77e5a8e7c6cd55de6aa90059" name="a2a273cce77e5a8e7c6cd55de6aa90059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a273cce77e5a8e7c6cd55de6aa90059">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace04084276920262e798b54297f8e506" name="ace04084276920262e798b54297f8e506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace04084276920262e798b54297f8e506">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925673330c7e5725f8ad36f97680e8e5" name="a925673330c7e5725f8ad36f97680e8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925673330c7e5725f8ad36f97680e8e5">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada87237eecc773e4498cd7090a9e16fa" name="ada87237eecc773e4498cd7090a9e16fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada87237eecc773e4498cd7090a9e16fa">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad140cba0c2d19d0f9576e6595a6f9ccd" name="ad140cba0c2d19d0f9576e6595a6f9ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad140cba0c2d19d0f9576e6595a6f9ccd">&#9670;&#160;</a></span>PWM_CH3_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbf6387abc323ec049d7dfffd8fcc2b" name="accbf6387abc323ec049d7dfffd8fcc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbf6387abc323ec049d7dfffd8fcc2b">&#9670;&#160;</a></span>PWM_CH3_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac02a2505b88942ce51840aed262f06f9" name="ac02a2505b88942ce51840aed262f06f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02a2505b88942ce51840aed262f06f9">&#9670;&#160;</a></span>PWM_CH3_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c472d2d9577d621fa9ae26dec6a7adf" name="a4c472d2d9577d621fa9ae26dec6a7adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c472d2d9577d621fa9ae26dec6a7adf">&#9670;&#160;</a></span>PWM_CH3_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae31607b2c4f5ef9b2fd27f899809fdc8" name="ae31607b2c4f5ef9b2fd27f899809fdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31607b2c4f5ef9b2fd27f899809fdc8">&#9670;&#160;</a></span>PWM_CH3_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f30531e7c7aaefd18d303910339f55" name="ae6f30531e7c7aaefd18d303910339f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f30531e7c7aaefd18d303910339f55">&#9670;&#160;</a></span>PWM_CH3_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf83eeaba5b2c09218a232e304ee925" name="a8bf83eeaba5b2c09218a232e304ee925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf83eeaba5b2c09218a232e304ee925">&#9670;&#160;</a></span>PWM_CH3_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec6d6088b4ae83fd38608ba2c4f68f5" name="a1ec6d6088b4ae83fd38608ba2c4f68f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec6d6088b4ae83fd38608ba2c4f68f5">&#9670;&#160;</a></span>PWM_CH3_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6da9682e1c6b6536c7666264e21652f2" name="a6da9682e1c6b6536c7666264e21652f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da9682e1c6b6536c7666264e21652f2">&#9670;&#160;</a></span>PWM_CH3_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH3_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac29ff9893d56a25e3aa0a9d150385886" name="ac29ff9893d56a25e3aa0a9d150385886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29ff9893d56a25e3aa0a9d150385886">&#9670;&#160;</a></span>PWM_CH4_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa93a5523191a374ff0818ab87f35b3" name="aefa93a5523191a374ff0818ab87f35b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa93a5523191a374ff0818ab87f35b3">&#9670;&#160;</a></span>PWM_CH4_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0cc38cf5e79b4b052495de3f944949" name="abf0cc38cf5e79b4b052495de3f944949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0cc38cf5e79b4b052495de3f944949">&#9670;&#160;</a></span>PWM_CH4_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d762a327fd82115452b6758badf5e9d" name="a4d762a327fd82115452b6758badf5e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d762a327fd82115452b6758badf5e9d">&#9670;&#160;</a></span>PWM_CH4_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69fd50516916a03ae98f19e73c806ce5" name="a69fd50516916a03ae98f19e73c806ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fd50516916a03ae98f19e73c806ce5">&#9670;&#160;</a></span>PWM_CH4_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35679cd456bef5fa6d144e8a90eedd63" name="a35679cd456bef5fa6d144e8a90eedd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35679cd456bef5fa6d144e8a90eedd63">&#9670;&#160;</a></span>PWM_CH4_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179da6623c25d8a3d23435c02df76410" name="a179da6623c25d8a3d23435c02df76410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179da6623c25d8a3d23435c02df76410">&#9670;&#160;</a></span>PWM_CH4_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a17f94dfec3f06d4a8d0a0faeda40f" name="aa6a17f94dfec3f06d4a8d0a0faeda40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a17f94dfec3f06d4a8d0a0faeda40f">&#9670;&#160;</a></span>PWM_CH4_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a37c7974ade06b44898a1f8658803" name="a323a37c7974ade06b44898a1f8658803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a37c7974ade06b44898a1f8658803">&#9670;&#160;</a></span>PWM_CH4_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e12f197c2a700a1eab01bf81ae1588b" name="a8e12f197c2a700a1eab01bf81ae1588b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e12f197c2a700a1eab01bf81ae1588b">&#9670;&#160;</a></span>PWM_CH4_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e8948a808d8d48d8685d550cccc461d" name="a3e8948a808d8d48d8685d550cccc461d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8948a808d8d48d8685d550cccc461d">&#9670;&#160;</a></span>PWM_CH4_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e71f5d562e8cfe6e24045c26dfdca56" name="a4e71f5d562e8cfe6e24045c26dfdca56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e71f5d562e8cfe6e24045c26dfdca56">&#9670;&#160;</a></span>PWM_CH4_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a425b661d50b9061cbdf38611e84f56c5" name="a425b661d50b9061cbdf38611e84f56c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425b661d50b9061cbdf38611e84f56c5">&#9670;&#160;</a></span>PWM_CH4_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca2e6625dd10612654a8ae4cc5ca9815" name="aca2e6625dd10612654a8ae4cc5ca9815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2e6625dd10612654a8ae4cc5ca9815">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a064b23835ec83c8927568d8a8ff2d816" name="a064b23835ec83c8927568d8a8ff2d816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064b23835ec83c8927568d8a8ff2d816">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace6ad6c8285afc635e29e336adda720d" name="ace6ad6c8285afc635e29e336adda720d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace6ad6c8285afc635e29e336adda720d">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a192adf950eb015e057800844754fd" name="ae1a192adf950eb015e057800844754fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a192adf950eb015e057800844754fd">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06da7eb370e902d07b1579201feb52f" name="ab06da7eb370e902d07b1579201feb52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06da7eb370e902d07b1579201feb52f">&#9670;&#160;</a></span>PWM_CH4_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac739cea03f784aab18632a74a7050b37" name="ac739cea03f784aab18632a74a7050b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac739cea03f784aab18632a74a7050b37">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a171b306f5f299a6c3fe75e800d83582e" name="a171b306f5f299a6c3fe75e800d83582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171b306f5f299a6c3fe75e800d83582e">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e8f57f6850da4d4d9a1b514e3111c66" name="a2e8f57f6850da4d4d9a1b514e3111c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8f57f6850da4d4d9a1b514e3111c66">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbfbc5daee75914b20b183bcad98fbf8" name="abbfbc5daee75914b20b183bcad98fbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfbc5daee75914b20b183bcad98fbf8">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72308e62e5ece2abd86cb116a651b870" name="a72308e62e5ece2abd86cb116a651b870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72308e62e5ece2abd86cb116a651b870">&#9670;&#160;</a></span>PWM_CH4_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6c5260d1d87fa08ebc5fe9dad28beb7" name="aa6c5260d1d87fa08ebc5fe9dad28beb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c5260d1d87fa08ebc5fe9dad28beb7">&#9670;&#160;</a></span>PWM_CH4_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9ffc58885d43e0076fb53bdf36c969e" name="ac9ffc58885d43e0076fb53bdf36c969e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ffc58885d43e0076fb53bdf36c969e">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95b24c4317fc4d23c9bd93f8c9a39176" name="a95b24c4317fc4d23c9bd93f8c9a39176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b24c4317fc4d23c9bd93f8c9a39176">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6dbac6dcb9035a7edb807e98b51f414" name="ad6dbac6dcb9035a7edb807e98b51f414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6dbac6dcb9035a7edb807e98b51f414">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c14d8d9ebfec9da98e5fbf00a0bb5cc" name="a9c14d8d9ebfec9da98e5fbf00a0bb5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c14d8d9ebfec9da98e5fbf00a0bb5cc">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d5eac6e434698cc5d3b2e0362bb9ba" name="ab3d5eac6e434698cc5d3b2e0362bb9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d5eac6e434698cc5d3b2e0362bb9ba">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8" name="a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efe0e3ea5a1e35e1a2ddbc51fdbdcf8">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeecd0b044e1e3fae293e4533e4741efe" name="aeecd0b044e1e3fae293e4533e4741efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecd0b044e1e3fae293e4533e4741efe">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab03768cb449615c3a40f34d7c974999a" name="ab03768cb449615c3a40f34d7c974999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03768cb449615c3a40f34d7c974999a">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc1b9847c30ecc3f68f7a2630d594385" name="acc1b9847c30ecc3f68f7a2630d594385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1b9847c30ecc3f68f7a2630d594385">&#9670;&#160;</a></span>PWM_CH4_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f78b4ddf5013c1b0784a3f96243880c" name="a7f78b4ddf5013c1b0784a3f96243880c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f78b4ddf5013c1b0784a3f96243880c">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0b68973697395654590a813a0a2f09" name="a3e0b68973697395654590a813a0a2f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0b68973697395654590a813a0a2f09">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a833be7a0d0bc98cb910d71f9fb18dd19" name="a833be7a0d0bc98cb910d71f9fb18dd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833be7a0d0bc98cb910d71f9fb18dd19">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5884d6ebeaa3b08a7c54bff9e9b0a946" name="a5884d6ebeaa3b08a7c54bff9e9b0a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5884d6ebeaa3b08a7c54bff9e9b0a946">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaeb09e35da9531f603af5d5e83c6fc5e" name="aaeb09e35da9531f603af5d5e83c6fc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb09e35da9531f603af5d5e83c6fc5e">&#9670;&#160;</a></span>PWM_CH4_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8dc2e21cb1764ce9962b6e7b2bb4ac" name="a1e8dc2e21cb1764ce9962b6e7b2bb4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8dc2e21cb1764ce9962b6e7b2bb4ac">&#9670;&#160;</a></span>PWM_CH4_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e58cf85df06d77853402d21fa610008" name="a3e58cf85df06d77853402d21fa610008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e58cf85df06d77853402d21fa610008">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a2028d1d4152c13453409656de0ac65" name="a4a2028d1d4152c13453409656de0ac65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2028d1d4152c13453409656de0ac65">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7722b762df53c5dee4430fc0bba6702a" name="a7722b762df53c5dee4430fc0bba6702a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7722b762df53c5dee4430fc0bba6702a">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c271db2326ff02a3ab7c9226fa8e72" name="ad1c271db2326ff02a3ab7c9226fa8e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c271db2326ff02a3ab7c9226fa8e72">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85857607922738b58098da9977f3bf28" name="a85857607922738b58098da9977f3bf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85857607922738b58098da9977f3bf28">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68cdffa4182863b781b53527a97343f0" name="a68cdffa4182863b781b53527a97343f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cdffa4182863b781b53527a97343f0">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6b09416a4802c3a1f73b77f25a522a" name="adf6b09416a4802c3a1f73b77f25a522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6b09416a4802c3a1f73b77f25a522a">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4ef73c8c76614ad4d6228081b488ed7" name="ab4ef73c8c76614ad4d6228081b488ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ef73c8c76614ad4d6228081b488ed7">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9288dd523b42ecbc7f4083e15de47ca" name="af9288dd523b42ecbc7f4083e15de47ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9288dd523b42ecbc7f4083e15de47ca">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa14ecd507a9043a048e7c39d1ddf60" name="a9fa14ecd507a9043a048e7c39d1ddf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa14ecd507a9043a048e7c39d1ddf60">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1b06f9f4be2ebbb26d9a335bf6bff0d" name="aa1b06f9f4be2ebbb26d9a335bf6bff0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b06f9f4be2ebbb26d9a335bf6bff0d">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c53475fe20bb33e8587133696620896" name="a0c53475fe20bb33e8587133696620896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c53475fe20bb33e8587133696620896">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b409cc4448459f0247cb2b218beb0bf" name="a4b409cc4448459f0247cb2b218beb0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b409cc4448459f0247cb2b218beb0bf">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c96b9d5a837e9f6d48728114009cb7" name="a79c96b9d5a837e9f6d48728114009cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c96b9d5a837e9f6d48728114009cb7">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9099be794753ef2ffcee7f6bc397c6bc" name="a9099be794753ef2ffcee7f6bc397c6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9099be794753ef2ffcee7f6bc397c6bc">&#9670;&#160;</a></span>PWM_CH4_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815b5ae267f9bae962f634c82063265c" name="a815b5ae267f9bae962f634c82063265c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815b5ae267f9bae962f634c82063265c">&#9670;&#160;</a></span>PWM_CH4_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5796d828908d4815fa8ba54d4286860" name="af5796d828908d4815fa8ba54d4286860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5796d828908d4815fa8ba54d4286860">&#9670;&#160;</a></span>PWM_CH4_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8ff7709c6c161137d762af99809ee12" name="af8ff7709c6c161137d762af99809ee12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ff7709c6c161137d762af99809ee12">&#9670;&#160;</a></span>PWM_CH4_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada33162efe1eccd7f6e531eb534c26ea" name="ada33162efe1eccd7f6e531eb534c26ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada33162efe1eccd7f6e531eb534c26ea">&#9670;&#160;</a></span>PWM_CH4_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f8e4752b5be358db4f215efe7a28997" name="a4f8e4752b5be358db4f215efe7a28997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8e4752b5be358db4f215efe7a28997">&#9670;&#160;</a></span>PWM_CH4_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f494ddef49eddb564e548cd2778a948" name="a1f494ddef49eddb564e548cd2778a948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f494ddef49eddb564e548cd2778a948">&#9670;&#160;</a></span>PWM_CH4_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0ebe79b4ee6b7762805ad0fdddf87c" name="a5b0ebe79b4ee6b7762805ad0fdddf87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0ebe79b4ee6b7762805ad0fdddf87c">&#9670;&#160;</a></span>PWM_CH4_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2091023324a2b80cdef368b41b969def" name="a2091023324a2b80cdef368b41b969def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2091023324a2b80cdef368b41b969def">&#9670;&#160;</a></span>PWM_CH4_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9bbec64b56f8780db22ab32bbf6b3b" name="aaf9bbec64b56f8780db22ab32bbf6b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9bbec64b56f8780db22ab32bbf6b3b">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f76cfd8d6bca5a89225595a64370de7" name="a4f76cfd8d6bca5a89225595a64370de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f76cfd8d6bca5a89225595a64370de7">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0f53c6e468961017612ebbd208fcc6f" name="aa0f53c6e468961017612ebbd208fcc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f53c6e468961017612ebbd208fcc6f">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f93fc9e74dbb45a48dedb3fd5c9300b" name="a4f93fc9e74dbb45a48dedb3fd5c9300b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f93fc9e74dbb45a48dedb3fd5c9300b">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638f99018ad55acec02ae00a29919044" name="a638f99018ad55acec02ae00a29919044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638f99018ad55acec02ae00a29919044">&#9670;&#160;</a></span>PWM_CH4_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d666f5dc8e0cb353ba747a1b06184c" name="a62d666f5dc8e0cb353ba747a1b06184c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d666f5dc8e0cb353ba747a1b06184c">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b7bc09231951381f608f49f8a4bdf2" name="a60b7bc09231951381f608f49f8a4bdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b7bc09231951381f608f49f8a4bdf2">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a979bda344b48a219a14b00ca6a8f16a3" name="a979bda344b48a219a14b00ca6a8f16a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a979bda344b48a219a14b00ca6a8f16a3">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab9795c044a99d658cc628e19b6dd0a" name="a0ab9795c044a99d658cc628e19b6dd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab9795c044a99d658cc628e19b6dd0a">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61eb4277506083eeeaba2df65ffe08da" name="a61eb4277506083eeeaba2df65ffe08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61eb4277506083eeeaba2df65ffe08da">&#9670;&#160;</a></span>PWM_CH4_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd02d53d372cfa4bc8738b105e62404b" name="afd02d53d372cfa4bc8738b105e62404b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd02d53d372cfa4bc8738b105e62404b">&#9670;&#160;</a></span>PWM_CH4_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a9a5f75522e2f2cbfc5458f17ac724" name="ab4a9a5f75522e2f2cbfc5458f17ac724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a9a5f75522e2f2cbfc5458f17ac724">&#9670;&#160;</a></span>PWM_CH4_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1e90596e62dd096fc5a3b0efe5aa70" name="acf1e90596e62dd096fc5a3b0efe5aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1e90596e62dd096fc5a3b0efe5aa70">&#9670;&#160;</a></span>PWM_CH4_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b745ca07b56037852c0391a357e9f89" name="a7b745ca07b56037852c0391a357e9f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b745ca07b56037852c0391a357e9f89">&#9670;&#160;</a></span>PWM_CH4_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfbf8068f6da2e26f1639e1638273c35" name="acfbf8068f6da2e26f1639e1638273c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbf8068f6da2e26f1639e1638273c35">&#9670;&#160;</a></span>PWM_CH4_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ee29ec64c2908c2693c4fa39d1d68cd" name="a1ee29ec64c2908c2693c4fa39d1d68cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee29ec64c2908c2693c4fa39d1d68cd">&#9670;&#160;</a></span>PWM_CH4_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a082519db1b4d30bd47f055f28e8af5ad" name="a082519db1b4d30bd47f055f28e8af5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082519db1b4d30bd47f055f28e8af5ad">&#9670;&#160;</a></span>PWM_CH4_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45bdc10a585d1d479c64472c2283f758" name="a45bdc10a585d1d479c64472c2283f758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45bdc10a585d1d479c64472c2283f758">&#9670;&#160;</a></span>PWM_CH4_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH4_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9488a44efb778f40ede19b8ebbbe5416" name="a9488a44efb778f40ede19b8ebbbe5416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9488a44efb778f40ede19b8ebbbe5416">&#9670;&#160;</a></span>PWM_CH5_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1cc7dffc5b204591ad99cbb28e1deff" name="af1cc7dffc5b204591ad99cbb28e1deff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cc7dffc5b204591ad99cbb28e1deff">&#9670;&#160;</a></span>PWM_CH5_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9593c3ccb6f474e67115c63cab7b1a1e" name="a9593c3ccb6f474e67115c63cab7b1a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9593c3ccb6f474e67115c63cab7b1a1e">&#9670;&#160;</a></span>PWM_CH5_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6325372f78a092842ffc59046f7dc768" name="a6325372f78a092842ffc59046f7dc768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6325372f78a092842ffc59046f7dc768">&#9670;&#160;</a></span>PWM_CH5_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e93af5c7414a38b81e86ca602d0b5a2" name="a7e93af5c7414a38b81e86ca602d0b5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e93af5c7414a38b81e86ca602d0b5a2">&#9670;&#160;</a></span>PWM_CH5_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c897e9300e6d67a5fb6788c9b9c23f2" name="a9c897e9300e6d67a5fb6788c9b9c23f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c897e9300e6d67a5fb6788c9b9c23f2">&#9670;&#160;</a></span>PWM_CH5_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8aa6110058136c99f5e6bb39e2e0e7" name="a9b8aa6110058136c99f5e6bb39e2e0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8aa6110058136c99f5e6bb39e2e0e7">&#9670;&#160;</a></span>PWM_CH5_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0723f51832d94f1fc217bcef9d1f9c3" name="ae0723f51832d94f1fc217bcef9d1f9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0723f51832d94f1fc217bcef9d1f9c3">&#9670;&#160;</a></span>PWM_CH5_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cdf29667cbb9d4c7a0d8e0a0d7859fb" name="a0cdf29667cbb9d4c7a0d8e0a0d7859fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdf29667cbb9d4c7a0d8e0a0d7859fb">&#9670;&#160;</a></span>PWM_CH5_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ee08e567dc68ced4def38278cb49000" name="a7ee08e567dc68ced4def38278cb49000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee08e567dc68ced4def38278cb49000">&#9670;&#160;</a></span>PWM_CH5_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89e503262c4503226db41274f4fa1b9" name="ab89e503262c4503226db41274f4fa1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89e503262c4503226db41274f4fa1b9">&#9670;&#160;</a></span>PWM_CH5_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e7b2adea92748fb710980f3acd31258" name="a1e7b2adea92748fb710980f3acd31258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7b2adea92748fb710980f3acd31258">&#9670;&#160;</a></span>PWM_CH5_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b809d306e6f5cb3b59d28da4b7ed838" name="a0b809d306e6f5cb3b59d28da4b7ed838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b809d306e6f5cb3b59d28da4b7ed838">&#9670;&#160;</a></span>PWM_CH5_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc1897c5a5dce8c93c9b09e1e0e19bd" name="accc1897c5a5dce8c93c9b09e1e0e19bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc1897c5a5dce8c93c9b09e1e0e19bd">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16382d1cecf8533c1e1cd6cfada61e70" name="a16382d1cecf8533c1e1cd6cfada61e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16382d1cecf8533c1e1cd6cfada61e70">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c52c2b771748a49c6601c8005769878" name="a5c52c2b771748a49c6601c8005769878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c52c2b771748a49c6601c8005769878">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920bb23c445479dc228311a4bea7d9c7" name="a920bb23c445479dc228311a4bea7d9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920bb23c445479dc228311a4bea7d9c7">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e3b815ed36e0a36932b3d85963d0ea" name="ae9e3b815ed36e0a36932b3d85963d0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e3b815ed36e0a36932b3d85963d0ea">&#9670;&#160;</a></span>PWM_CH5_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5fb92fb87c072d8b4b4b76bbd468947" name="ae5fb92fb87c072d8b4b4b76bbd468947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fb92fb87c072d8b4b4b76bbd468947">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d9616f93215fd465763419fba04d325" name="a4d9616f93215fd465763419fba04d325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9616f93215fd465763419fba04d325">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba1c20f691cad57e7ce3c431b965dd94" name="aba1c20f691cad57e7ce3c431b965dd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1c20f691cad57e7ce3c431b965dd94">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a33ec2729da19d39f73e6886d33e96" name="a99a33ec2729da19d39f73e6886d33e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a33ec2729da19d39f73e6886d33e96">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3a0d4f9a3a1d9d60d3ea1458b75b1a" name="afe3a0d4f9a3a1d9d60d3ea1458b75b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3a0d4f9a3a1d9d60d3ea1458b75b1a">&#9670;&#160;</a></span>PWM_CH5_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa27255b2bac4a2182fec03e79a012ed6" name="aa27255b2bac4a2182fec03e79a012ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27255b2bac4a2182fec03e79a012ed6">&#9670;&#160;</a></span>PWM_CH5_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15483381556efcd748ec70a4b140d8e5" name="a15483381556efcd748ec70a4b140d8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15483381556efcd748ec70a4b140d8e5">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcfd00f593fe28310651c26b8613083a" name="afcfd00f593fe28310651c26b8613083a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcfd00f593fe28310651c26b8613083a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2144dcec4ff959647aea00ea1c90ee2a" name="a2144dcec4ff959647aea00ea1c90ee2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2144dcec4ff959647aea00ea1c90ee2a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a255abeca546b808facd002c048e05eab" name="a255abeca546b808facd002c048e05eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255abeca546b808facd002c048e05eab">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0121c10fa0b14d5d56de5e3398b5745b" name="a0121c10fa0b14d5d56de5e3398b5745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0121c10fa0b14d5d56de5e3398b5745b">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2562565bb5a6a076a3ebddd7d267443a" name="a2562565bb5a6a076a3ebddd7d267443a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2562565bb5a6a076a3ebddd7d267443a">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76ddf8b2924116968739f546cc5be94b" name="a76ddf8b2924116968739f546cc5be94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ddf8b2924116968739f546cc5be94b">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4ca856a4131ab41f866396d3b7ff8c3" name="af4ca856a4131ab41f866396d3b7ff8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ca856a4131ab41f866396d3b7ff8c3">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2318b65ba0c550d97c2ff67eeb6f419" name="aa2318b65ba0c550d97c2ff67eeb6f419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2318b65ba0c550d97c2ff67eeb6f419">&#9670;&#160;</a></span>PWM_CH5_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bb67091896c3dd601611f028b9d5694" name="a3bb67091896c3dd601611f028b9d5694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb67091896c3dd601611f028b9d5694">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a309f3b8d4739b7188b59a787b42dddee" name="a309f3b8d4739b7188b59a787b42dddee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309f3b8d4739b7188b59a787b42dddee">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae38595cb8f0d8b98dbe8f9dd25aafcbd" name="ae38595cb8f0d8b98dbe8f9dd25aafcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38595cb8f0d8b98dbe8f9dd25aafcbd">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe45f94f940f36c9e5448460a70b83c2" name="abe45f94f940f36c9e5448460a70b83c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe45f94f940f36c9e5448460a70b83c2">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d55e9bfdf027fc819e8066b33f29a53" name="a1d55e9bfdf027fc819e8066b33f29a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d55e9bfdf027fc819e8066b33f29a53">&#9670;&#160;</a></span>PWM_CH5_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac295417ccf62bd0da3d2237ab24ffb9e" name="ac295417ccf62bd0da3d2237ab24ffb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac295417ccf62bd0da3d2237ab24ffb9e">&#9670;&#160;</a></span>PWM_CH5_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d36fd4e6b9a738b97f2cfaf13d1f2e0" name="a5d36fd4e6b9a738b97f2cfaf13d1f2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d36fd4e6b9a738b97f2cfaf13d1f2e0">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e94e3a976ee659f273e5eedc0d2153" name="a91e94e3a976ee659f273e5eedc0d2153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e94e3a976ee659f273e5eedc0d2153">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90bb5bd6f38f7a532d0f2393d7c62c6a" name="a90bb5bd6f38f7a532d0f2393d7c62c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bb5bd6f38f7a532d0f2393d7c62c6a">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4faa6b19cc4b5fea0844053bc895e14" name="ac4faa6b19cc4b5fea0844053bc895e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4faa6b19cc4b5fea0844053bc895e14">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8171a9c18153595fc2dfd2fc91afc5" name="aca8171a9c18153595fc2dfd2fc91afc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8171a9c18153595fc2dfd2fc91afc5">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fde561fb773873d5a9a09be24ecf1d" name="a16fde561fb773873d5a9a09be24ecf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fde561fb773873d5a9a09be24ecf1d">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2dc77d241230756d2a31330ae2cd601" name="ad2dc77d241230756d2a31330ae2cd601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2dc77d241230756d2a31330ae2cd601">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba8df2b41b0bd82bbeec9f8736942c8" name="acba8df2b41b0bd82bbeec9f8736942c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba8df2b41b0bd82bbeec9f8736942c8">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc83c9818b4137fbaea6fead702614f4" name="afc83c9818b4137fbaea6fead702614f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc83c9818b4137fbaea6fead702614f4">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6efce600368a1625606585f6081709e" name="ac6efce600368a1625606585f6081709e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6efce600368a1625606585f6081709e">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c0131d5ba7a4b2d2ee59b8f98fdc57" name="a23c0131d5ba7a4b2d2ee59b8f98fdc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c0131d5ba7a4b2d2ee59b8f98fdc57">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb797e141bc6fab5b576ad501149717" name="a6fb797e141bc6fab5b576ad501149717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb797e141bc6fab5b576ad501149717">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b10093c67005b06cb6574cb5cc9646e" name="a2b10093c67005b06cb6574cb5cc9646e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b10093c67005b06cb6574cb5cc9646e">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ab207dd3206362f00bafde1aea01d7" name="a71ab207dd3206362f00bafde1aea01d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ab207dd3206362f00bafde1aea01d7">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29e1bc8f64343ee28ecf902996325208" name="a29e1bc8f64343ee28ecf902996325208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e1bc8f64343ee28ecf902996325208">&#9670;&#160;</a></span>PWM_CH5_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c1a429d6cca23eb074b4bfcf05fc9d" name="a61c1a429d6cca23eb074b4bfcf05fc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c1a429d6cca23eb074b4bfcf05fc9d">&#9670;&#160;</a></span>PWM_CH5_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d785216bf1a165eadccf1877db64fa2" name="a3d785216bf1a165eadccf1877db64fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d785216bf1a165eadccf1877db64fa2">&#9670;&#160;</a></span>PWM_CH5_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b4c5da2883d102dcc2a8099c7275c6" name="af8b4c5da2883d102dcc2a8099c7275c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b4c5da2883d102dcc2a8099c7275c6">&#9670;&#160;</a></span>PWM_CH5_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0064d0556809fe013ed880a0dd137ba0" name="a0064d0556809fe013ed880a0dd137ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0064d0556809fe013ed880a0dd137ba0">&#9670;&#160;</a></span>PWM_CH5_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79384a8139f72c21ae1cbc9602b72ccb" name="a79384a8139f72c21ae1cbc9602b72ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79384a8139f72c21ae1cbc9602b72ccb">&#9670;&#160;</a></span>PWM_CH5_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b214e71d85a503d13bbdf40b9f52102" name="a2b214e71d85a503d13bbdf40b9f52102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b214e71d85a503d13bbdf40b9f52102">&#9670;&#160;</a></span>PWM_CH5_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad600ef1263b51b901b022ea0f7c07e" name="a9ad600ef1263b51b901b022ea0f7c07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad600ef1263b51b901b022ea0f7c07e">&#9670;&#160;</a></span>PWM_CH5_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5024ae2a52b471bef106c7446aafa2c7" name="a5024ae2a52b471bef106c7446aafa2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5024ae2a52b471bef106c7446aafa2c7">&#9670;&#160;</a></span>PWM_CH5_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85046d6e4be937b1de7965f9812a9688" name="a85046d6e4be937b1de7965f9812a9688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85046d6e4be937b1de7965f9812a9688">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211d6bf7acaafa88b218b8fc43b281d4" name="a211d6bf7acaafa88b218b8fc43b281d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211d6bf7acaafa88b218b8fc43b281d4">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a545b7da026f5ea02f668b30fa5b88000" name="a545b7da026f5ea02f668b30fa5b88000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545b7da026f5ea02f668b30fa5b88000">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8322132c8acc488428efccf133059984" name="a8322132c8acc488428efccf133059984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8322132c8acc488428efccf133059984">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3c8a36069847f4b6088f1940c89d02d" name="ae3c8a36069847f4b6088f1940c89d02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c8a36069847f4b6088f1940c89d02d">&#9670;&#160;</a></span>PWM_CH5_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4cda87bd79281992b7989c1d533db8e" name="aa4cda87bd79281992b7989c1d533db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4cda87bd79281992b7989c1d533db8e">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac31202161a9434a1d459df1abe9a4e7a" name="ac31202161a9434a1d459df1abe9a4e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31202161a9434a1d459df1abe9a4e7a">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeab6bf576258f33a608d3297ba6067f2" name="aeab6bf576258f33a608d3297ba6067f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab6bf576258f33a608d3297ba6067f2">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22ef3d6c525e68bfc9c6e3c9f9a52dd" name="ab22ef3d6c525e68bfc9c6e3c9f9a52dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22ef3d6c525e68bfc9c6e3c9f9a52dd">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac87d8e80fd0d673f2fda3b1a9dbc7832" name="ac87d8e80fd0d673f2fda3b1a9dbc7832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87d8e80fd0d673f2fda3b1a9dbc7832">&#9670;&#160;</a></span>PWM_CH5_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acccff30aa0469e38bc5007d9d22ce47a" name="acccff30aa0469e38bc5007d9d22ce47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccff30aa0469e38bc5007d9d22ce47a">&#9670;&#160;</a></span>PWM_CH5_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10c6ae8e9de7de133b21283f10704e19" name="a10c6ae8e9de7de133b21283f10704e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c6ae8e9de7de133b21283f10704e19">&#9670;&#160;</a></span>PWM_CH5_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7a32359bdce69b0f729fcdbb78debe" name="ade7a32359bdce69b0f729fcdbb78debe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7a32359bdce69b0f729fcdbb78debe">&#9670;&#160;</a></span>PWM_CH5_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b1747c3bdd4bbef08bc557291bc11f" name="a07b1747c3bdd4bbef08bc557291bc11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b1747c3bdd4bbef08bc557291bc11f">&#9670;&#160;</a></span>PWM_CH5_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879bc8078665edad408bfd2453b91257" name="a879bc8078665edad408bfd2453b91257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879bc8078665edad408bfd2453b91257">&#9670;&#160;</a></span>PWM_CH5_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef91da31a3a86be604fa4775b315390" name="aeef91da31a3a86be604fa4775b315390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef91da31a3a86be604fa4775b315390">&#9670;&#160;</a></span>PWM_CH5_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd73a521693c58d8d22eea9b664081be" name="acd73a521693c58d8d22eea9b664081be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd73a521693c58d8d22eea9b664081be">&#9670;&#160;</a></span>PWM_CH5_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5715aa135d79c2b07198d8e1e0d57e74" name="a5715aa135d79c2b07198d8e1e0d57e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5715aa135d79c2b07198d8e1e0d57e74">&#9670;&#160;</a></span>PWM_CH5_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH5_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0a3604fc8afb63a5e2243fdaff996a" name="a2c0a3604fc8afb63a5e2243fdaff996a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0a3604fc8afb63a5e2243fdaff996a">&#9670;&#160;</a></span>PWM_CH6_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a013c8680bfd994d54f2eadec8009b650" name="a013c8680bfd994d54f2eadec8009b650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013c8680bfd994d54f2eadec8009b650">&#9670;&#160;</a></span>PWM_CH6_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2cc308a18923e2a646d5a81ef0313fa" name="ae2cc308a18923e2a646d5a81ef0313fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2cc308a18923e2a646d5a81ef0313fa">&#9670;&#160;</a></span>PWM_CH6_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c2e084a8fda410201abd7178b7edc09" name="a3c2e084a8fda410201abd7178b7edc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2e084a8fda410201abd7178b7edc09">&#9670;&#160;</a></span>PWM_CH6_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d31664c37aa5f76a7bd1b6e9cd6b451" name="a0d31664c37aa5f76a7bd1b6e9cd6b451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d31664c37aa5f76a7bd1b6e9cd6b451">&#9670;&#160;</a></span>PWM_CH6_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a914ca70635fec36184d1bb262cdfd420" name="a914ca70635fec36184d1bb262cdfd420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914ca70635fec36184d1bb262cdfd420">&#9670;&#160;</a></span>PWM_CH6_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c7551f20caa9c7cee237698d0cebd6" name="ab5c7551f20caa9c7cee237698d0cebd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c7551f20caa9c7cee237698d0cebd6">&#9670;&#160;</a></span>PWM_CH6_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69260b3e749961fcd993bb4238f1ef9e" name="a69260b3e749961fcd993bb4238f1ef9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69260b3e749961fcd993bb4238f1ef9e">&#9670;&#160;</a></span>PWM_CH6_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5c7fcc7dfdaf65bbadd582891af85d" name="a6e5c7fcc7dfdaf65bbadd582891af85d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5c7fcc7dfdaf65bbadd582891af85d">&#9670;&#160;</a></span>PWM_CH6_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac52ebdbf96bfad994db3e4be4cbb8f2" name="aac52ebdbf96bfad994db3e4be4cbb8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac52ebdbf96bfad994db3e4be4cbb8f2">&#9670;&#160;</a></span>PWM_CH6_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273f0488a0429c175a09f4e8e730a193" name="a273f0488a0429c175a09f4e8e730a193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273f0488a0429c175a09f4e8e730a193">&#9670;&#160;</a></span>PWM_CH6_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe8cc281b997d809e7ead667d922648" name="a0fe8cc281b997d809e7ead667d922648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe8cc281b997d809e7ead667d922648">&#9670;&#160;</a></span>PWM_CH6_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ea33a42513452ba7e5dd614337b7a31" name="a8ea33a42513452ba7e5dd614337b7a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea33a42513452ba7e5dd614337b7a31">&#9670;&#160;</a></span>PWM_CH6_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961e5fbf37dfb0c63d45515c107cef61" name="a961e5fbf37dfb0c63d45515c107cef61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961e5fbf37dfb0c63d45515c107cef61">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a6d281149576cf9341c6c9b3ca37eda" name="a2a6d281149576cf9341c6c9b3ca37eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6d281149576cf9341c6c9b3ca37eda">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac973e8bb6a3e6fa1fe32ed2be1bb2e11" name="ac973e8bb6a3e6fa1fe32ed2be1bb2e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac973e8bb6a3e6fa1fe32ed2be1bb2e11">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54b6dfa5240492de0984f5ecc99fa0d6" name="a54b6dfa5240492de0984f5ecc99fa0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b6dfa5240492de0984f5ecc99fa0d6">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2839a69ad488a5850741713d5b938abb" name="a2839a69ad488a5850741713d5b938abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2839a69ad488a5850741713d5b938abb">&#9670;&#160;</a></span>PWM_CH6_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5280554acc955b2c1d3c1390875a91fc" name="a5280554acc955b2c1d3c1390875a91fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5280554acc955b2c1d3c1390875a91fc">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0abf6fb81380b6eaa858ec86a0351f30" name="a0abf6fb81380b6eaa858ec86a0351f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0abf6fb81380b6eaa858ec86a0351f30">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89aa65535081bd845ddba40032640afb" name="a89aa65535081bd845ddba40032640afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89aa65535081bd845ddba40032640afb">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af59f136db63e846e76e84d5d101f32a5" name="af59f136db63e846e76e84d5d101f32a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59f136db63e846e76e84d5d101f32a5">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b72e991dc02180f0a7385d4faf9f4f" name="af3b72e991dc02180f0a7385d4faf9f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b72e991dc02180f0a7385d4faf9f4f">&#9670;&#160;</a></span>PWM_CH6_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e0ace92ecf1a1fb9f6020c74a7caab5" name="a3e0ace92ecf1a1fb9f6020c74a7caab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0ace92ecf1a1fb9f6020c74a7caab5">&#9670;&#160;</a></span>PWM_CH6_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4766fafb49b575715d9c9372d94917a" name="aa4766fafb49b575715d9c9372d94917a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4766fafb49b575715d9c9372d94917a">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600931f2f98ef8d7a0e528af32967678" name="a600931f2f98ef8d7a0e528af32967678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600931f2f98ef8d7a0e528af32967678">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa24c6674cdfde32401af9a47a3f0011f" name="aa24c6674cdfde32401af9a47a3f0011f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24c6674cdfde32401af9a47a3f0011f">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22a3ea9bde77f3a2a5403c5f848a8d9c" name="a22a3ea9bde77f3a2a5403c5f848a8d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a3ea9bde77f3a2a5403c5f848a8d9c">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533ee807a70a380fdcd7d7eed4f02003" name="a533ee807a70a380fdcd7d7eed4f02003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533ee807a70a380fdcd7d7eed4f02003">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40ec0fe9e13fe5069dbade8ee92b930" name="ab40ec0fe9e13fe5069dbade8ee92b930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40ec0fe9e13fe5069dbade8ee92b930">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1afaf24a8759006d3c3a32b94af5eca1" name="a1afaf24a8759006d3c3a32b94af5eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afaf24a8759006d3c3a32b94af5eca1">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf1ddae5a65cd1ec95698e9f0b69689f" name="adf1ddae5a65cd1ec95698e9f0b69689f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1ddae5a65cd1ec95698e9f0b69689f">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86db5868fa2d980574b189a24f72efb" name="ad86db5868fa2d980574b189a24f72efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86db5868fa2d980574b189a24f72efb">&#9670;&#160;</a></span>PWM_CH6_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a5156664d9b06ce032dff11f935686" name="a19a5156664d9b06ce032dff11f935686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a5156664d9b06ce032dff11f935686">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a58de589a6ab80743821ff98157f976" name="a1a58de589a6ab80743821ff98157f976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a58de589a6ab80743821ff98157f976">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7e7d26501efe3d764ad394bd91399f" name="aae7e7d26501efe3d764ad394bd91399f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7e7d26501efe3d764ad394bd91399f">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53a95b1153767e009da8128a103f147b" name="a53a95b1153767e009da8128a103f147b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a95b1153767e009da8128a103f147b">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c99e6720ead68bfdff1bb6bb0f675b" name="a09c99e6720ead68bfdff1bb6bb0f675b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c99e6720ead68bfdff1bb6bb0f675b">&#9670;&#160;</a></span>PWM_CH6_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69472df5b2e2676a9e25831901ff4b31" name="a69472df5b2e2676a9e25831901ff4b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69472df5b2e2676a9e25831901ff4b31">&#9670;&#160;</a></span>PWM_CH6_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46361aaff9a73dbab202099b45935168" name="a46361aaff9a73dbab202099b45935168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46361aaff9a73dbab202099b45935168">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64fd09e5f79f7a89db419f4a0bf0fa5f" name="a64fd09e5f79f7a89db419f4a0bf0fa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fd09e5f79f7a89db419f4a0bf0fa5f">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78206ffc1aef6c3b890c5e32e1d95cd9" name="a78206ffc1aef6c3b890c5e32e1d95cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78206ffc1aef6c3b890c5e32e1d95cd9">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf90c766c83c3546d751696793a5a4db" name="acf90c766c83c3546d751696793a5a4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf90c766c83c3546d751696793a5a4db">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb0e2c3c513ded365afc06b685e9962" name="a7bb0e2c3c513ded365afc06b685e9962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb0e2c3c513ded365afc06b685e9962">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f887168c8ccbfbb679d39ce1b80b977" name="a5f887168c8ccbfbb679d39ce1b80b977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f887168c8ccbfbb679d39ce1b80b977">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9489c1958f34b18476bdc3c8c4337ff" name="ad9489c1958f34b18476bdc3c8c4337ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9489c1958f34b18476bdc3c8c4337ff">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc69e26b3c272f17477326f0c6b556e" name="a3dc69e26b3c272f17477326f0c6b556e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc69e26b3c272f17477326f0c6b556e">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283f91b343d1b06dbd202d7cce339910" name="a283f91b343d1b06dbd202d7cce339910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283f91b343d1b06dbd202d7cce339910">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1571254e09729c3db2b504bf393693" name="a4e1571254e09729c3db2b504bf393693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1571254e09729c3db2b504bf393693">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62eb2c95a7c7e14e586f9b9689abbab2" name="a62eb2c95a7c7e14e586f9b9689abbab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62eb2c95a7c7e14e586f9b9689abbab2">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40862a931281a27cd8f883612126eaad" name="a40862a931281a27cd8f883612126eaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40862a931281a27cd8f883612126eaad">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed985cc3d6e3e6ec69ba02cf57fcc78a" name="aed985cc3d6e3e6ec69ba02cf57fcc78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed985cc3d6e3e6ec69ba02cf57fcc78a">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac241d2c7c11c5d6176e8e1d7d191f829" name="ac241d2c7c11c5d6176e8e1d7d191f829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac241d2c7c11c5d6176e8e1d7d191f829">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961d4977ffd39766c69cfe0912fcdaf3" name="a961d4977ffd39766c69cfe0912fcdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961d4977ffd39766c69cfe0912fcdaf3">&#9670;&#160;</a></span>PWM_CH6_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1756ef2b983d5ad09c35a0e37b5552" name="a1b1756ef2b983d5ad09c35a0e37b5552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1756ef2b983d5ad09c35a0e37b5552">&#9670;&#160;</a></span>PWM_CH6_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb43713fd9a6ab5539ba862b9a1a5449" name="adb43713fd9a6ab5539ba862b9a1a5449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb43713fd9a6ab5539ba862b9a1a5449">&#9670;&#160;</a></span>PWM_CH6_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1155c9bc9042bd097c5790d138caf33" name="ab1155c9bc9042bd097c5790d138caf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1155c9bc9042bd097c5790d138caf33">&#9670;&#160;</a></span>PWM_CH6_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca0d3635d1081aa41e2680bfe60aebb" name="a0ca0d3635d1081aa41e2680bfe60aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca0d3635d1081aa41e2680bfe60aebb">&#9670;&#160;</a></span>PWM_CH6_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a5406d15dd19f4e2d2ed545f521047" name="a78a5406d15dd19f4e2d2ed545f521047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a5406d15dd19f4e2d2ed545f521047">&#9670;&#160;</a></span>PWM_CH6_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bed128e67d0d2f497d2419ded338ff8" name="a0bed128e67d0d2f497d2419ded338ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bed128e67d0d2f497d2419ded338ff8">&#9670;&#160;</a></span>PWM_CH6_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11e74aa52a473abbc929fada3a0637ee" name="a11e74aa52a473abbc929fada3a0637ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e74aa52a473abbc929fada3a0637ee">&#9670;&#160;</a></span>PWM_CH6_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7766bbc6f04b1a4215f22e9cedf3ef28" name="a7766bbc6f04b1a4215f22e9cedf3ef28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7766bbc6f04b1a4215f22e9cedf3ef28">&#9670;&#160;</a></span>PWM_CH6_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48fa82b3cf4da1dfcbb12f63b263d51b" name="a48fa82b3cf4da1dfcbb12f63b263d51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fa82b3cf4da1dfcbb12f63b263d51b">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d137f10130207271c2c08abc923f10e" name="a6d137f10130207271c2c08abc923f10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d137f10130207271c2c08abc923f10e">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f2e52e0da858fc3cb2d63fe347a52e" name="a42f2e52e0da858fc3cb2d63fe347a52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f2e52e0da858fc3cb2d63fe347a52e">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e75562c4d1199324104d5979ed051d6" name="a2e75562c4d1199324104d5979ed051d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e75562c4d1199324104d5979ed051d6">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a865f65280471a70bbd3dbf8ae7cdd654" name="a865f65280471a70bbd3dbf8ae7cdd654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865f65280471a70bbd3dbf8ae7cdd654">&#9670;&#160;</a></span>PWM_CH6_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93fc169e040ba94b65ce99cf545d74a" name="ae93fc169e040ba94b65ce99cf545d74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93fc169e040ba94b65ce99cf545d74a">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4180c20c0fec6f7d7d3aef4a8a6b597d" name="a4180c20c0fec6f7d7d3aef4a8a6b597d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4180c20c0fec6f7d7d3aef4a8a6b597d">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f23ad43969117dd2331fc2bc69a8347" name="a9f23ad43969117dd2331fc2bc69a8347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f23ad43969117dd2331fc2bc69a8347">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa4d03ad0296299b72e97d645f3ea53b" name="afa4d03ad0296299b72e97d645f3ea53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4d03ad0296299b72e97d645f3ea53b">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a268adbaa2d7d2d423a1c4f67859edb2b" name="a268adbaa2d7d2d423a1c4f67859edb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268adbaa2d7d2d423a1c4f67859edb2b">&#9670;&#160;</a></span>PWM_CH6_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9b2e81aed17664bef7d22189b4e8ae" name="a9c9b2e81aed17664bef7d22189b4e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9b2e81aed17664bef7d22189b4e8ae">&#9670;&#160;</a></span>PWM_CH6_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91d0e9d096503a663f4ab5d2a1d25401" name="a91d0e9d096503a663f4ab5d2a1d25401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d0e9d096503a663f4ab5d2a1d25401">&#9670;&#160;</a></span>PWM_CH6_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a179302729c4ee038ee2bd5ff533d2f7b" name="a179302729c4ee038ee2bd5ff533d2f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179302729c4ee038ee2bd5ff533d2f7b">&#9670;&#160;</a></span>PWM_CH6_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e7f8f89329e3d84e6908e5eb1742d1" name="ab3e7f8f89329e3d84e6908e5eb1742d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e7f8f89329e3d84e6908e5eb1742d1">&#9670;&#160;</a></span>PWM_CH6_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae45edc50c169ef42108421c9b13822b2" name="ae45edc50c169ef42108421c9b13822b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45edc50c169ef42108421c9b13822b2">&#9670;&#160;</a></span>PWM_CH6_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1131b928039877afbc902a10b09d6dd9" name="a1131b928039877afbc902a10b09d6dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1131b928039877afbc902a10b09d6dd9">&#9670;&#160;</a></span>PWM_CH6_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f7b786d8d3661f61726be9fc45d4ab7" name="a9f7b786d8d3661f61726be9fc45d4ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7b786d8d3661f61726be9fc45d4ab7">&#9670;&#160;</a></span>PWM_CH6_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d9675d00cd959bada5465a62e20642" name="aa8d9675d00cd959bada5465a62e20642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d9675d00cd959bada5465a62e20642">&#9670;&#160;</a></span>PWM_CH6_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH6_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af49d4447f8eced6ac56e0e5bc234766d" name="af49d4447f8eced6ac56e0e5bc234766d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49d4447f8eced6ac56e0e5bc234766d">&#9670;&#160;</a></span>PWM_CH7_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabcaeba5d84e34fad7c45f1ed7b68599" name="aabcaeba5d84e34fad7c45f1ed7b68599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabcaeba5d84e34fad7c45f1ed7b68599">&#9670;&#160;</a></span>PWM_CH7_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e15d60a14dca2b3cabc4841c61db70d" name="a5e15d60a14dca2b3cabc4841c61db70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e15d60a14dca2b3cabc4841c61db70d">&#9670;&#160;</a></span>PWM_CH7_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b07cecca46b06f2d328e47f6e1a132" name="a83b07cecca46b06f2d328e47f6e1a132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b07cecca46b06f2d328e47f6e1a132">&#9670;&#160;</a></span>PWM_CH7_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f783559f4072be1776f7fa70333944f" name="a6f783559f4072be1776f7fa70333944f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f783559f4072be1776f7fa70333944f">&#9670;&#160;</a></span>PWM_CH7_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0378cc542f104fc2eea33cc781832ab6" name="a0378cc542f104fc2eea33cc781832ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0378cc542f104fc2eea33cc781832ab6">&#9670;&#160;</a></span>PWM_CH7_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e019a847c970f7d56b1c68d8006dfa8" name="a0e019a847c970f7d56b1c68d8006dfa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e019a847c970f7d56b1c68d8006dfa8">&#9670;&#160;</a></span>PWM_CH7_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52682c2af0656921bd1b7cc31fc83e47" name="a52682c2af0656921bd1b7cc31fc83e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52682c2af0656921bd1b7cc31fc83e47">&#9670;&#160;</a></span>PWM_CH7_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87ae253fee68fdb152a0e4f8115273b1" name="a87ae253fee68fdb152a0e4f8115273b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ae253fee68fdb152a0e4f8115273b1">&#9670;&#160;</a></span>PWM_CH7_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad586f854a111baee9afbb16d9ef54f" name="a8ad586f854a111baee9afbb16d9ef54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad586f854a111baee9afbb16d9ef54f">&#9670;&#160;</a></span>PWM_CH7_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab86d3c50e13f8639783ae7162a8ad747" name="ab86d3c50e13f8639783ae7162a8ad747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86d3c50e13f8639783ae7162a8ad747">&#9670;&#160;</a></span>PWM_CH7_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a9d314ec0a28dc4d9fd4230af54b9e" name="a42a9d314ec0a28dc4d9fd4230af54b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a9d314ec0a28dc4d9fd4230af54b9e">&#9670;&#160;</a></span>PWM_CH7_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1b79bae2dddf7ecc09d06ce9b6cab34" name="ad1b79bae2dddf7ecc09d06ce9b6cab34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b79bae2dddf7ecc09d06ce9b6cab34">&#9670;&#160;</a></span>PWM_CH7_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91bb4cfb364e41feced2734fcd979225" name="a91bb4cfb364e41feced2734fcd979225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bb4cfb364e41feced2734fcd979225">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0c6a37b5ecccf4666765a7d9ece962" name="a6d0c6a37b5ecccf4666765a7d9ece962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0c6a37b5ecccf4666765a7d9ece962">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd0d275b7d32ddf03007b933f290d93" name="a8bd0d275b7d32ddf03007b933f290d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd0d275b7d32ddf03007b933f290d93">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a124945ca6ddb215bef1ce2627912b63a" name="a124945ca6ddb215bef1ce2627912b63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124945ca6ddb215bef1ce2627912b63a">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f74155aed221bfb2b7a0a865482b9e" name="a90f74155aed221bfb2b7a0a865482b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f74155aed221bfb2b7a0a865482b9e">&#9670;&#160;</a></span>PWM_CH7_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee96af46b4318c5477e603e1d1940743" name="aee96af46b4318c5477e603e1d1940743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee96af46b4318c5477e603e1d1940743">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a069c8059e44c2d6353e6a389cb96971e" name="a069c8059e44c2d6353e6a389cb96971e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069c8059e44c2d6353e6a389cb96971e">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa638fa967ff1482c6441b97d9b85e5ad" name="aa638fa967ff1482c6441b97d9b85e5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa638fa967ff1482c6441b97d9b85e5ad">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd8b3f85608c06b8b4053591e5d7754" name="aacd8b3f85608c06b8b4053591e5d7754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd8b3f85608c06b8b4053591e5d7754">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc1a4a5b4f5c4a65582903fa3c57ef3" name="a8bc1a4a5b4f5c4a65582903fa3c57ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc1a4a5b4f5c4a65582903fa3c57ef3">&#9670;&#160;</a></span>PWM_CH7_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1381d49df9f6e764e5ef7edd13c2f5a2" name="a1381d49df9f6e764e5ef7edd13c2f5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1381d49df9f6e764e5ef7edd13c2f5a2">&#9670;&#160;</a></span>PWM_CH7_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa49ad5b3ea67912dd5973620cc95e976" name="aa49ad5b3ea67912dd5973620cc95e976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49ad5b3ea67912dd5973620cc95e976">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec75c45b637182c04cfb0e64b32639cc" name="aec75c45b637182c04cfb0e64b32639cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec75c45b637182c04cfb0e64b32639cc">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7c8e86ad89e8c1f0192c962a267169" name="a2f7c8e86ad89e8c1f0192c962a267169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7c8e86ad89e8c1f0192c962a267169">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06cae333aae4f56583ccd61f0dbd6cc6" name="a06cae333aae4f56583ccd61f0dbd6cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cae333aae4f56583ccd61f0dbd6cc6">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7316aa247794fceb6203992a3f49ed4" name="ae7316aa247794fceb6203992a3f49ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7316aa247794fceb6203992a3f49ed4">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a143d065af27ec105eb1b25b4b4e345" name="a1a143d065af27ec105eb1b25b4b4e345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a143d065af27ec105eb1b25b4b4e345">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87a867d2af8ed2e229b9cba42a251a5a" name="a87a867d2af8ed2e229b9cba42a251a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a867d2af8ed2e229b9cba42a251a5a">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98d87cd70accb8764021fecc5a703f40" name="a98d87cd70accb8764021fecc5a703f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d87cd70accb8764021fecc5a703f40">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cf9e9eceed6e89a05978ab1c1d78706" name="a0cf9e9eceed6e89a05978ab1c1d78706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf9e9eceed6e89a05978ab1c1d78706">&#9670;&#160;</a></span>PWM_CH7_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01218fb0196f47e597cbdc35bd06932" name="ad01218fb0196f47e597cbdc35bd06932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01218fb0196f47e597cbdc35bd06932">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f0651b994f86e00344eee8f1bc9241" name="a56f0651b994f86e00344eee8f1bc9241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f0651b994f86e00344eee8f1bc9241">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af11d9831da9fc20706f229c47c8db94c" name="af11d9831da9fc20706f229c47c8db94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11d9831da9fc20706f229c47c8db94c">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94945dcbd6588dc18368ee67bc25636" name="ad94945dcbd6588dc18368ee67bc25636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94945dcbd6588dc18368ee67bc25636">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae730d5867b97070e3eee820d3a6eba12" name="ae730d5867b97070e3eee820d3a6eba12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae730d5867b97070e3eee820d3a6eba12">&#9670;&#160;</a></span>PWM_CH7_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e846a08da622ce2fa9cac53e365f66" name="a36e846a08da622ce2fa9cac53e365f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e846a08da622ce2fa9cac53e365f66">&#9670;&#160;</a></span>PWM_CH7_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436eedf900389f856b211044b66f9f3f" name="a436eedf900389f856b211044b66f9f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436eedf900389f856b211044b66f9f3f">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1500546f4caa11e179d77e4389a0b94a" name="a1500546f4caa11e179d77e4389a0b94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1500546f4caa11e179d77e4389a0b94a">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588ac0acc7c763178ebf1c1ca30f0356" name="a588ac0acc7c763178ebf1c1ca30f0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588ac0acc7c763178ebf1c1ca30f0356">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc8813361b1cfc33b1a9b1a9c27690e" name="accc8813361b1cfc33b1a9b1a9c27690e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc8813361b1cfc33b1a9b1a9c27690e">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71fa0e47811e2e3ec79159540651174" name="ac71fa0e47811e2e3ec79159540651174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71fa0e47811e2e3ec79159540651174">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5613784ff5bf23e87a71c06cfd94fc7" name="aa5613784ff5bf23e87a71c06cfd94fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5613784ff5bf23e87a71c06cfd94fc7">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb883219a13d594a4a8c7604174e950f" name="adb883219a13d594a4a8c7604174e950f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb883219a13d594a4a8c7604174e950f">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe932e088b955e71bcac4c4af0e68126" name="afe932e088b955e71bcac4c4af0e68126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe932e088b955e71bcac4c4af0e68126">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf70162bf99e2fa1ce6632af2a946fac" name="acf70162bf99e2fa1ce6632af2a946fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf70162bf99e2fa1ce6632af2a946fac">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f66bb9d5b5b1af2b8aed3f7522a4f34" name="a2f66bb9d5b5b1af2b8aed3f7522a4f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f66bb9d5b5b1af2b8aed3f7522a4f34">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87eebc401e55515fddd441f88cc2e327" name="a87eebc401e55515fddd441f88cc2e327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87eebc401e55515fddd441f88cc2e327">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8b35f7c2029972a15f631aca693e65" name="a5d8b35f7c2029972a15f631aca693e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8b35f7c2029972a15f631aca693e65">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2227057dbb85fea26d674ba264ecb77" name="ae2227057dbb85fea26d674ba264ecb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2227057dbb85fea26d674ba264ecb77">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1390accbaff2ba055f2667c5a72d47a" name="af1390accbaff2ba055f2667c5a72d47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1390accbaff2ba055f2667c5a72d47a">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a22f0833c8d8831e58e35a92b543cdb" name="a1a22f0833c8d8831e58e35a92b543cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a22f0833c8d8831e58e35a92b543cdb">&#9670;&#160;</a></span>PWM_CH7_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e6a3cea496dce0f87957c7fbdc5dfb" name="a99e6a3cea496dce0f87957c7fbdc5dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e6a3cea496dce0f87957c7fbdc5dfb">&#9670;&#160;</a></span>PWM_CH7_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac32c1d9be3d17af83e5e609ec560ba9a" name="ac32c1d9be3d17af83e5e609ec560ba9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac32c1d9be3d17af83e5e609ec560ba9a">&#9670;&#160;</a></span>PWM_CH7_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad63dc1e31430318e485181e952b4a386" name="ad63dc1e31430318e485181e952b4a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63dc1e31430318e485181e952b4a386">&#9670;&#160;</a></span>PWM_CH7_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a357acfec5960c63b75affd5b49b07342" name="a357acfec5960c63b75affd5b49b07342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357acfec5960c63b75affd5b49b07342">&#9670;&#160;</a></span>PWM_CH7_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedec024b22e2cdee4ed2b8da17795c83" name="aedec024b22e2cdee4ed2b8da17795c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedec024b22e2cdee4ed2b8da17795c83">&#9670;&#160;</a></span>PWM_CH7_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee4e5f015e6cb582bbdccf4d8f5909cd" name="aee4e5f015e6cb582bbdccf4d8f5909cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4e5f015e6cb582bbdccf4d8f5909cd">&#9670;&#160;</a></span>PWM_CH7_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e5a84373a8f5046752adb7a43d733f" name="ad0e5a84373a8f5046752adb7a43d733f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e5a84373a8f5046752adb7a43d733f">&#9670;&#160;</a></span>PWM_CH7_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5235425e48e9b08cfa017bb5ecc750c3" name="a5235425e48e9b08cfa017bb5ecc750c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5235425e48e9b08cfa017bb5ecc750c3">&#9670;&#160;</a></span>PWM_CH7_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf01a8bb120936ba43ed865422fd1037" name="acf01a8bb120936ba43ed865422fd1037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf01a8bb120936ba43ed865422fd1037">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e993fa81dff3b23a21603b6484b12de" name="a2e993fa81dff3b23a21603b6484b12de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e993fa81dff3b23a21603b6484b12de">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673ade17ed50bb9228cf241c48b7c127" name="a673ade17ed50bb9228cf241c48b7c127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673ade17ed50bb9228cf241c48b7c127">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed06208b889a2e55fa529577f767df41" name="aed06208b889a2e55fa529577f767df41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed06208b889a2e55fa529577f767df41">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad73a20e275f2816e3f12c11708e0042c" name="ad73a20e275f2816e3f12c11708e0042c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73a20e275f2816e3f12c11708e0042c">&#9670;&#160;</a></span>PWM_CH7_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f91251094900c9d65bf82952b90b099" name="a0f91251094900c9d65bf82952b90b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f91251094900c9d65bf82952b90b099">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13ce8f12e2b011cb95271ec5800aee99" name="a13ce8f12e2b011cb95271ec5800aee99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ce8f12e2b011cb95271ec5800aee99">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee5d8ecd552dcfac2aba2fbd2d60d5c" name="a6ee5d8ecd552dcfac2aba2fbd2d60d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee5d8ecd552dcfac2aba2fbd2d60d5c">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8914c532d0d5396937cebca62119cd30" name="a8914c532d0d5396937cebca62119cd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8914c532d0d5396937cebca62119cd30">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc8b29eaa07e09ead4a31bdf275aa82" name="a8bc8b29eaa07e09ead4a31bdf275aa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc8b29eaa07e09ead4a31bdf275aa82">&#9670;&#160;</a></span>PWM_CH7_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac49edd1826969044024fe2ff668715e" name="aac49edd1826969044024fe2ff668715e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac49edd1826969044024fe2ff668715e">&#9670;&#160;</a></span>PWM_CH7_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ca8cb193d02e6cbe666d0d0af8c0d6" name="a26ca8cb193d02e6cbe666d0d0af8c0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ca8cb193d02e6cbe666d0d0af8c0d6">&#9670;&#160;</a></span>PWM_CH7_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd402b028c4c48dc4bd448299ee1074" name="a5bd402b028c4c48dc4bd448299ee1074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd402b028c4c48dc4bd448299ee1074">&#9670;&#160;</a></span>PWM_CH7_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a351e97a42c6ed80e763fcdac1ad8d3d8" name="a351e97a42c6ed80e763fcdac1ad8d3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351e97a42c6ed80e763fcdac1ad8d3d8">&#9670;&#160;</a></span>PWM_CH7_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acec716d6afb1da31c1ac878da85e780a" name="acec716d6afb1da31c1ac878da85e780a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec716d6afb1da31c1ac878da85e780a">&#9670;&#160;</a></span>PWM_CH7_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97615c93f0492e8624aff55b3f998074" name="a97615c93f0492e8624aff55b3f998074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97615c93f0492e8624aff55b3f998074">&#9670;&#160;</a></span>PWM_CH7_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c27d6cba601a54a2ee5313711cd3ad" name="a63c27d6cba601a54a2ee5313711cd3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c27d6cba601a54a2ee5313711cd3ad">&#9670;&#160;</a></span>PWM_CH7_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a867f835a360a6483bcfbb2dab0366c10" name="a867f835a360a6483bcfbb2dab0366c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a867f835a360a6483bcfbb2dab0366c10">&#9670;&#160;</a></span>PWM_CH7_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH7_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56602febaaa0d067b359e32d9bacc662" name="a56602febaaa0d067b359e32d9bacc662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56602febaaa0d067b359e32d9bacc662">&#9670;&#160;</a></span>PWM_CH8_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87052ee36d0c9d11619ce44c934105a0" name="a87052ee36d0c9d11619ce44c934105a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87052ee36d0c9d11619ce44c934105a0">&#9670;&#160;</a></span>PWM_CH8_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab938df2646c08f75d3f7486d73f19c" name="a7ab938df2646c08f75d3f7486d73f19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab938df2646c08f75d3f7486d73f19c">&#9670;&#160;</a></span>PWM_CH8_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1068aed6d0f1fdf9898c2ed64e1bc145" name="a1068aed6d0f1fdf9898c2ed64e1bc145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1068aed6d0f1fdf9898c2ed64e1bc145">&#9670;&#160;</a></span>PWM_CH8_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0f3e24971d1128831c2fae010e672c" name="aee0f3e24971d1128831c2fae010e672c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0f3e24971d1128831c2fae010e672c">&#9670;&#160;</a></span>PWM_CH8_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7030b023e589ea7178c07ec324b9777b" name="a7030b023e589ea7178c07ec324b9777b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7030b023e589ea7178c07ec324b9777b">&#9670;&#160;</a></span>PWM_CH8_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab465393ba7cf701b86e8d41c1ce394e8" name="ab465393ba7cf701b86e8d41c1ce394e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab465393ba7cf701b86e8d41c1ce394e8">&#9670;&#160;</a></span>PWM_CH8_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf19c179290bd62692239e678c9dc175" name="adf19c179290bd62692239e678c9dc175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf19c179290bd62692239e678c9dc175">&#9670;&#160;</a></span>PWM_CH8_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a451ccd24a03553de66f769b12ef99261" name="a451ccd24a03553de66f769b12ef99261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a451ccd24a03553de66f769b12ef99261">&#9670;&#160;</a></span>PWM_CH8_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1471ce7d6d226e25519a3a3a3e631b64" name="a1471ce7d6d226e25519a3a3a3e631b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1471ce7d6d226e25519a3a3a3e631b64">&#9670;&#160;</a></span>PWM_CH8_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cd83cdb0bbe625c24e38847df9dbc3e" name="a3cd83cdb0bbe625c24e38847df9dbc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd83cdb0bbe625c24e38847df9dbc3e">&#9670;&#160;</a></span>PWM_CH8_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1baa616b35403d9d9f2e818f6ebff1c7" name="a1baa616b35403d9d9f2e818f6ebff1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1baa616b35403d9d9f2e818f6ebff1c7">&#9670;&#160;</a></span>PWM_CH8_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c7fd13b84b88626ca6e8526783be903" name="a3c7fd13b84b88626ca6e8526783be903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7fd13b84b88626ca6e8526783be903">&#9670;&#160;</a></span>PWM_CH8_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676c92dd6b09f01106fbf272b4d7dfd2" name="a676c92dd6b09f01106fbf272b4d7dfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676c92dd6b09f01106fbf272b4d7dfd2">&#9670;&#160;</a></span>PWM_CH8_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4af6ca2fbe8e9783ba1401d8b8fc730" name="af4af6ca2fbe8e9783ba1401d8b8fc730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4af6ca2fbe8e9783ba1401d8b8fc730">&#9670;&#160;</a></span>PWM_CH8_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c10aa766f3664cc3065070e654711bc" name="a5c10aa766f3664cc3065070e654711bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c10aa766f3664cc3065070e654711bc">&#9670;&#160;</a></span>PWM_CH8_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056381cf68140c94a28626456204f5e5" name="a056381cf68140c94a28626456204f5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056381cf68140c94a28626456204f5e5">&#9670;&#160;</a></span>PWM_CH8_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb420b26eff0bc84136bf79e94286029" name="abb420b26eff0bc84136bf79e94286029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb420b26eff0bc84136bf79e94286029">&#9670;&#160;</a></span>PWM_CH8_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae393f9b03530dafe3648f84045448fba" name="ae393f9b03530dafe3648f84045448fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae393f9b03530dafe3648f84045448fba">&#9670;&#160;</a></span>PWM_CH8_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eee7b3b80981248b1bd10b78426289f" name="a0eee7b3b80981248b1bd10b78426289f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eee7b3b80981248b1bd10b78426289f">&#9670;&#160;</a></span>PWM_CH8_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6839636c270e3aca7b13fe450bbf5c99" name="a6839636c270e3aca7b13fe450bbf5c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6839636c270e3aca7b13fe450bbf5c99">&#9670;&#160;</a></span>PWM_CH8_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf63278d1c2f75702a07d73e3c8c299b" name="aaf63278d1c2f75702a07d73e3c8c299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf63278d1c2f75702a07d73e3c8c299b">&#9670;&#160;</a></span>PWM_CH8_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72000c0308344832e5242e878b584976" name="a72000c0308344832e5242e878b584976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72000c0308344832e5242e878b584976">&#9670;&#160;</a></span>PWM_CH8_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fbb3933aca02266c290363b9051dcc8" name="a5fbb3933aca02266c290363b9051dcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbb3933aca02266c290363b9051dcc8">&#9670;&#160;</a></span>PWM_CH8_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37247fd450d24902ab7a3ba32ff270de" name="a37247fd450d24902ab7a3ba32ff270de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37247fd450d24902ab7a3ba32ff270de">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0876becb0f3d0a2d81340cf5e851f69f" name="a0876becb0f3d0a2d81340cf5e851f69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0876becb0f3d0a2d81340cf5e851f69f">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c3453ec116141a3ff028b8294d53c97" name="a5c3453ec116141a3ff028b8294d53c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3453ec116141a3ff028b8294d53c97">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e05be656967c63446361321af10f995" name="a8e05be656967c63446361321af10f995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e05be656967c63446361321af10f995">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb82cb1a852522d483bc7d72e86cfe22" name="afb82cb1a852522d483bc7d72e86cfe22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb82cb1a852522d483bc7d72e86cfe22">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dc8705b92a7b05f4b1fa39fc7ad82fb" name="a2dc8705b92a7b05f4b1fa39fc7ad82fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc8705b92a7b05f4b1fa39fc7ad82fb">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a196fd00b1082c3fc5bffc84320776ecb" name="a196fd00b1082c3fc5bffc84320776ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196fd00b1082c3fc5bffc84320776ecb">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d70f3a76fb098273f51cc2b3c73cd7d" name="a6d70f3a76fb098273f51cc2b3c73cd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d70f3a76fb098273f51cc2b3c73cd7d">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8fa567522dffa31b12eb03444b7ad5" name="a5f8fa567522dffa31b12eb03444b7ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8fa567522dffa31b12eb03444b7ad5">&#9670;&#160;</a></span>PWM_CH8_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995110e71ce541930ea961933aa0c27a" name="a995110e71ce541930ea961933aa0c27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995110e71ce541930ea961933aa0c27a">&#9670;&#160;</a></span>PWM_CH8_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fd8347e3c690c81bb133f203edc97ac" name="a8fd8347e3c690c81bb133f203edc97ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd8347e3c690c81bb133f203edc97ac">&#9670;&#160;</a></span>PWM_CH8_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6ac1fcd557ffe5b3095f112e6f9966f" name="af6ac1fcd557ffe5b3095f112e6f9966f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ac1fcd557ffe5b3095f112e6f9966f">&#9670;&#160;</a></span>PWM_CH8_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55edb60bbd143295dfecb4f04c515028" name="a55edb60bbd143295dfecb4f04c515028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55edb60bbd143295dfecb4f04c515028">&#9670;&#160;</a></span>PWM_CH8_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe0ccb497c4e350133e75b0b94cc849a" name="afe0ccb497c4e350133e75b0b94cc849a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0ccb497c4e350133e75b0b94cc849a">&#9670;&#160;</a></span>PWM_CH8_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62261d48e050807db0edaff7b765fd6d" name="a62261d48e050807db0edaff7b765fd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62261d48e050807db0edaff7b765fd6d">&#9670;&#160;</a></span>PWM_CH8_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12847ffca5fb631f6e8fe4a101a66e20" name="a12847ffca5fb631f6e8fe4a101a66e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12847ffca5fb631f6e8fe4a101a66e20">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99836b488f9e8d7355b535545c0c6b1d" name="a99836b488f9e8d7355b535545c0c6b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99836b488f9e8d7355b535545c0c6b1d">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f52123ce35d5c6bbdbd2d8910b638e9" name="a5f52123ce35d5c6bbdbd2d8910b638e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f52123ce35d5c6bbdbd2d8910b638e9">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ace77ecfe87eebeaf1b560d46ab217" name="a68ace77ecfe87eebeaf1b560d46ab217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ace77ecfe87eebeaf1b560d46ab217">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b78eb83b8d53dc337e2956852946b5b" name="a7b78eb83b8d53dc337e2956852946b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b78eb83b8d53dc337e2956852946b5b">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76f2084203744386abb15cb0e54e236" name="ab76f2084203744386abb15cb0e54e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76f2084203744386abb15cb0e54e236">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3adbe8e56018d34be9850fafc0afdfd" name="ab3adbe8e56018d34be9850fafc0afdfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3adbe8e56018d34be9850fafc0afdfd">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe523026fb32e2636bf70cc31cf5c4f" name="acbe523026fb32e2636bf70cc31cf5c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe523026fb32e2636bf70cc31cf5c4f">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a0922cb24302f7124988b1450476802" name="a1a0922cb24302f7124988b1450476802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0922cb24302f7124988b1450476802">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1f39c16909903e7b27a66007404e92" name="a5c1f39c16909903e7b27a66007404e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1f39c16909903e7b27a66007404e92">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c23979894e41ff84b73d678438d306" name="ac7c23979894e41ff84b73d678438d306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c23979894e41ff84b73d678438d306">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945c7f4ec6990231921845d64ee34fd9" name="a945c7f4ec6990231921845d64ee34fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945c7f4ec6990231921845d64ee34fd9">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad90a62f1e562250cbc2ad487754124e9" name="ad90a62f1e562250cbc2ad487754124e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90a62f1e562250cbc2ad487754124e9">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46ab57ff1657419cc2cb83104fbf5032" name="a46ab57ff1657419cc2cb83104fbf5032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ab57ff1657419cc2cb83104fbf5032">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a298413750d7c06cab6d4d04c455b128c" name="a298413750d7c06cab6d4d04c455b128c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298413750d7c06cab6d4d04c455b128c">&#9670;&#160;</a></span>PWM_CH8_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7227a1963435ecb4dafe47c7a27b24" name="aea7227a1963435ecb4dafe47c7a27b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7227a1963435ecb4dafe47c7a27b24">&#9670;&#160;</a></span>PWM_CH8_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00c409a1e9dcde31d5d5cf037b51af43" name="a00c409a1e9dcde31d5d5cf037b51af43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c409a1e9dcde31d5d5cf037b51af43">&#9670;&#160;</a></span>PWM_CH8_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cbf02920069ea8922273388db2dcfaf" name="a3cbf02920069ea8922273388db2dcfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbf02920069ea8922273388db2dcfaf">&#9670;&#160;</a></span>PWM_CH8_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7920392decf1f9d400c6d5c70d93ee0" name="aa7920392decf1f9d400c6d5c70d93ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7920392decf1f9d400c6d5c70d93ee0">&#9670;&#160;</a></span>PWM_CH8_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab608d76c3da3eacb9f1b6838cf2e14ed" name="ab608d76c3da3eacb9f1b6838cf2e14ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab608d76c3da3eacb9f1b6838cf2e14ed">&#9670;&#160;</a></span>PWM_CH8_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e97e6f7e56035d9f37d16a53a024930" name="a0e97e6f7e56035d9f37d16a53a024930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e97e6f7e56035d9f37d16a53a024930">&#9670;&#160;</a></span>PWM_CH8_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a5df27cf2e6724821d41786721bc1e4" name="a4a5df27cf2e6724821d41786721bc1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5df27cf2e6724821d41786721bc1e4">&#9670;&#160;</a></span>PWM_CH8_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb0dd84a1d1b2c5db2b583e8779e9700" name="aeb0dd84a1d1b2c5db2b583e8779e9700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0dd84a1d1b2c5db2b583e8779e9700">&#9670;&#160;</a></span>PWM_CH8_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969136765b11bd9879a670a1c1716990" name="a969136765b11bd9879a670a1c1716990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969136765b11bd9879a670a1c1716990">&#9670;&#160;</a></span>PWM_CH8_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d1a063e9da4440105c5e1a59f4201ee" name="a1d1a063e9da4440105c5e1a59f4201ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1a063e9da4440105c5e1a59f4201ee">&#9670;&#160;</a></span>PWM_CH8_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af979cf8b1b9793acee788e3271683f5f" name="af979cf8b1b9793acee788e3271683f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af979cf8b1b9793acee788e3271683f5f">&#9670;&#160;</a></span>PWM_CH8_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe577f69dc0c6a09f5870560963a63e8" name="abe577f69dc0c6a09f5870560963a63e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe577f69dc0c6a09f5870560963a63e8">&#9670;&#160;</a></span>PWM_CH8_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35256312415d0335f8acc68cdf80acfc" name="a35256312415d0335f8acc68cdf80acfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35256312415d0335f8acc68cdf80acfc">&#9670;&#160;</a></span>PWM_CH8_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660e05e904edd545166f4da18d67a34c" name="a660e05e904edd545166f4da18d67a34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660e05e904edd545166f4da18d67a34c">&#9670;&#160;</a></span>PWM_CH8_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a896f6449babb49ef3bc4505473ad12fb" name="a896f6449babb49ef3bc4505473ad12fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896f6449babb49ef3bc4505473ad12fb">&#9670;&#160;</a></span>PWM_CH8_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad543fe169a0ca41843167a8ce438c693" name="ad543fe169a0ca41843167a8ce438c693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad543fe169a0ca41843167a8ce438c693">&#9670;&#160;</a></span>PWM_CH8_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a802fc56f843df8a63def5a049351dbe2" name="a802fc56f843df8a63def5a049351dbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802fc56f843df8a63def5a049351dbe2">&#9670;&#160;</a></span>PWM_CH8_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe0c25e115e54ebb615b82888f1672c9" name="afe0c25e115e54ebb615b82888f1672c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0c25e115e54ebb615b82888f1672c9">&#9670;&#160;</a></span>PWM_CH8_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e17ad9cc105c924b804031db3b641bd" name="a1e17ad9cc105c924b804031db3b641bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e17ad9cc105c924b804031db3b641bd">&#9670;&#160;</a></span>PWM_CH8_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a681f5002bf00673b027465c6da0555a7" name="a681f5002bf00673b027465c6da0555a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a681f5002bf00673b027465c6da0555a7">&#9670;&#160;</a></span>PWM_CH8_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a42e433ed0159da7b46b80c19ecad5" name="ae1a42e433ed0159da7b46b80c19ecad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a42e433ed0159da7b46b80c19ecad5">&#9670;&#160;</a></span>PWM_CH8_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addfaa1cc3b85a8f28379b1535d0e9d32" name="addfaa1cc3b85a8f28379b1535d0e9d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfaa1cc3b85a8f28379b1535d0e9d32">&#9670;&#160;</a></span>PWM_CH8_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab320674c134d643d4fee2eddcf8385d3" name="ab320674c134d643d4fee2eddcf8385d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab320674c134d643d4fee2eddcf8385d3">&#9670;&#160;</a></span>PWM_CH8_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9b45c4e06c5d514419b0515836cade7" name="ab9b45c4e06c5d514419b0515836cade7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b45c4e06c5d514419b0515836cade7">&#9670;&#160;</a></span>PWM_CH8_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c4eaba81a3dbc1b4dddd7c6db5f151" name="a49c4eaba81a3dbc1b4dddd7c6db5f151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c4eaba81a3dbc1b4dddd7c6db5f151">&#9670;&#160;</a></span>PWM_CH8_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e9a0e6f40f5e8aba0fbadcc1107cae" name="ab3e9a0e6f40f5e8aba0fbadcc1107cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e9a0e6f40f5e8aba0fbadcc1107cae">&#9670;&#160;</a></span>PWM_CH8_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH8_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f46bfce840efd71ff5575c2d67034a" name="a75f46bfce840efd71ff5575c2d67034a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f46bfce840efd71ff5575c2d67034a">&#9670;&#160;</a></span>PWM_CH9_CC_A_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_A_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91db803b73147cdef6a1af7eb397e2e9" name="a91db803b73147cdef6a1af7eb397e2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db803b73147cdef6a1af7eb397e2e9">&#9670;&#160;</a></span>PWM_CH9_CC_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_A_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a702868ee115d4353c2d4620390a9acd9" name="a702868ee115d4353c2d4620390a9acd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702868ee115d4353c2d4620390a9acd9">&#9670;&#160;</a></span>PWM_CH9_CC_A_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_A_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92b2edf7cce0c0fee5d65abe158700b8" name="a92b2edf7cce0c0fee5d65abe158700b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b2edf7cce0c0fee5d65abe158700b8">&#9670;&#160;</a></span>PWM_CH9_CC_A_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_A_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a035ad61a992025d9522536a201747dd8" name="a035ad61a992025d9522536a201747dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ad61a992025d9522536a201747dd8">&#9670;&#160;</a></span>PWM_CH9_CC_A_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_A_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af83d5a55dcd605fd5381dbc84f4e96b0" name="af83d5a55dcd605fd5381dbc84f4e96b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83d5a55dcd605fd5381dbc84f4e96b0">&#9670;&#160;</a></span>PWM_CH9_CC_B_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_B_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac522048d6b009aa8a8520598d6540540" name="ac522048d6b009aa8a8520598d6540540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac522048d6b009aa8a8520598d6540540">&#9670;&#160;</a></span>PWM_CH9_CC_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_B_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3fc75fe70aca469a359806e7fe37fb1" name="ae3fc75fe70aca469a359806e7fe37fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fc75fe70aca469a359806e7fe37fb1">&#9670;&#160;</a></span>PWM_CH9_CC_B_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_B_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eacf1c49ba2523a7528ff15a625485e" name="a0eacf1c49ba2523a7528ff15a625485e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eacf1c49ba2523a7528ff15a625485e">&#9670;&#160;</a></span>PWM_CH9_CC_B_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_B_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa72622d0dfce3e07b67d33b3a82a11" name="aefa72622d0dfce3e07b67d33b3a82a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa72622d0dfce3e07b67d33b3a82a11">&#9670;&#160;</a></span>PWM_CH9_CC_B_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_B_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ea258a3fe9d68579021f76a2cde713" name="a84ea258a3fe9d68579021f76a2cde713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ea258a3fe9d68579021f76a2cde713">&#9670;&#160;</a></span>PWM_CH9_CC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24d5b01e4d741d65767b9d1773319345" name="a24d5b01e4d741d65767b9d1773319345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d5b01e4d741d65767b9d1773319345">&#9670;&#160;</a></span>PWM_CH9_CC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd71b3f07f1663d054ac5f299203aafd" name="afd71b3f07f1663d054ac5f299203aafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd71b3f07f1663d054ac5f299203aafd">&#9670;&#160;</a></span>PWM_CH9_CC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49a5fbeca9c70accfce241f920c0f046" name="a49a5fbeca9c70accfce241f920c0f046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a5fbeca9c70accfce241f920c0f046">&#9670;&#160;</a></span>PWM_CH9_CSR_A_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_A_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cce6c6ec9e8323c206fa9bacc074667" name="a8cce6c6ec9e8323c206fa9bacc074667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cce6c6ec9e8323c206fa9bacc074667">&#9670;&#160;</a></span>PWM_CH9_CSR_A_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_A_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a6995dce93407695e7d520f8d7d53ec" name="a7a6995dce93407695e7d520f8d7d53ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6995dce93407695e7d520f8d7d53ec">&#9670;&#160;</a></span>PWM_CH9_CSR_A_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_A_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c74856dd7d368a440ba3944b3aefa2" name="aa9c74856dd7d368a440ba3944b3aefa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c74856dd7d368a440ba3944b3aefa2">&#9670;&#160;</a></span>PWM_CH9_CSR_A_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_A_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6101f826b3c25fc52d06900e646c6f57" name="a6101f826b3c25fc52d06900e646c6f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6101f826b3c25fc52d06900e646c6f57">&#9670;&#160;</a></span>PWM_CH9_CSR_A_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_A_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8ff40cc632dd060537896f193fed82" name="a8b8ff40cc632dd060537896f193fed82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8ff40cc632dd060537896f193fed82">&#9670;&#160;</a></span>PWM_CH9_CSR_B_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_B_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13767c4fd5944e3b28e4e0cb192b86d5" name="a13767c4fd5944e3b28e4e0cb192b86d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13767c4fd5944e3b28e4e0cb192b86d5">&#9670;&#160;</a></span>PWM_CH9_CSR_B_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_B_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9be45e5fde74298b44d74a11db0cd242" name="a9be45e5fde74298b44d74a11db0cd242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be45e5fde74298b44d74a11db0cd242">&#9670;&#160;</a></span>PWM_CH9_CSR_B_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_B_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32bef31407ea84cb8be12add503fc858" name="a32bef31407ea84cb8be12add503fc858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bef31407ea84cb8be12add503fc858">&#9670;&#160;</a></span>PWM_CH9_CSR_B_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_B_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9db172102f61739e6474798924d3abd0" name="a9db172102f61739e6474798924d3abd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db172102f61739e6474798924d3abd0">&#9670;&#160;</a></span>PWM_CH9_CSR_B_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_B_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57cd7bda2bb9722a1d01f3d2fa922457" name="a57cd7bda2bb9722a1d01f3d2fa922457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cd7bda2bb9722a1d01f3d2fa922457">&#9670;&#160;</a></span>PWM_CH9_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5085c83cbb82e651ce80f65b59d33994" name="a5085c83cbb82e651ce80f65b59d33994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5085c83cbb82e651ce80f65b59d33994">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af113789ec60bb243eda77e4ce664bb29" name="af113789ec60bb243eda77e4ce664bb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af113789ec60bb243eda77e4ce664bb29">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532eae5e47273df0ffb1ba07aacecaaa" name="a532eae5e47273df0ffb1ba07aacecaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532eae5e47273df0ffb1ba07aacecaaa">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afce8119e417b37d57f2a5dc47815e8eb" name="afce8119e417b37d57f2a5dc47815e8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce8119e417b37d57f2a5dc47815e8eb">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a531650840fba6d92436690b553630100" name="a531650840fba6d92436690b553630100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531650840fba6d92436690b553630100">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9be8c6e9dffc6a9e1d753c8c34e3855" name="ad9be8c6e9dffc6a9e1d753c8c34e3855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9be8c6e9dffc6a9e1d753c8c34e3855">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_VALUE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_VALUE_DIV&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef66aa1b9f9741224057fa94f16f4d30" name="aef66aa1b9f9741224057fa94f16f4d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef66aa1b9f9741224057fa94f16f4d30">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_VALUE_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_VALUE_FALL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aae08d60a498f06a6dbba84416ecbb0" name="a4aae08d60a498f06a6dbba84416ecbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aae08d60a498f06a6dbba84416ecbb0">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_VALUE_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_VALUE_LEVEL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab02ac07c60753bbe22a4ea3aaa84b7ba" name="ab02ac07c60753bbe22a4ea3aaa84b7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02ac07c60753bbe22a4ea3aaa84b7ba">&#9670;&#160;</a></span>PWM_CH9_CSR_DIVMODE_VALUE_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_DIVMODE_VALUE_RISE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a319002f49ed41c03ead260b82293ce84" name="a319002f49ed41c03ead260b82293ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a319002f49ed41c03ead260b82293ce84">&#9670;&#160;</a></span>PWM_CH9_CSR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa06aab2b2e11de30f5ba48f9152c094c" name="aa06aab2b2e11de30f5ba48f9152c094c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06aab2b2e11de30f5ba48f9152c094c">&#9670;&#160;</a></span>PWM_CH9_CSR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a181e48a149790a812709535ad8b67cee" name="a181e48a149790a812709535ad8b67cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181e48a149790a812709535ad8b67cee">&#9670;&#160;</a></span>PWM_CH9_CSR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16adadabfd35b05081b3cba27baa18f0" name="a16adadabfd35b05081b3cba27baa18f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16adadabfd35b05081b3cba27baa18f0">&#9670;&#160;</a></span>PWM_CH9_CSR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57b7c0c1d19c5536059163681c0b14b9" name="a57b7c0c1d19c5536059163681c0b14b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b7c0c1d19c5536059163681c0b14b9">&#9670;&#160;</a></span>PWM_CH9_CSR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac120273906edb7746e1ec6f7e57f34e0" name="ac120273906edb7746e1ec6f7e57f34e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac120273906edb7746e1ec6f7e57f34e0">&#9670;&#160;</a></span>PWM_CH9_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8235ac95ae700fa7153b8a0a05b02a89" name="a8235ac95ae700fa7153b8a0a05b02a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8235ac95ae700fa7153b8a0a05b02a89">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_ADV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_ADV_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa28a2f78f74fdfe9f3ba64aea70965" name="aefa28a2f78f74fdfe9f3ba64aea70965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa28a2f78f74fdfe9f3ba64aea70965">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_ADV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_ADV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb6f5cbd6e7b23903e53c11dbd892d5" name="a6fb6f5cbd6e7b23903e53c11dbd892d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb6f5cbd6e7b23903e53c11dbd892d5">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_ADV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_ADV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a799cb533005367ba01a02bc82e76758c" name="a799cb533005367ba01a02bc82e76758c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799cb533005367ba01a02bc82e76758c">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_ADV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_ADV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78bf10c0d97bec896e8f0a61613a4e49" name="a78bf10c0d97bec896e8f0a61613a4e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bf10c0d97bec896e8f0a61613a4e49">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_ADV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_ADV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ac1a10c60425c488dde588fb057f5c" name="a28ac1a10c60425c488dde588fb057f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ac1a10c60425c488dde588fb057f5c">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_CORRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_CORRECT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6637eaa5835834b4eedf1ccd0ce45b56" name="a6637eaa5835834b4eedf1ccd0ce45b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6637eaa5835834b4eedf1ccd0ce45b56">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_CORRECT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_CORRECT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dea65f91d388b069979c8f41a17173d" name="a1dea65f91d388b069979c8f41a17173d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dea65f91d388b069979c8f41a17173d">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_CORRECT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_CORRECT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8ab06ed0134f348b2498d770981ad7" name="a1d8ab06ed0134f348b2498d770981ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8ab06ed0134f348b2498d770981ad7">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_CORRECT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_CORRECT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac120e2791f89dac0efab6119cb9d844d" name="ac120e2791f89dac0efab6119cb9d844d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac120e2791f89dac0efab6119cb9d844d">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_CORRECT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_CORRECT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02fa47dbd3c268783e215eba7fdd926f" name="a02fa47dbd3c268783e215eba7fdd926f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fa47dbd3c268783e215eba7fdd926f">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_RET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_RET_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b7a4430b969a21b6a55cfd3989a1a1f" name="a5b7a4430b969a21b6a55cfd3989a1a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7a4430b969a21b6a55cfd3989a1a1f">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_RET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_RET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaeb5d021ab3edea2d398b109a332ebc" name="adaeb5d021ab3edea2d398b109a332ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaeb5d021ab3edea2d398b109a332ebc">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_RET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_RET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85b074141e2277d71882346d91bcff78" name="a85b074141e2277d71882346d91bcff78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b074141e2277d71882346d91bcff78">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_RET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_RET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ebe63fa6c823a746ffb431527ad7682" name="a1ebe63fa6c823a746ffb431527ad7682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebe63fa6c823a746ffb431527ad7682">&#9670;&#160;</a></span>PWM_CH9_CSR_PH_RET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_PH_RET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d7082e773bad1a90b19d88b9d64d4e1" name="a5d7082e773bad1a90b19d88b9d64d4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7082e773bad1a90b19d88b9d64d4e1">&#9670;&#160;</a></span>PWM_CH9_CSR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CSR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab520f1c9c0a02eb81127e9a468a23676" name="ab520f1c9c0a02eb81127e9a468a23676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab520f1c9c0a02eb81127e9a468a23676">&#9670;&#160;</a></span>PWM_CH9_CTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae888c31146e667f956c407b4b6052a5d" name="ae888c31146e667f956c407b4b6052a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae888c31146e667f956c407b4b6052a5d">&#9670;&#160;</a></span>PWM_CH9_CTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f3a7069617339dc52bf690f87563277" name="a3f3a7069617339dc52bf690f87563277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3a7069617339dc52bf690f87563277">&#9670;&#160;</a></span>PWM_CH9_CTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54005e6b5f1aac4d4b040ee0407805de" name="a54005e6b5f1aac4d4b040ee0407805de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54005e6b5f1aac4d4b040ee0407805de">&#9670;&#160;</a></span>PWM_CH9_CTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753a9429999bd972989aa54a9d7bcd70" name="a753a9429999bd972989aa54a9d7bcd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753a9429999bd972989aa54a9d7bcd70">&#9670;&#160;</a></span>PWM_CH9_CTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1e6dcf50541a4a81a5505e972fd869" name="a0b1e6dcf50541a4a81a5505e972fd869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1e6dcf50541a4a81a5505e972fd869">&#9670;&#160;</a></span>PWM_CH9_CTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_CTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf1e6f7def82df3ea8ce18a79fb5cda0" name="abf1e6f7def82df3ea8ce18a79fb5cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1e6f7def82df3ea8ce18a79fb5cda0">&#9670;&#160;</a></span>PWM_CH9_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabf64449da1a9f6a8fdc28de49a278be" name="aabf64449da1a9f6a8fdc28de49a278be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf64449da1a9f6a8fdc28de49a278be">&#9670;&#160;</a></span>PWM_CH9_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f48e75a9d29b8c062f8dbe29427d1a" name="af2f48e75a9d29b8c062f8dbe29427d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f48e75a9d29b8c062f8dbe29427d1a">&#9670;&#160;</a></span>PWM_CH9_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1da0585a9071a81c4047b0f88e9674a" name="af1da0585a9071a81c4047b0f88e9674a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1da0585a9071a81c4047b0f88e9674a">&#9670;&#160;</a></span>PWM_CH9_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfd969306f3863689a2e13c5efafdd15" name="acfd969306f3863689a2e13c5efafdd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd969306f3863689a2e13c5efafdd15">&#9670;&#160;</a></span>PWM_CH9_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3cbd660c6c60e916421daa198526f43" name="aa3cbd660c6c60e916421daa198526f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cbd660c6c60e916421daa198526f43">&#9670;&#160;</a></span>PWM_CH9_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ecf7ea201c9a4a6a4a609339577803d" name="a1ecf7ea201c9a4a6a4a609339577803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecf7ea201c9a4a6a4a609339577803d">&#9670;&#160;</a></span>PWM_CH9_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace4664eb574430a22916683f310dec68" name="ace4664eb574430a22916683f310dec68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4664eb574430a22916683f310dec68">&#9670;&#160;</a></span>PWM_CH9_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ff0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003f0bcbae144faaf0d6b56b6b48c74c" name="a003f0bcbae144faaf0d6b56b6b48c74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003f0bcbae144faaf0d6b56b6b48c74c">&#9670;&#160;</a></span>PWM_CH9_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fbd01500cf9d2900a6263c07245ea8b" name="a6fbd01500cf9d2900a6263c07245ea8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbd01500cf9d2900a6263c07245ea8b">&#9670;&#160;</a></span>PWM_CH9_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644f1b8a241bb22a56b9a0b73c85f26a" name="a644f1b8a241bb22a56b9a0b73c85f26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644f1b8a241bb22a56b9a0b73c85f26a">&#9670;&#160;</a></span>PWM_CH9_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6998dccb6a30b0482543512129b5f23f" name="a6998dccb6a30b0482543512129b5f23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6998dccb6a30b0482543512129b5f23f">&#9670;&#160;</a></span>PWM_CH9_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad667a7e069e6e590d00a8c6b7c9c472b" name="ad667a7e069e6e590d00a8c6b7c9c472b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad667a7e069e6e590d00a8c6b7c9c472b">&#9670;&#160;</a></span>PWM_CH9_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a611fbb807b75304678603caef9241faa" name="a611fbb807b75304678603caef9241faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611fbb807b75304678603caef9241faa">&#9670;&#160;</a></span>PWM_CH9_TOP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00ba09846d8e6e8ba39734f90b703f0" name="ac00ba09846d8e6e8ba39734f90b703f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00ba09846d8e6e8ba39734f90b703f0">&#9670;&#160;</a></span>PWM_CH9_TOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef94b6a6dc02575d493cdf732272714" name="a9ef94b6a6dc02575d493cdf732272714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef94b6a6dc02575d493cdf732272714">&#9670;&#160;</a></span>PWM_CH9_TOP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f6ad1f6da2101d719d70b1502fc8c9b" name="a1f6ad1f6da2101d719d70b1502fc8c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6ad1f6da2101d719d70b1502fc8c9b">&#9670;&#160;</a></span>PWM_CH9_TOP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6492343b887f1bc1ba743c9044cb263" name="af6492343b887f1bc1ba743c9044cb263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6492343b887f1bc1ba743c9044cb263">&#9670;&#160;</a></span>PWM_CH9_TOP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af930a10df83c3a622a5e9a9cad3b49b5" name="af930a10df83c3a622a5e9a9cad3b49b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af930a10df83c3a622a5e9a9cad3b49b5">&#9670;&#160;</a></span>PWM_CH9_TOP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_CH9_TOP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe469e6e98fc85f9559d355ccfafbf15" name="afe469e6e98fc85f9559d355ccfafbf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe469e6e98fc85f9559d355ccfafbf15">&#9670;&#160;</a></span>PWM_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0191bbca0b6337f9ad1b0ae530f4dcaa" name="a0191bbca0b6337f9ad1b0ae530f4dcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0191bbca0b6337f9ad1b0ae530f4dcaa">&#9670;&#160;</a></span>PWM_EN_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae134f94cd2216257658ea2d534ceaf62" name="ae134f94cd2216257658ea2d534ceaf62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae134f94cd2216257658ea2d534ceaf62">&#9670;&#160;</a></span>PWM_EN_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f55f0a7c49275c3bb1924ac0424b40" name="ac0f55f0a7c49275c3bb1924ac0424b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f55f0a7c49275c3bb1924ac0424b40">&#9670;&#160;</a></span>PWM_EN_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352fe76df3a238a684b93b9702025d34" name="a352fe76df3a238a684b93b9702025d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352fe76df3a238a684b93b9702025d34">&#9670;&#160;</a></span>PWM_EN_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af03baf77ba005ac722767b0d266889bb" name="af03baf77ba005ac722767b0d266889bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03baf77ba005ac722767b0d266889bb">&#9670;&#160;</a></span>PWM_EN_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd7480f1f01824536b72fdf4fdbef59" name="a1dd7480f1f01824536b72fdf4fdbef59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd7480f1f01824536b72fdf4fdbef59">&#9670;&#160;</a></span>PWM_EN_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH10_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0614b020b8308c85c219badf1cf78b82" name="a0614b020b8308c85c219badf1cf78b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0614b020b8308c85c219badf1cf78b82">&#9670;&#160;</a></span>PWM_EN_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affdfcad14d9917bea2ed6bca7337693e" name="affdfcad14d9917bea2ed6bca7337693e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdfcad14d9917bea2ed6bca7337693e">&#9670;&#160;</a></span>PWM_EN_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d5178ef94fd65f1f17b4e10e287e98" name="a27d5178ef94fd65f1f17b4e10e287e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d5178ef94fd65f1f17b4e10e287e98">&#9670;&#160;</a></span>PWM_EN_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3c569c09115d94c1d427b72b012302" name="a4c3c569c09115d94c1d427b72b012302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3c569c09115d94c1d427b72b012302">&#9670;&#160;</a></span>PWM_EN_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5bb49ddcee37b2eb5277f96785f6099" name="ac5bb49ddcee37b2eb5277f96785f6099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5bb49ddcee37b2eb5277f96785f6099">&#9670;&#160;</a></span>PWM_EN_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH11_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27696f6d22e975d5cffcaf4a67644c3b" name="a27696f6d22e975d5cffcaf4a67644c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27696f6d22e975d5cffcaf4a67644c3b">&#9670;&#160;</a></span>PWM_EN_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a166f056dcc0399a3b7fc6814f7a649a2" name="a166f056dcc0399a3b7fc6814f7a649a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166f056dcc0399a3b7fc6814f7a649a2">&#9670;&#160;</a></span>PWM_EN_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac37ff67fcfc4f6844aa10bf151e062af" name="ac37ff67fcfc4f6844aa10bf151e062af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37ff67fcfc4f6844aa10bf151e062af">&#9670;&#160;</a></span>PWM_EN_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a86e2e7b1395e898f8d4832ab396884" name="a0a86e2e7b1395e898f8d4832ab396884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a86e2e7b1395e898f8d4832ab396884">&#9670;&#160;</a></span>PWM_EN_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a486699c684c3fa8f19f0f4a11d320059" name="a486699c684c3fa8f19f0f4a11d320059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486699c684c3fa8f19f0f4a11d320059">&#9670;&#160;</a></span>PWM_EN_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4388105ad084a6cfaf1f1e17c445c83" name="ad4388105ad084a6cfaf1f1e17c445c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4388105ad084a6cfaf1f1e17c445c83">&#9670;&#160;</a></span>PWM_EN_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e43e35b21c884cf1d65a8c77ffdd0a9" name="a1e43e35b21c884cf1d65a8c77ffdd0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e43e35b21c884cf1d65a8c77ffdd0a9">&#9670;&#160;</a></span>PWM_EN_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92f64bbed5c77c0e03e610e6199a065d" name="a92f64bbed5c77c0e03e610e6199a065d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f64bbed5c77c0e03e610e6199a065d">&#9670;&#160;</a></span>PWM_EN_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5dc4e00117e01b75c38d88506eba974" name="ab5dc4e00117e01b75c38d88506eba974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5dc4e00117e01b75c38d88506eba974">&#9670;&#160;</a></span>PWM_EN_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae84b0bb7df0af93bda77ca2649dd2a84" name="ae84b0bb7df0af93bda77ca2649dd2a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84b0bb7df0af93bda77ca2649dd2a84">&#9670;&#160;</a></span>PWM_EN_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9339986392548ba1518df19694c6e880" name="a9339986392548ba1518df19694c6e880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9339986392548ba1518df19694c6e880">&#9670;&#160;</a></span>PWM_EN_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ebaa914c24799967b8912d4af4d95b4" name="a8ebaa914c24799967b8912d4af4d95b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebaa914c24799967b8912d4af4d95b4">&#9670;&#160;</a></span>PWM_EN_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e1c88510b4b5474ddee369ad7ac0f1" name="a10e1c88510b4b5474ddee369ad7ac0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e1c88510b4b5474ddee369ad7ac0f1">&#9670;&#160;</a></span>PWM_EN_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41bcf51ff038decdab9fa55147f759b4" name="a41bcf51ff038decdab9fa55147f759b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bcf51ff038decdab9fa55147f759b4">&#9670;&#160;</a></span>PWM_EN_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53548ef23a87c8179194a464ab54569d" name="a53548ef23a87c8179194a464ab54569d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53548ef23a87c8179194a464ab54569d">&#9670;&#160;</a></span>PWM_EN_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdcc8a9d2c9043a9dcd7252fb9ef36e8" name="abdcc8a9d2c9043a9dcd7252fb9ef36e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcc8a9d2c9043a9dcd7252fb9ef36e8">&#9670;&#160;</a></span>PWM_EN_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29545204db8f04dec7f4af790f61fb98" name="a29545204db8f04dec7f4af790f61fb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29545204db8f04dec7f4af790f61fb98">&#9670;&#160;</a></span>PWM_EN_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb10907d268714ee58abf5b5771396d9" name="adb10907d268714ee58abf5b5771396d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb10907d268714ee58abf5b5771396d9">&#9670;&#160;</a></span>PWM_EN_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08adc619e862662d471602fd43b321ac" name="a08adc619e862662d471602fd43b321ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08adc619e862662d471602fd43b321ac">&#9670;&#160;</a></span>PWM_EN_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac04e969a6016aea1ba0a907ebe51a9ed" name="ac04e969a6016aea1ba0a907ebe51a9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04e969a6016aea1ba0a907ebe51a9ed">&#9670;&#160;</a></span>PWM_EN_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f894c8a0e5c2bdb106ed7b52d28ceb" name="aa1f894c8a0e5c2bdb106ed7b52d28ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f894c8a0e5c2bdb106ed7b52d28ceb">&#9670;&#160;</a></span>PWM_EN_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420f98fb80bde44fbcf23b3445270903" name="a420f98fb80bde44fbcf23b3445270903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f98fb80bde44fbcf23b3445270903">&#9670;&#160;</a></span>PWM_EN_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fa931942f314d60f1265323edd7955a" name="a0fa931942f314d60f1265323edd7955a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa931942f314d60f1265323edd7955a">&#9670;&#160;</a></span>PWM_EN_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95227c6ea25b7eb72ef8b5e75c7ff306" name="a95227c6ea25b7eb72ef8b5e75c7ff306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95227c6ea25b7eb72ef8b5e75c7ff306">&#9670;&#160;</a></span>PWM_EN_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f90ebd8b04b6297ac431b77a514481" name="a54f90ebd8b04b6297ac431b77a514481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f90ebd8b04b6297ac431b77a514481">&#9670;&#160;</a></span>PWM_EN_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99e8b45c9b4ecff5554ea9296fe7ba77" name="a99e8b45c9b4ecff5554ea9296fe7ba77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e8b45c9b4ecff5554ea9296fe7ba77">&#9670;&#160;</a></span>PWM_EN_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b311ba9f8ac15071cdc131c2e920e4" name="ab2b311ba9f8ac15071cdc131c2e920e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b311ba9f8ac15071cdc131c2e920e4">&#9670;&#160;</a></span>PWM_EN_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aace98dba19ebc1a1df3301a2b3274590" name="aace98dba19ebc1a1df3301a2b3274590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace98dba19ebc1a1df3301a2b3274590">&#9670;&#160;</a></span>PWM_EN_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76810138e2fb1d1521abcce6319a8e85" name="a76810138e2fb1d1521abcce6319a8e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76810138e2fb1d1521abcce6319a8e85">&#9670;&#160;</a></span>PWM_EN_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95ddbf126633d633f8a7d6275b1d2a5b" name="a95ddbf126633d633f8a7d6275b1d2a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ddbf126633d633f8a7d6275b1d2a5b">&#9670;&#160;</a></span>PWM_EN_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabf824660f8ea69507d5f4566bef533f" name="aabf824660f8ea69507d5f4566bef533f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf824660f8ea69507d5f4566bef533f">&#9670;&#160;</a></span>PWM_EN_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa20035ab1fb97bbb9a52df0d493909c1" name="aa20035ab1fb97bbb9a52df0d493909c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20035ab1fb97bbb9a52df0d493909c1">&#9670;&#160;</a></span>PWM_EN_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff31601487dfdabf36165b0282c1c12a" name="aff31601487dfdabf36165b0282c1c12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff31601487dfdabf36165b0282c1c12a">&#9670;&#160;</a></span>PWM_EN_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a005b20c0337674122431c8b315f9c77d" name="a005b20c0337674122431c8b315f9c77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005b20c0337674122431c8b315f9c77d">&#9670;&#160;</a></span>PWM_EN_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4539429d52cff1bf77d000e2d24235e" name="ae4539429d52cff1bf77d000e2d24235e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4539429d52cff1bf77d000e2d24235e">&#9670;&#160;</a></span>PWM_EN_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd795cf3b06a25719824f050e5db437" name="a2fd795cf3b06a25719824f050e5db437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd795cf3b06a25719824f050e5db437">&#9670;&#160;</a></span>PWM_EN_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e6dd740a4966428eeb34cd2d45da10" name="ac9e6dd740a4966428eeb34cd2d45da10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e6dd740a4966428eeb34cd2d45da10">&#9670;&#160;</a></span>PWM_EN_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75096ea71df5cd0c152928bbc68c84e1" name="a75096ea71df5cd0c152928bbc68c84e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75096ea71df5cd0c152928bbc68c84e1">&#9670;&#160;</a></span>PWM_EN_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc273775beaae54aa628981049cb618" name="a6dc273775beaae54aa628981049cb618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc273775beaae54aa628981049cb618">&#9670;&#160;</a></span>PWM_EN_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a952a0e729b8334ff9a0f0ba7d89c69ea" name="a952a0e729b8334ff9a0f0ba7d89c69ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952a0e729b8334ff9a0f0ba7d89c69ea">&#9670;&#160;</a></span>PWM_EN_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c6acddc076149c46d45580a83bb3d7b" name="a2c6acddc076149c46d45580a83bb3d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6acddc076149c46d45580a83bb3d7b">&#9670;&#160;</a></span>PWM_EN_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0a4186f75806bdf86c6746b5ea9cc3c" name="ae0a4186f75806bdf86c6746b5ea9cc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a4186f75806bdf86c6746b5ea9cc3c">&#9670;&#160;</a></span>PWM_EN_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca3c4dd06fb2531960305cf08b635546" name="aca3c4dd06fb2531960305cf08b635546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3c4dd06fb2531960305cf08b635546">&#9670;&#160;</a></span>PWM_EN_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15d60fcfd873034dcb093ed648d715ae" name="a15d60fcfd873034dcb093ed648d715ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d60fcfd873034dcb093ed648d715ae">&#9670;&#160;</a></span>PWM_EN_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ea01f2d6f272bc9cfcc9dff207cc9c" name="a58ea01f2d6f272bc9cfcc9dff207cc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ea01f2d6f272bc9cfcc9dff207cc9c">&#9670;&#160;</a></span>PWM_EN_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7688c29950d09ae6df4623b509a929e" name="ad7688c29950d09ae6df4623b509a929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7688c29950d09ae6df4623b509a929e">&#9670;&#160;</a></span>PWM_EN_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef754254aaa9d1d8878924a29f36945d" name="aef754254aaa9d1d8878924a29f36945d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef754254aaa9d1d8878924a29f36945d">&#9670;&#160;</a></span>PWM_EN_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd29f011c8006acc94adda3566d36d9" name="a0cd29f011c8006acc94adda3566d36d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd29f011c8006acc94adda3566d36d9">&#9670;&#160;</a></span>PWM_EN_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80237ccedde286330d63b3bce6bd55c4" name="a80237ccedde286330d63b3bce6bd55c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80237ccedde286330d63b3bce6bd55c4">&#9670;&#160;</a></span>PWM_EN_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e14c3c78446689be29dacb6a970107a" name="a3e14c3c78446689be29dacb6a970107a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e14c3c78446689be29dacb6a970107a">&#9670;&#160;</a></span>PWM_EN_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eecdc90a11cc884c13460ad32deb2b6" name="a6eecdc90a11cc884c13460ad32deb2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eecdc90a11cc884c13460ad32deb2b6">&#9670;&#160;</a></span>PWM_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afff5dde8100e9390ac41d5b1cf5f3610" name="afff5dde8100e9390ac41d5b1cf5f3610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afff5dde8100e9390ac41d5b1cf5f3610">&#9670;&#160;</a></span>PWM_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066b7490aca78fdd4c8a244288c62c17" name="a066b7490aca78fdd4c8a244288c62c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066b7490aca78fdd4c8a244288c62c17">&#9670;&#160;</a></span>PWM_INTR_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8624b5b2525e1df48b81c93b485917" name="a5c8624b5b2525e1df48b81c93b485917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8624b5b2525e1df48b81c93b485917">&#9670;&#160;</a></span>PWM_INTR_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2e3a2c832a6fbbf6e953ed4b3cee994" name="ae2e3a2c832a6fbbf6e953ed4b3cee994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e3a2c832a6fbbf6e953ed4b3cee994">&#9670;&#160;</a></span>PWM_INTR_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81ef496ac0178a0cdcede404051b8a9" name="ac81ef496ac0178a0cdcede404051b8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81ef496ac0178a0cdcede404051b8a9">&#9670;&#160;</a></span>PWM_INTR_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb2ccdb4a89274f8c00911857b9d93cb" name="afb2ccdb4a89274f8c00911857b9d93cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2ccdb4a89274f8c00911857b9d93cb">&#9670;&#160;</a></span>PWM_INTR_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac412256fd298630470659e8e8b2e8443" name="ac412256fd298630470659e8e8b2e8443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac412256fd298630470659e8e8b2e8443">&#9670;&#160;</a></span>PWM_INTR_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH10_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5285b732dcf7a4ceabd6c82e92ffa7d" name="ad5285b732dcf7a4ceabd6c82e92ffa7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5285b732dcf7a4ceabd6c82e92ffa7d">&#9670;&#160;</a></span>PWM_INTR_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0a85d4ec6635e74f59e651220f4047e" name="ac0a85d4ec6635e74f59e651220f4047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a85d4ec6635e74f59e651220f4047e">&#9670;&#160;</a></span>PWM_INTR_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe887a1d25589b2f5c37ac6265eb2e6e" name="afe887a1d25589b2f5c37ac6265eb2e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe887a1d25589b2f5c37ac6265eb2e6e">&#9670;&#160;</a></span>PWM_INTR_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d7c8446f3117e703db52c3ca627e441" name="a9d7c8446f3117e703db52c3ca627e441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7c8446f3117e703db52c3ca627e441">&#9670;&#160;</a></span>PWM_INTR_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7497c0ba839284016dda387efc1782" name="abf7497c0ba839284016dda387efc1782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7497c0ba839284016dda387efc1782">&#9670;&#160;</a></span>PWM_INTR_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH11_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69124772f86e7f9c6e3e8cebab87269f" name="a69124772f86e7f9c6e3e8cebab87269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69124772f86e7f9c6e3e8cebab87269f">&#9670;&#160;</a></span>PWM_INTR_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8f13bed4ac90cc91630d16f4e53a27e" name="ad8f13bed4ac90cc91630d16f4e53a27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f13bed4ac90cc91630d16f4e53a27e">&#9670;&#160;</a></span>PWM_INTR_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5f4042adea2cf643576f7d5b5a1bd32" name="aa5f4042adea2cf643576f7d5b5a1bd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f4042adea2cf643576f7d5b5a1bd32">&#9670;&#160;</a></span>PWM_INTR_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbace4429128f79cdc6331e5d28d30eb" name="acbace4429128f79cdc6331e5d28d30eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbace4429128f79cdc6331e5d28d30eb">&#9670;&#160;</a></span>PWM_INTR_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d080f79bdd87f421f868f313969a94" name="a74d080f79bdd87f421f868f313969a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d080f79bdd87f421f868f313969a94">&#9670;&#160;</a></span>PWM_INTR_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33787fc2dd0724122e9b872d2a44d8cd" name="a33787fc2dd0724122e9b872d2a44d8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33787fc2dd0724122e9b872d2a44d8cd">&#9670;&#160;</a></span>PWM_INTR_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd01160e1b129a8c23e736be88d27dd" name="a1dd01160e1b129a8c23e736be88d27dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd01160e1b129a8c23e736be88d27dd">&#9670;&#160;</a></span>PWM_INTR_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4256f7e75e132fd686cdda035803b4" name="a8f4256f7e75e132fd686cdda035803b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4256f7e75e132fd686cdda035803b4">&#9670;&#160;</a></span>PWM_INTR_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eb62834facae5b1ce6b238f3465d1a6" name="a8eb62834facae5b1ce6b238f3465d1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb62834facae5b1ce6b238f3465d1a6">&#9670;&#160;</a></span>PWM_INTR_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0056a76460b72974d632ec2686c919b4" name="a0056a76460b72974d632ec2686c919b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0056a76460b72974d632ec2686c919b4">&#9670;&#160;</a></span>PWM_INTR_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c75c2843cf197cf4cc4b41cb425d72" name="af9c75c2843cf197cf4cc4b41cb425d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c75c2843cf197cf4cc4b41cb425d72">&#9670;&#160;</a></span>PWM_INTR_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db933727e5927eb96ace14dfcf5b2ee" name="a1db933727e5927eb96ace14dfcf5b2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db933727e5927eb96ace14dfcf5b2ee">&#9670;&#160;</a></span>PWM_INTR_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad48d9d12cd1c7c0a407d3371427ffde1" name="ad48d9d12cd1c7c0a407d3371427ffde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48d9d12cd1c7c0a407d3371427ffde1">&#9670;&#160;</a></span>PWM_INTR_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03ad2c8862db67c2f686b845708891b9" name="a03ad2c8862db67c2f686b845708891b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ad2c8862db67c2f686b845708891b9">&#9670;&#160;</a></span>PWM_INTR_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dfcc143f2ce47e4d292cc493cb3a05f" name="a2dfcc143f2ce47e4d292cc493cb3a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfcc143f2ce47e4d292cc493cb3a05f">&#9670;&#160;</a></span>PWM_INTR_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15daca05d4bbd7cac7ac5b058fef2fb5" name="a15daca05d4bbd7cac7ac5b058fef2fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15daca05d4bbd7cac7ac5b058fef2fb5">&#9670;&#160;</a></span>PWM_INTR_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa312c07eec495ef8d76b3acb945c48ae" name="aa312c07eec495ef8d76b3acb945c48ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa312c07eec495ef8d76b3acb945c48ae">&#9670;&#160;</a></span>PWM_INTR_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76391be93432bbadf2ff3ea35f7b39ac" name="a76391be93432bbadf2ff3ea35f7b39ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76391be93432bbadf2ff3ea35f7b39ac">&#9670;&#160;</a></span>PWM_INTR_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac014bf1b2d18db6a6d644a9d2bfd66c5" name="ac014bf1b2d18db6a6d644a9d2bfd66c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac014bf1b2d18db6a6d644a9d2bfd66c5">&#9670;&#160;</a></span>PWM_INTR_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4307f57e1f34bfddcf4db370844959f3" name="a4307f57e1f34bfddcf4db370844959f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4307f57e1f34bfddcf4db370844959f3">&#9670;&#160;</a></span>PWM_INTR_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061f2471ef64964c90eef700427bc73b" name="a061f2471ef64964c90eef700427bc73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061f2471ef64964c90eef700427bc73b">&#9670;&#160;</a></span>PWM_INTR_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ba8d74c8996b53455a43ef26a29448a" name="a9ba8d74c8996b53455a43ef26a29448a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba8d74c8996b53455a43ef26a29448a">&#9670;&#160;</a></span>PWM_INTR_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af565ab74f476c272e90677098c49daf5" name="af565ab74f476c272e90677098c49daf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af565ab74f476c272e90677098c49daf5">&#9670;&#160;</a></span>PWM_INTR_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f9478c3b09ad96ba549cabc0881d3c" name="a75f9478c3b09ad96ba549cabc0881d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f9478c3b09ad96ba549cabc0881d3c">&#9670;&#160;</a></span>PWM_INTR_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfeaade2cc5009f23cca075ddabca56f" name="acfeaade2cc5009f23cca075ddabca56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfeaade2cc5009f23cca075ddabca56f">&#9670;&#160;</a></span>PWM_INTR_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5259b2b9193b94370516229c0b1677c2" name="a5259b2b9193b94370516229c0b1677c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5259b2b9193b94370516229c0b1677c2">&#9670;&#160;</a></span>PWM_INTR_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e459d632f378849f6b202b7d5bb0e12" name="a8e459d632f378849f6b202b7d5bb0e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e459d632f378849f6b202b7d5bb0e12">&#9670;&#160;</a></span>PWM_INTR_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50800e395eaeba0924a220f37b4b10fc" name="a50800e395eaeba0924a220f37b4b10fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50800e395eaeba0924a220f37b4b10fc">&#9670;&#160;</a></span>PWM_INTR_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc4ae6cf4d4fc6388b6263b5bcebc872" name="abc4ae6cf4d4fc6388b6263b5bcebc872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4ae6cf4d4fc6388b6263b5bcebc872">&#9670;&#160;</a></span>PWM_INTR_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b0b452cf8d895be1f34a2fdbe0bb489" name="a6b0b452cf8d895be1f34a2fdbe0bb489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0b452cf8d895be1f34a2fdbe0bb489">&#9670;&#160;</a></span>PWM_INTR_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2b33bd5fd4c3f88cb3c204e8b19bef" name="a8e2b33bd5fd4c3f88cb3c204e8b19bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2b33bd5fd4c3f88cb3c204e8b19bef">&#9670;&#160;</a></span>PWM_INTR_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66676a6ed4d942a7eef426b79aa02fda" name="a66676a6ed4d942a7eef426b79aa02fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66676a6ed4d942a7eef426b79aa02fda">&#9670;&#160;</a></span>PWM_INTR_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adee89f5deb4a530f43e876cc55532341" name="adee89f5deb4a530f43e876cc55532341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee89f5deb4a530f43e876cc55532341">&#9670;&#160;</a></span>PWM_INTR_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3a7972c2494377f104684a213f8291" name="a9d3a7972c2494377f104684a213f8291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3a7972c2494377f104684a213f8291">&#9670;&#160;</a></span>PWM_INTR_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0edacca55c8df16c06b3ccf878fcbf3" name="af0edacca55c8df16c06b3ccf878fcbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0edacca55c8df16c06b3ccf878fcbf3">&#9670;&#160;</a></span>PWM_INTR_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af788c502bba1e2a10cda0ba701bc9253" name="af788c502bba1e2a10cda0ba701bc9253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af788c502bba1e2a10cda0ba701bc9253">&#9670;&#160;</a></span>PWM_INTR_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75260afb9083d7180d4020c8b9849740" name="a75260afb9083d7180d4020c8b9849740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75260afb9083d7180d4020c8b9849740">&#9670;&#160;</a></span>PWM_INTR_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c629325bb17830c204c4e5c24575691" name="a4c629325bb17830c204c4e5c24575691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c629325bb17830c204c4e5c24575691">&#9670;&#160;</a></span>PWM_INTR_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ab9b4232e3c8a1e70c141b5653acc3" name="a92ab9b4232e3c8a1e70c141b5653acc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ab9b4232e3c8a1e70c141b5653acc3">&#9670;&#160;</a></span>PWM_INTR_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86a21bd4561fbc04def53bdbc54a841" name="ae86a21bd4561fbc04def53bdbc54a841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86a21bd4561fbc04def53bdbc54a841">&#9670;&#160;</a></span>PWM_INTR_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH8_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c763640c9b4c93fc1224848ef8710a9" name="a8c763640c9b4c93fc1224848ef8710a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c763640c9b4c93fc1224848ef8710a9">&#9670;&#160;</a></span>PWM_INTR_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dbd0abc852ecc22a22978ce8882ceab" name="a2dbd0abc852ecc22a22978ce8882ceab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbd0abc852ecc22a22978ce8882ceab">&#9670;&#160;</a></span>PWM_INTR_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf92095051b32922025e9b414f66a78" name="aaaf92095051b32922025e9b414f66a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf92095051b32922025e9b414f66a78">&#9670;&#160;</a></span>PWM_INTR_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad097c7ec19d92b04de5e840986b2a795" name="ad097c7ec19d92b04de5e840986b2a795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad097c7ec19d92b04de5e840986b2a795">&#9670;&#160;</a></span>PWM_INTR_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a885df25c3608e0a2fc3252189782e3fc" name="a885df25c3608e0a2fc3252189782e3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885df25c3608e0a2fc3252189782e3fc">&#9670;&#160;</a></span>PWM_INTR_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH9_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3016cfc701916a7cdca92c08af00aa73" name="a3016cfc701916a7cdca92c08af00aa73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3016cfc701916a7cdca92c08af00aa73">&#9670;&#160;</a></span>PWM_INTR_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac23b36053775c4d821e8ba69e69314c2" name="ac23b36053775c4d821e8ba69e69314c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23b36053775c4d821e8ba69e69314c2">&#9670;&#160;</a></span>PWM_INTR_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f807d9c98ae4bc157055d2d0397aa07" name="a9f807d9c98ae4bc157055d2d0397aa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f807d9c98ae4bc157055d2d0397aa07">&#9670;&#160;</a></span>PWM_INTR_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce0e054810b9f2a1c0b1d2f5e6d22de" name="a9ce0e054810b9f2a1c0b1d2f5e6d22de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce0e054810b9f2a1c0b1d2f5e6d22de">&#9670;&#160;</a></span>PWM_INTR_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bff167907c95efd75f0345fb291a717" name="a1bff167907c95efd75f0345fb291a717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bff167907c95efd75f0345fb291a717">&#9670;&#160;</a></span>PWM_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b05a06c912632f19bc3da66435264cf" name="a3b05a06c912632f19bc3da66435264cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b05a06c912632f19bc3da66435264cf">&#9670;&#160;</a></span>PWM_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f52ab012e24239258a9c98083c6fbbf" name="a2f52ab012e24239258a9c98083c6fbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f52ab012e24239258a9c98083c6fbbf">&#9670;&#160;</a></span>PWM_IRQ0_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c82b3799f4719daedaafd2af1e410ee" name="a6c82b3799f4719daedaafd2af1e410ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c82b3799f4719daedaafd2af1e410ee">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94dbc7526fc3e36a31e08d4a421c1430" name="a94dbc7526fc3e36a31e08d4a421c1430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94dbc7526fc3e36a31e08d4a421c1430">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4101289cfb8a0c5c73b88ffeb1d9a74" name="ab4101289cfb8a0c5c73b88ffeb1d9a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4101289cfb8a0c5c73b88ffeb1d9a74">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75984c2cbbcd1dfe9ba3952c46603524" name="a75984c2cbbcd1dfe9ba3952c46603524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75984c2cbbcd1dfe9ba3952c46603524">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ad0d35656e6f720bee77490d23ffcb6" name="a5ad0d35656e6f720bee77490d23ffcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad0d35656e6f720bee77490d23ffcb6">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ebfea811b293f895fe026769cd12a8" name="a91ebfea811b293f895fe026769cd12a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ebfea811b293f895fe026769cd12a8">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH10_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c518b9feb89a6ff4c9ee6f6a30af1b0" name="a1c518b9feb89a6ff4c9ee6f6a30af1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c518b9feb89a6ff4c9ee6f6a30af1b0">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44af77518bffeec7917895a809fbfced" name="a44af77518bffeec7917895a809fbfced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44af77518bffeec7917895a809fbfced">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ceba49401506d674f5e0aa0efda306" name="a72ceba49401506d674f5e0aa0efda306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ceba49401506d674f5e0aa0efda306">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa09fc1039629cc3bffb736732613b56f" name="aa09fc1039629cc3bffb736732613b56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09fc1039629cc3bffb736732613b56f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dbf12bb3413081af597c4d249226b05" name="a7dbf12bb3413081af597c4d249226b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbf12bb3413081af597c4d249226b05">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH11_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef246790bdf12c754fcee500db5d4b4f" name="aef246790bdf12c754fcee500db5d4b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef246790bdf12c754fcee500db5d4b4f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1026fdc97e3467a902620c554715f1f" name="aa1026fdc97e3467a902620c554715f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1026fdc97e3467a902620c554715f1f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1f680d3dbf274c2337caf823ac586c2" name="ac1f680d3dbf274c2337caf823ac586c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f680d3dbf274c2337caf823ac586c2">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51f4606c26aae05473f0db830baee3e" name="aa51f4606c26aae05473f0db830baee3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51f4606c26aae05473f0db830baee3e">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0af22ca0215f77cfa1f4c37425757260" name="a0af22ca0215f77cfa1f4c37425757260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af22ca0215f77cfa1f4c37425757260">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a557a6bed50d60e4a8eae6082872ed33e" name="a557a6bed50d60e4a8eae6082872ed33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557a6bed50d60e4a8eae6082872ed33e">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45b44262f6d150311561edb22fec65c5" name="a45b44262f6d150311561edb22fec65c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b44262f6d150311561edb22fec65c5">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab09142bb99724461918c573e0fb46a98" name="ab09142bb99724461918c573e0fb46a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09142bb99724461918c573e0fb46a98">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a1d515ca657faa53b1a8cd8d8953951" name="a8a1d515ca657faa53b1a8cd8d8953951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1d515ca657faa53b1a8cd8d8953951">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7baaf57b4637f3285bce488fb56ae51e" name="a7baaf57b4637f3285bce488fb56ae51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7baaf57b4637f3285bce488fb56ae51e">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ebf147d09e99ef4256a5a3a63db9e9f" name="a9ebf147d09e99ef4256a5a3a63db9e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebf147d09e99ef4256a5a3a63db9e9f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a181760a24da33c934ac27959bcd54fa3" name="a181760a24da33c934ac27959bcd54fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181760a24da33c934ac27959bcd54fa3">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb20748f5357440e0010cb44d604e774" name="abb20748f5357440e0010cb44d604e774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb20748f5357440e0010cb44d604e774">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1583e98c99bf0abf02ba028539026f54" name="a1583e98c99bf0abf02ba028539026f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1583e98c99bf0abf02ba028539026f54">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4950876a871f4ea89f314510bce9ed" name="afb4950876a871f4ea89f314510bce9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4950876a871f4ea89f314510bce9ed">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7701b244c4695b4d2eadb3a89848ab7c" name="a7701b244c4695b4d2eadb3a89848ab7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7701b244c4695b4d2eadb3a89848ab7c">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fe5435a54ec67d24dee19032dc98d7" name="a89fe5435a54ec67d24dee19032dc98d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fe5435a54ec67d24dee19032dc98d7">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5b1802bada85921b666303a1a4d1c2c" name="aa5b1802bada85921b666303a1a4d1c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b1802bada85921b666303a1a4d1c2c">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb494b488936680b5fe212750402a1e" name="accb494b488936680b5fe212750402a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb494b488936680b5fe212750402a1e">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa74077b0fda57bca6fcd45d27f200710" name="aa74077b0fda57bca6fcd45d27f200710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74077b0fda57bca6fcd45d27f200710">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac71112f989ac41ea0a9ba8612fb68607" name="ac71112f989ac41ea0a9ba8612fb68607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71112f989ac41ea0a9ba8612fb68607">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba32fe8e7a4041bd042d9bb1cf3da101" name="aba32fe8e7a4041bd042d9bb1cf3da101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba32fe8e7a4041bd042d9bb1cf3da101">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e98bbd080aa37ea3f08dcd6b20c6043" name="a2e98bbd080aa37ea3f08dcd6b20c6043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e98bbd080aa37ea3f08dcd6b20c6043">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c9831888ef61b366b389328bfa2c494" name="a0c9831888ef61b366b389328bfa2c494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9831888ef61b366b389328bfa2c494">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe8aa3535a325f228b82039d84e55639" name="afe8aa3535a325f228b82039d84e55639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8aa3535a325f228b82039d84e55639">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a994ba6e8f337dba363057d457e5eb9f4" name="a994ba6e8f337dba363057d457e5eb9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994ba6e8f337dba363057d457e5eb9f4">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf85c6c1339e4e09018e891d1fc816b4" name="abf85c6c1339e4e09018e891d1fc816b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf85c6c1339e4e09018e891d1fc816b4">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03768cda4d3e5e3f3831d5fb7aa7b0bc" name="a03768cda4d3e5e3f3831d5fb7aa7b0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03768cda4d3e5e3f3831d5fb7aa7b0bc">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c55d89ebb9981a1a693c853dbb5579" name="a49c55d89ebb9981a1a693c853dbb5579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c55d89ebb9981a1a693c853dbb5579">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d37d7eecabfd38a73bcf1d2d6a3a810" name="a3d37d7eecabfd38a73bcf1d2d6a3a810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d37d7eecabfd38a73bcf1d2d6a3a810">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3a9c9041d85e0ffeb7270af9a96ae76" name="aa3a9c9041d85e0ffeb7270af9a96ae76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a9c9041d85e0ffeb7270af9a96ae76">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff5b432370643120cac277d7bc402c5" name="a9ff5b432370643120cac277d7bc402c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff5b432370643120cac277d7bc402c5">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bd803aa7afdc1972aabc02deb6ef24f" name="a7bd803aa7afdc1972aabc02deb6ef24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd803aa7afdc1972aabc02deb6ef24f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8b8d22aa7fa7e9608244d4037c6616" name="a2d8b8d22aa7fa7e9608244d4037c6616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8b8d22aa7fa7e9608244d4037c6616">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9fbee4f3b1dec7089ff1edda3c1c585" name="af9fbee4f3b1dec7089ff1edda3c1c585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fbee4f3b1dec7089ff1edda3c1c585">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b4790eb38f556d6a9adfc2f053b816d" name="a2b4790eb38f556d6a9adfc2f053b816d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4790eb38f556d6a9adfc2f053b816d">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a519e76150f002b25d0de230763ba8f44" name="a519e76150f002b25d0de230763ba8f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519e76150f002b25d0de230763ba8f44">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb3fd46b810c66709421d7010d7efc5" name="a3cb3fd46b810c66709421d7010d7efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb3fd46b810c66709421d7010d7efc5">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757b2caeb4a4eab74bad7246ec5161aa" name="a757b2caeb4a4eab74bad7246ec5161aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757b2caeb4a4eab74bad7246ec5161aa">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaaa04429d50f6265f4d25ba9db558cc" name="abaaa04429d50f6265f4d25ba9db558cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaaa04429d50f6265f4d25ba9db558cc">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8222684e4bbf7da3802ecfcbe91425e4" name="a8222684e4bbf7da3802ecfcbe91425e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8222684e4bbf7da3802ecfcbe91425e4">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a630b4fb96ff40a94135e88baa26963ee" name="a630b4fb96ff40a94135e88baa26963ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630b4fb96ff40a94135e88baa26963ee">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9491043f4ad4f25960b3620f8b68a46e" name="a9491043f4ad4f25960b3620f8b68a46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9491043f4ad4f25960b3620f8b68a46e">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad068c0e64ef630ea73a784c67d03022f" name="ad068c0e64ef630ea73a784c67d03022f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad068c0e64ef630ea73a784c67d03022f">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a322ca0bea0ea39595aabde3fcec91b6b" name="a322ca0bea0ea39595aabde3fcec91b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322ca0bea0ea39595aabde3fcec91b6b">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c5200a4dbbf00e941b935527927eb0b" name="a2c5200a4dbbf00e941b935527927eb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c5200a4dbbf00e941b935527927eb0b">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af68aa42cd5d89f57710f30185c413975" name="af68aa42cd5d89f57710f30185c413975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68aa42cd5d89f57710f30185c413975">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a727f7944b55207c3d7e07bb02f141241" name="a727f7944b55207c3d7e07bb02f141241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727f7944b55207c3d7e07bb02f141241">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3990c2e25b8702a5bc6c603bfe9f542c" name="a3990c2e25b8702a5bc6c603bfe9f542c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3990c2e25b8702a5bc6c603bfe9f542c">&#9670;&#160;</a></span>PWM_IRQ0_INTE_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f550ffa83ca997a5f2783011ea5bd4" name="a69f550ffa83ca997a5f2783011ea5bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f550ffa83ca997a5f2783011ea5bd4">&#9670;&#160;</a></span>PWM_IRQ0_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb2755c4d726c41897971369bb00861" name="a3fb2755c4d726c41897971369bb00861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb2755c4d726c41897971369bb00861">&#9670;&#160;</a></span>PWM_IRQ0_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcb93e3d64273c3816e61498c0413288" name="afcb93e3d64273c3816e61498c0413288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb93e3d64273c3816e61498c0413288">&#9670;&#160;</a></span>PWM_IRQ0_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e4c4ec272505003e31d962d5fa09ff" name="a87e4c4ec272505003e31d962d5fa09ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e4c4ec272505003e31d962d5fa09ff">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89c8916e1cfaf65383879769a4d6963b" name="a89c8916e1cfaf65383879769a4d6963b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c8916e1cfaf65383879769a4d6963b">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a133f6b0b4909fcfbe479dfa829ccd9aa" name="a133f6b0b4909fcfbe479dfa829ccd9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133f6b0b4909fcfbe479dfa829ccd9aa">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5137e1b94d5652f7c9a67555195ee62b" name="a5137e1b94d5652f7c9a67555195ee62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5137e1b94d5652f7c9a67555195ee62b">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f27e2bf503f82237ed30c767f979bb" name="a42f27e2bf503f82237ed30c767f979bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f27e2bf503f82237ed30c767f979bb">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee14be876cd7c02bc374acc542fc4aff" name="aee14be876cd7c02bc374acc542fc4aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee14be876cd7c02bc374acc542fc4aff">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH10_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7904a24772c297d525a4824d89720f7b" name="a7904a24772c297d525a4824d89720f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7904a24772c297d525a4824d89720f7b">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cb7eb43d2b049fdd0d6b55d57b75bfc" name="a1cb7eb43d2b049fdd0d6b55d57b75bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb7eb43d2b049fdd0d6b55d57b75bfc">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7486737f0fd47e12a26dc88cbbec56" name="a0c7486737f0fd47e12a26dc88cbbec56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7486737f0fd47e12a26dc88cbbec56">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bacde6f81b62a04b6373c4df579b3f9" name="a5bacde6f81b62a04b6373c4df579b3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bacde6f81b62a04b6373c4df579b3f9">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a975839c68ebc1806fea1a3d4704e4f14" name="a975839c68ebc1806fea1a3d4704e4f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975839c68ebc1806fea1a3d4704e4f14">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH11_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f9dc2e615408ffe86651c40b15e78d" name="a24f9dc2e615408ffe86651c40b15e78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f9dc2e615408ffe86651c40b15e78d">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a71c6ba4f85e730325f1ef49ea14d6" name="a10a71c6ba4f85e730325f1ef49ea14d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a71c6ba4f85e730325f1ef49ea14d6">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92d5a4f2e18b2876b966fdf11609e36e" name="a92d5a4f2e18b2876b966fdf11609e36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d5a4f2e18b2876b966fdf11609e36e">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa908b579a47056852fc63471714d1f2f" name="aa908b579a47056852fc63471714d1f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa908b579a47056852fc63471714d1f2f">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6096d94bacba90804d3eddb26be79523" name="a6096d94bacba90804d3eddb26be79523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6096d94bacba90804d3eddb26be79523">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a182d18ff23dc321018c89981ce38cf2b" name="a182d18ff23dc321018c89981ce38cf2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182d18ff23dc321018c89981ce38cf2b">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94f8f32bff9890d83558400d6ebac2e5" name="a94f8f32bff9890d83558400d6ebac2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f8f32bff9890d83558400d6ebac2e5">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af736013091b888be19ec2a0ecca57d14" name="af736013091b888be19ec2a0ecca57d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af736013091b888be19ec2a0ecca57d14">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe786b0fa88df83b1330726615dc0853" name="afe786b0fa88df83b1330726615dc0853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe786b0fa88df83b1330726615dc0853">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3fdfafcd5246e6d1811fd1dac5476f3" name="ac3fdfafcd5246e6d1811fd1dac5476f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fdfafcd5246e6d1811fd1dac5476f3">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecc138bd476bc161d329190718f0bc4" name="a7ecc138bd476bc161d329190718f0bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecc138bd476bc161d329190718f0bc4">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab983d07dd329026da8805d2601971ca2" name="ab983d07dd329026da8805d2601971ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab983d07dd329026da8805d2601971ca2">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1472f882cc590ef882474169912e36" name="a5c1472f882cc590ef882474169912e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1472f882cc590ef882474169912e36">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a719741d70fbe2a2d0c28d3659896241c" name="a719741d70fbe2a2d0c28d3659896241c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719741d70fbe2a2d0c28d3659896241c">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0f10226752ff2d17ce8514f5a0c6d0" name="a1e0f10226752ff2d17ce8514f5a0c6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0f10226752ff2d17ce8514f5a0c6d0">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c3f9a1e0706605a3db339b553bb9c55" name="a1c3f9a1e0706605a3db339b553bb9c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3f9a1e0706605a3db339b553bb9c55">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21e1c84b290876bd3b412c104ce4fc62" name="a21e1c84b290876bd3b412c104ce4fc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e1c84b290876bd3b412c104ce4fc62">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d18a98c1ca073a51190f378bf9006ab" name="a3d18a98c1ca073a51190f378bf9006ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d18a98c1ca073a51190f378bf9006ab">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95ba8bec1474b04be13e3117b3cac629" name="a95ba8bec1474b04be13e3117b3cac629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ba8bec1474b04be13e3117b3cac629">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2872fa8d28986f90584582d66e74af7" name="af2872fa8d28986f90584582d66e74af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2872fa8d28986f90584582d66e74af7">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7eb45b8d77172f1971143fcfc806ba91" name="a7eb45b8d77172f1971143fcfc806ba91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb45b8d77172f1971143fcfc806ba91">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a3994536e95ccf82d47987d77539c1" name="a96a3994536e95ccf82d47987d77539c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a3994536e95ccf82d47987d77539c1">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa08b09a8fa30334715257190ba47d92" name="afa08b09a8fa30334715257190ba47d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa08b09a8fa30334715257190ba47d92">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc98fc201d5737ca6fd461776e61366" name="a9cc98fc201d5737ca6fd461776e61366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc98fc201d5737ca6fd461776e61366">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac373f84136f9da0e7eec3b25f016886" name="aac373f84136f9da0e7eec3b25f016886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac373f84136f9da0e7eec3b25f016886">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a896d14cee9d10c8320a6928cfe8b60c0" name="a896d14cee9d10c8320a6928cfe8b60c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896d14cee9d10c8320a6928cfe8b60c0">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9425c0498dc3ce3f31880ed88f8eccc" name="ad9425c0498dc3ce3f31880ed88f8eccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9425c0498dc3ce3f31880ed88f8eccc">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a722c03c1f7e0761a3d8c1fbc7a602d69" name="a722c03c1f7e0761a3d8c1fbc7a602d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722c03c1f7e0761a3d8c1fbc7a602d69">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b268e424c11bc135052441be2da3e44" name="a1b268e424c11bc135052441be2da3e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b268e424c11bc135052441be2da3e44">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a21902ea308d4e307edf4846148a688" name="a8a21902ea308d4e307edf4846148a688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a21902ea308d4e307edf4846148a688">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98d3e48cafaaa28964fcc5f0db1a0af2" name="a98d3e48cafaaa28964fcc5f0db1a0af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d3e48cafaaa28964fcc5f0db1a0af2">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff34e82239f66262704b1fe6063a4573" name="aff34e82239f66262704b1fe6063a4573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff34e82239f66262704b1fe6063a4573">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71241e4695b1024a111be35192f162fb" name="a71241e4695b1024a111be35192f162fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71241e4695b1024a111be35192f162fb">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38d7b3ff02cba5c8194bfbd1031ea7e7" name="a38d7b3ff02cba5c8194bfbd1031ea7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d7b3ff02cba5c8194bfbd1031ea7e7">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec9da4fbc6357836f1babc81103ffeb" name="aeec9da4fbc6357836f1babc81103ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec9da4fbc6357836f1babc81103ffeb">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30e42827745947c5ac58c92d61797f32" name="a30e42827745947c5ac58c92d61797f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e42827745947c5ac58c92d61797f32">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af118105cde5a147f3bf58adc856433e1" name="af118105cde5a147f3bf58adc856433e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af118105cde5a147f3bf58adc856433e1">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e909c3abc82b2ec4b39ffff78f1ab07" name="a0e909c3abc82b2ec4b39ffff78f1ab07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e909c3abc82b2ec4b39ffff78f1ab07">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c4b22fc5b3727fc02e6a0e57f7b8aed" name="a0c4b22fc5b3727fc02e6a0e57f7b8aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4b22fc5b3727fc02e6a0e57f7b8aed">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79f4d5d069aae7383692e7707471105" name="ab79f4d5d069aae7383692e7707471105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79f4d5d069aae7383692e7707471105">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8327dc9a3dbb0e97650d81e60613168d" name="a8327dc9a3dbb0e97650d81e60613168d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8327dc9a3dbb0e97650d81e60613168d">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23ff1c946fd91a3e313f415e27200d40" name="a23ff1c946fd91a3e313f415e27200d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ff1c946fd91a3e313f415e27200d40">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e51d5d21912985a6bb3d299305578cf" name="a6e51d5d21912985a6bb3d299305578cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e51d5d21912985a6bb3d299305578cf">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac679599115d99db53068c9e6999966b3" name="ac679599115d99db53068c9e6999966b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac679599115d99db53068c9e6999966b3">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f144e6b2b959f02502f72ba563e23ed" name="a9f144e6b2b959f02502f72ba563e23ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f144e6b2b959f02502f72ba563e23ed">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84adc87c92398ce379380cf1cc7d4557" name="a84adc87c92398ce379380cf1cc7d4557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84adc87c92398ce379380cf1cc7d4557">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4cf46e2609f5d78160f26e905ef34e8" name="af4cf46e2609f5d78160f26e905ef34e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cf46e2609f5d78160f26e905ef34e8">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016828dc4db9656d24a77a2a5d216095" name="a016828dc4db9656d24a77a2a5d216095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016828dc4db9656d24a77a2a5d216095">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af165fa235ff9a45d06491b224434b75f" name="af165fa235ff9a45d06491b224434b75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af165fa235ff9a45d06491b224434b75f">&#9670;&#160;</a></span>PWM_IRQ0_INTF_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01712a31015cf640884b06b0f2244fe" name="ad01712a31015cf640884b06b0f2244fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01712a31015cf640884b06b0f2244fe">&#9670;&#160;</a></span>PWM_IRQ0_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3757410c38fbd523f64c05dd9c0a2ed6" name="a3757410c38fbd523f64c05dd9c0a2ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3757410c38fbd523f64c05dd9c0a2ed6">&#9670;&#160;</a></span>PWM_IRQ0_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9df22ee2c3fd605238a0dfdfa82c8d0f" name="a9df22ee2c3fd605238a0dfdfa82c8d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df22ee2c3fd605238a0dfdfa82c8d0f">&#9670;&#160;</a></span>PWM_IRQ0_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935731fe4e20b046107cfe1d92edca0d" name="a935731fe4e20b046107cfe1d92edca0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935731fe4e20b046107cfe1d92edca0d">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95bde6eca637af68c02e42577442b758" name="a95bde6eca637af68c02e42577442b758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95bde6eca637af68c02e42577442b758">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac53aea1c5609f86c052ba1b767075c31" name="ac53aea1c5609f86c052ba1b767075c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53aea1c5609f86c052ba1b767075c31">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51476c312bf5bd0fde7976aab0d7e236" name="a51476c312bf5bd0fde7976aab0d7e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51476c312bf5bd0fde7976aab0d7e236">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae65b866205e988601a88cf47ca26cc0" name="aae65b866205e988601a88cf47ca26cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae65b866205e988601a88cf47ca26cc0">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ea1c9652ec218b301a43f5f27042c9" name="a51ea1c9652ec218b301a43f5f27042c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ea1c9652ec218b301a43f5f27042c9">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH10_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80356dd3ef762c3d9fea44b81313f7f" name="ad80356dd3ef762c3d9fea44b81313f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80356dd3ef762c3d9fea44b81313f7f">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf490b9ccc090bfbe41c02fa4fe02425" name="acf490b9ccc090bfbe41c02fa4fe02425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf490b9ccc090bfbe41c02fa4fe02425">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ef99a99a40e472fd91e41a552ddb266" name="a5ef99a99a40e472fd91e41a552ddb266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef99a99a40e472fd91e41a552ddb266">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64c88ca0ab18251d93c5ecb1b4f14e2c" name="a64c88ca0ab18251d93c5ecb1b4f14e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c88ca0ab18251d93c5ecb1b4f14e2c">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16372589471367cff241880bd52349c6" name="a16372589471367cff241880bd52349c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16372589471367cff241880bd52349c6">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH11_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e4dc6296c958f57b0ceabb86c520efe" name="a7e4dc6296c958f57b0ceabb86c520efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4dc6296c958f57b0ceabb86c520efe">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c36770a319f7ed6a6a2261d033d52c9" name="a0c36770a319f7ed6a6a2261d033d52c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c36770a319f7ed6a6a2261d033d52c9">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12bfaa145ddeb65641b7bf5e907dd25d" name="a12bfaa145ddeb65641b7bf5e907dd25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bfaa145ddeb65641b7bf5e907dd25d">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff5fb729a820dc359399b17e428c0a2" name="aeff5fb729a820dc359399b17e428c0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff5fb729a820dc359399b17e428c0a2">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b4edd9b38df178bbb4549e2b56b1c83" name="a4b4edd9b38df178bbb4549e2b56b1c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4edd9b38df178bbb4549e2b56b1c83">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3de59116451bd70bbe207ef2b081a6" name="a0c3de59116451bd70bbe207ef2b081a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3de59116451bd70bbe207ef2b081a6">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a561112d5570b4913c3541eb87b2eb30a" name="a561112d5570b4913c3541eb87b2eb30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561112d5570b4913c3541eb87b2eb30a">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1641c4e19eddd1a97d91afe75c60995a" name="a1641c4e19eddd1a97d91afe75c60995a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1641c4e19eddd1a97d91afe75c60995a">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2cb1acfbbe400ac8a09f48c2f2c5ed6" name="ad2cb1acfbbe400ac8a09f48c2f2c5ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cb1acfbbe400ac8a09f48c2f2c5ed6">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a321882f1623946797ae083b163d37451" name="a321882f1623946797ae083b163d37451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321882f1623946797ae083b163d37451">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5068ac8f064874bbb68efee87f6b6976" name="a5068ac8f064874bbb68efee87f6b6976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5068ac8f064874bbb68efee87f6b6976">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dcd5b2fb69ef929367efb7eb32b60a0" name="a4dcd5b2fb69ef929367efb7eb32b60a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcd5b2fb69ef929367efb7eb32b60a0">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0776e65519697fe0eef1e76f487a7d0" name="ac0776e65519697fe0eef1e76f487a7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0776e65519697fe0eef1e76f487a7d0">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a1e9758645a5989b5449bf4fa486e9d" name="a0a1e9758645a5989b5449bf4fa486e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1e9758645a5989b5449bf4fa486e9d">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22eeb4bdc3de288ebf2bdffb46416066" name="a22eeb4bdc3de288ebf2bdffb46416066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22eeb4bdc3de288ebf2bdffb46416066">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5983634503b0fab0cc36305cba8f0ad" name="ad5983634503b0fab0cc36305cba8f0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5983634503b0fab0cc36305cba8f0ad">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fadc228ffe44a824754f299966e58e4" name="a7fadc228ffe44a824754f299966e58e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fadc228ffe44a824754f299966e58e4">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76fc13d298075143a4882db781e480cc" name="a76fc13d298075143a4882db781e480cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fc13d298075143a4882db781e480cc">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdd9360a03b01ee00d8635055111063b" name="abdd9360a03b01ee00d8635055111063b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd9360a03b01ee00d8635055111063b">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bec9566f5d21fece0aefe4b3077804c" name="a4bec9566f5d21fece0aefe4b3077804c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bec9566f5d21fece0aefe4b3077804c">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH4_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c366e45906674724242e9e5bdb5245b" name="a3c366e45906674724242e9e5bdb5245b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c366e45906674724242e9e5bdb5245b">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a688ce9305259d1ca02178ccbb09fd99c" name="a688ce9305259d1ca02178ccbb09fd99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688ce9305259d1ca02178ccbb09fd99c">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9c57ae413954ac92f280a74dbe2be2" name="a8e9c57ae413954ac92f280a74dbe2be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9c57ae413954ac92f280a74dbe2be2">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20124c9b7755ec67901b7ed562b550bd" name="a20124c9b7755ec67901b7ed562b550bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20124c9b7755ec67901b7ed562b550bd">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59a8a26d5a60bb2282eb8920f0a0ecd6" name="a59a8a26d5a60bb2282eb8920f0a0ecd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a8a26d5a60bb2282eb8920f0a0ecd6">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH5_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1824c917050308b6bddc9dfc7079696f" name="a1824c917050308b6bddc9dfc7079696f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1824c917050308b6bddc9dfc7079696f">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794edca0575195d50241d1204edde2fd" name="a794edca0575195d50241d1204edde2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794edca0575195d50241d1204edde2fd">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c6863705f0483cc2e752891554eb48" name="ad5c6863705f0483cc2e752891554eb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c6863705f0483cc2e752891554eb48">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c6638be81f35fe3bfca6cb6819b1ea" name="a43c6638be81f35fe3bfca6cb6819b1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c6638be81f35fe3bfca6cb6819b1ea">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a014dd668b6903368fd3eaa26a0e7c8" name="a9a014dd668b6903368fd3eaa26a0e7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a014dd668b6903368fd3eaa26a0e7c8">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH6_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd0bc94355721b75ed34dc7dd441fbc9" name="acd0bc94355721b75ed34dc7dd441fbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0bc94355721b75ed34dc7dd441fbc9">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af79e2476d0283cdcd16b79dc4b2cc0b9" name="af79e2476d0283cdcd16b79dc4b2cc0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79e2476d0283cdcd16b79dc4b2cc0b9">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c25b8561f52b8125a21f21431ef18e" name="aa1c25b8561f52b8125a21f21431ef18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c25b8561f52b8125a21f21431ef18e">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71a713c543504648c9c836041c7015c7" name="a71a713c543504648c9c836041c7015c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a713c543504648c9c836041c7015c7">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c49b8c09ce8e60beed27cc5893f1b5f" name="a8c49b8c09ce8e60beed27cc5893f1b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c49b8c09ce8e60beed27cc5893f1b5f">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH7_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acab766a7a0a30775f65dfb6cf09051c3" name="acab766a7a0a30775f65dfb6cf09051c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab766a7a0a30775f65dfb6cf09051c3">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c32b043d7729f4582f06fb865119fd" name="ac7c32b043d7729f4582f06fb865119fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c32b043d7729f4582f06fb865119fd">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c5bf02d8815dc85dfe83adc89211a6" name="ac7c5bf02d8815dc85dfe83adc89211a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c5bf02d8815dc85dfe83adc89211a6">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3173933e09c651b96e31d594a1de58b" name="aa3173933e09c651b96e31d594a1de58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3173933e09c651b96e31d594a1de58b">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7eb46763ffefa5e7b670dbffec33548" name="af7eb46763ffefa5e7b670dbffec33548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7eb46763ffefa5e7b670dbffec33548">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH8_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb1c1281f7dd5e8cc970a22539950d43" name="abb1c1281f7dd5e8cc970a22539950d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1c1281f7dd5e8cc970a22539950d43">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0ad6ba860d39f7261730da7f60c42c" name="a7f0ad6ba860d39f7261730da7f60c42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ad6ba860d39f7261730da7f60c42c">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b8ecd3685622c3d9c39da52eb066c3a" name="a7b8ecd3685622c3d9c39da52eb066c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8ecd3685622c3d9c39da52eb066c3a">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa68ecd9beb87c440c264a6286d97211a" name="aa68ecd9beb87c440c264a6286d97211a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa68ecd9beb87c440c264a6286d97211a">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cb2f43fb54d2874f7593d7b90dbbf84" name="a7cb2f43fb54d2874f7593d7b90dbbf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb2f43fb54d2874f7593d7b90dbbf84">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH9_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62606fefefb9cf0f291a2ee8174bb7a4" name="a62606fefefb9cf0f291a2ee8174bb7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62606fefefb9cf0f291a2ee8174bb7a4">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2a0fc60f2aafa32ab6f00a1ed5986c" name="a7b2a0fc60f2aafa32ab6f00a1ed5986c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2a0fc60f2aafa32ab6f00a1ed5986c">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa98b2e70630b3298aa0514ef18acbb34" name="aa98b2e70630b3298aa0514ef18acbb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98b2e70630b3298aa0514ef18acbb34">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f5c2a4a21cd8aad265cd95ae40d5168" name="a0f5c2a4a21cd8aad265cd95ae40d5168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5c2a4a21cd8aad265cd95ae40d5168">&#9670;&#160;</a></span>PWM_IRQ0_INTS_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36af2b0da5087b5146919248bdc7b36a" name="a36af2b0da5087b5146919248bdc7b36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36af2b0da5087b5146919248bdc7b36a">&#9670;&#160;</a></span>PWM_IRQ0_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d124a3bf1114320ac6ab6f56f81aa4" name="a76d124a3bf1114320ac6ab6f56f81aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d124a3bf1114320ac6ab6f56f81aa4">&#9670;&#160;</a></span>PWM_IRQ0_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ0_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87c3d3b27faff892913d5a8a714b3db" name="ae87c3d3b27faff892913d5a8a714b3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87c3d3b27faff892913d5a8a714b3db">&#9670;&#160;</a></span>PWM_IRQ1_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9641c0e902b159eff1ab5e2c21c18715" name="a9641c0e902b159eff1ab5e2c21c18715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9641c0e902b159eff1ab5e2c21c18715">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6a76e2c99eaa30da10fa89b553df1ef" name="ac6a76e2c99eaa30da10fa89b553df1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a76e2c99eaa30da10fa89b553df1ef">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d5053b610867805c7f9640b72e44053" name="a6d5053b610867805c7f9640b72e44053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5053b610867805c7f9640b72e44053">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab59597ac07b2fabf0b88aed642b20b99" name="ab59597ac07b2fabf0b88aed642b20b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59597ac07b2fabf0b88aed642b20b99">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15c4a25395b33baf2bdaebce2c0fa592" name="a15c4a25395b33baf2bdaebce2c0fa592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c4a25395b33baf2bdaebce2c0fa592">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac99eee2471403fa4b19b2e433ac54ff6" name="ac99eee2471403fa4b19b2e433ac54ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99eee2471403fa4b19b2e433ac54ff6">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH10_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fe26a3bc9ca52f19d71b9a6301cff75" name="a7fe26a3bc9ca52f19d71b9a6301cff75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe26a3bc9ca52f19d71b9a6301cff75">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafcfed3b1a1675578f7c7b2fe9932cbe" name="aafcfed3b1a1675578f7c7b2fe9932cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafcfed3b1a1675578f7c7b2fe9932cbe">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f2d7f661b7135b87f06a9e440ce344e" name="a0f2d7f661b7135b87f06a9e440ce344e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2d7f661b7135b87f06a9e440ce344e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56fc975f9d8b0c6515d4b419fbd5560e" name="a56fc975f9d8b0c6515d4b419fbd5560e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fc975f9d8b0c6515d4b419fbd5560e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947c59f527e1ac88e251c24323b0e810" name="a947c59f527e1ac88e251c24323b0e810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947c59f527e1ac88e251c24323b0e810">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH11_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab45118cf648c51931b6f14b09dba6453" name="ab45118cf648c51931b6f14b09dba6453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45118cf648c51931b6f14b09dba6453">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a460927028795533a019c5a48aa0e3456" name="a460927028795533a019c5a48aa0e3456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460927028795533a019c5a48aa0e3456">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc5cfb5313486bd915832811dbcdfb2e" name="acc5cfb5313486bd915832811dbcdfb2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc5cfb5313486bd915832811dbcdfb2e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a43aa996cfdb565378a987627b999a" name="a38a43aa996cfdb565378a987627b999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a43aa996cfdb565378a987627b999a">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b94360188c849ce7c7c6a6f748a4072" name="a2b94360188c849ce7c7c6a6f748a4072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b94360188c849ce7c7c6a6f748a4072">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ce98ea7746dbd7186e1a3e17b7b62bf" name="a8ce98ea7746dbd7186e1a3e17b7b62bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce98ea7746dbd7186e1a3e17b7b62bf">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21031b99da1839f62e150cd8833e0da9" name="a21031b99da1839f62e150cd8833e0da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21031b99da1839f62e150cd8833e0da9">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac03bff1cd847db5eded8590f29fb6777" name="ac03bff1cd847db5eded8590f29fb6777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac03bff1cd847db5eded8590f29fb6777">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17ad78a2a71032175b10cedc52ffbb8c" name="a17ad78a2a71032175b10cedc52ffbb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ad78a2a71032175b10cedc52ffbb8c">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003bc06b0c986cd8f47ca0c6f5473b61" name="a003bc06b0c986cd8f47ca0c6f5473b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003bc06b0c986cd8f47ca0c6f5473b61">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe061d5f13fc6bbec5e71c473fb7d750" name="afe061d5f13fc6bbec5e71c473fb7d750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe061d5f13fc6bbec5e71c473fb7d750">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6cbe8cfba5accbb05fb1c4748de4095" name="ab6cbe8cfba5accbb05fb1c4748de4095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6cbe8cfba5accbb05fb1c4748de4095">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15ed6ea1d834c9454c9fd8266c9fba76" name="a15ed6ea1d834c9454c9fd8266c9fba76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ed6ea1d834c9454c9fd8266c9fba76">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3e53f6c357845f9716026d861b3ed69" name="ad3e53f6c357845f9716026d861b3ed69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e53f6c357845f9716026d861b3ed69">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3e63b1e93649fb424424cee563764b2" name="ae3e63b1e93649fb424424cee563764b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e63b1e93649fb424424cee563764b2">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94f998174d9a25bcfbeaeb700410c1e" name="ac94f998174d9a25bcfbeaeb700410c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94f998174d9a25bcfbeaeb700410c1e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb2019c41f49ab0f45dbecc31e3e0a0" name="acdb2019c41f49ab0f45dbecc31e3e0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb2019c41f49ab0f45dbecc31e3e0a0">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a132c5f39bb6a8adbe0910b09b8c27b78" name="a132c5f39bb6a8adbe0910b09b8c27b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a132c5f39bb6a8adbe0910b09b8c27b78">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4e4844e70a3f7be962c79af09dbdc8" name="a1e4e4844e70a3f7be962c79af09dbdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4e4844e70a3f7be962c79af09dbdc8">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af63fca05998b8ac636c36b2495aa8b0d" name="af63fca05998b8ac636c36b2495aa8b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63fca05998b8ac636c36b2495aa8b0d">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5426fcbe4a89e675204ad79d2cc3d262" name="a5426fcbe4a89e675204ad79d2cc3d262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5426fcbe4a89e675204ad79d2cc3d262">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab290b0e36e3e6162e395336c44e4394f" name="ab290b0e36e3e6162e395336c44e4394f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab290b0e36e3e6162e395336c44e4394f">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac613d62da151ea414c8dd68cd35cd7c0" name="ac613d62da151ea414c8dd68cd35cd7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac613d62da151ea414c8dd68cd35cd7c0">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1394f19db3e5063540cf28536c223e48" name="a1394f19db3e5063540cf28536c223e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1394f19db3e5063540cf28536c223e48">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4223e111d523ba93e221c5e285ee7bcb" name="a4223e111d523ba93e221c5e285ee7bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4223e111d523ba93e221c5e285ee7bcb">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22a9e96d3a690d82aeeb2497e7725ede" name="a22a9e96d3a690d82aeeb2497e7725ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a9e96d3a690d82aeeb2497e7725ede">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0172403890f4b2ec1269b4137b41269" name="af0172403890f4b2ec1269b4137b41269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0172403890f4b2ec1269b4137b41269">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a615e8b459e396bb7976b0640ad2068ed" name="a615e8b459e396bb7976b0640ad2068ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615e8b459e396bb7976b0640ad2068ed">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a210743b61e97299a35a9fe4b984e0606" name="a210743b61e97299a35a9fe4b984e0606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210743b61e97299a35a9fe4b984e0606">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a767e7d6a2d31681bd48520f0451d8525" name="a767e7d6a2d31681bd48520f0451d8525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767e7d6a2d31681bd48520f0451d8525">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46ddbb11798495ca26d19744b92343b6" name="a46ddbb11798495ca26d19744b92343b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ddbb11798495ca26d19744b92343b6">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34cbd7bcaf7b730763e320f2503e58a5" name="a34cbd7bcaf7b730763e320f2503e58a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34cbd7bcaf7b730763e320f2503e58a5">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75feddb8acab027bef25f95cf575cbb8" name="a75feddb8acab027bef25f95cf575cbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75feddb8acab027bef25f95cf575cbb8">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d0a0856ccc8ee152da38e6b5e5274e" name="ab8d0a0856ccc8ee152da38e6b5e5274e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d0a0856ccc8ee152da38e6b5e5274e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e942867f343d846e3be5976d93728e4" name="a0e942867f343d846e3be5976d93728e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e942867f343d846e3be5976d93728e4">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d4c2ab40e696689bcf181b91a1927ab" name="a9d4c2ab40e696689bcf181b91a1927ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4c2ab40e696689bcf181b91a1927ab">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a057bb54b2bb0f05f0930a0d6a779f094" name="a057bb54b2bb0f05f0930a0d6a779f094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057bb54b2bb0f05f0930a0d6a779f094">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aec67f9561725065de23daabe6e87a6" name="a2aec67f9561725065de23daabe6e87a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aec67f9561725065de23daabe6e87a6">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7c00721dd7f2ab495ce1bae3e106c2e" name="ae7c00721dd7f2ab495ce1bae3e106c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c00721dd7f2ab495ce1bae3e106c2e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4535ce5780cb8491250697036dcd4cf5" name="a4535ce5780cb8491250697036dcd4cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4535ce5780cb8491250697036dcd4cf5">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93598b943ddf69167ea71c31c2225d39" name="a93598b943ddf69167ea71c31c2225d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93598b943ddf69167ea71c31c2225d39">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ca65f153fffd59b93919f7a84b0879" name="af3ca65f153fffd59b93919f7a84b0879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ca65f153fffd59b93919f7a84b0879">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0884710f3661a1253c658ca2256b106a" name="a0884710f3661a1253c658ca2256b106a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0884710f3661a1253c658ca2256b106a">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ff517ff6e7fe80139f66988683f357" name="a49ff517ff6e7fe80139f66988683f357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ff517ff6e7fe80139f66988683f357">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0704e7986cdff55c69e473a2f5d43c35" name="a0704e7986cdff55c69e473a2f5d43c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0704e7986cdff55c69e473a2f5d43c35">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae993597b9ccad69c2df79cd255f0a9ae" name="ae993597b9ccad69c2df79cd255f0a9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae993597b9ccad69c2df79cd255f0a9ae">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d82192ed7182e1105cd8b59af89fb5e" name="a1d82192ed7182e1105cd8b59af89fb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d82192ed7182e1105cd8b59af89fb5e">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39fae8d810cd8be91b8e52714122666f" name="a39fae8d810cd8be91b8e52714122666f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fae8d810cd8be91b8e52714122666f">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af55916884f1a4ff37e2f41a0c52dde70" name="af55916884f1a4ff37e2f41a0c52dde70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55916884f1a4ff37e2f41a0c52dde70">&#9670;&#160;</a></span>PWM_IRQ1_INTE_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac040bba7903528e54db136eb906ee8be" name="ac040bba7903528e54db136eb906ee8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac040bba7903528e54db136eb906ee8be">&#9670;&#160;</a></span>PWM_IRQ1_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000104)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0df782a1429aece4ea971ed65cb6c190" name="a0df782a1429aece4ea971ed65cb6c190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df782a1429aece4ea971ed65cb6c190">&#9670;&#160;</a></span>PWM_IRQ1_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c75b83165cc7cfd0f847f4d80ba6a95" name="a2c75b83165cc7cfd0f847f4d80ba6a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c75b83165cc7cfd0f847f4d80ba6a95">&#9670;&#160;</a></span>PWM_IRQ1_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fa8729aba025cac016e6581304f52ef" name="a0fa8729aba025cac016e6581304f52ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa8729aba025cac016e6581304f52ef">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc864a6419d5e009b361a75175e8551b" name="adc864a6419d5e009b361a75175e8551b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc864a6419d5e009b361a75175e8551b">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9013081cb79b205e22d45e26f351ff9a" name="a9013081cb79b205e22d45e26f351ff9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9013081cb79b205e22d45e26f351ff9a">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae826ff52acc1291b5d8768706b1393ff" name="ae826ff52acc1291b5d8768706b1393ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae826ff52acc1291b5d8768706b1393ff">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa28616c0e6383567712ab98e6622d67" name="aaa28616c0e6383567712ab98e6622d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa28616c0e6383567712ab98e6622d67">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa059987f9cca37d37a1d1e861796745c" name="aa059987f9cca37d37a1d1e861796745c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa059987f9cca37d37a1d1e861796745c">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH10_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d054e25859b2577660902bdbaba76ac" name="a3d054e25859b2577660902bdbaba76ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d054e25859b2577660902bdbaba76ac">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a226e419ace89dba3a5f29914e1891fe2" name="a226e419ace89dba3a5f29914e1891fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226e419ace89dba3a5f29914e1891fe2">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0917dfcd93fb22adc16ab81a81fb8187" name="a0917dfcd93fb22adc16ab81a81fb8187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0917dfcd93fb22adc16ab81a81fb8187">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15a4797ba0d660bad386f0609bf59098" name="a15a4797ba0d660bad386f0609bf59098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a4797ba0d660bad386f0609bf59098">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436d518fae38e68a90ab35ed2fc1d91d" name="a436d518fae38e68a90ab35ed2fc1d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436d518fae38e68a90ab35ed2fc1d91d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH11_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c798c25344d3529925e6962c8ba189c" name="a0c798c25344d3529925e6962c8ba189c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c798c25344d3529925e6962c8ba189c">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fb77700ae7c5b10cbd3932d029a6c33" name="a9fb77700ae7c5b10cbd3932d029a6c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb77700ae7c5b10cbd3932d029a6c33">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf5d852c6d920ab4a3a2a623a5c8a81a" name="acf5d852c6d920ab4a3a2a623a5c8a81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5d852c6d920ab4a3a2a623a5c8a81a">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b273565a3a32cfc8c44b1f7dd8e71b5" name="a6b273565a3a32cfc8c44b1f7dd8e71b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b273565a3a32cfc8c44b1f7dd8e71b5">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1495938f7253e4063616e53289ae56e8" name="a1495938f7253e4063616e53289ae56e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1495938f7253e4063616e53289ae56e8">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf05f7c0685c91667e1332c2ac124a67" name="aaf05f7c0685c91667e1332c2ac124a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf05f7c0685c91667e1332c2ac124a67">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ce38fb47301b33f68cb03c15bb0af4f" name="a3ce38fb47301b33f68cb03c15bb0af4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce38fb47301b33f68cb03c15bb0af4f">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b6c5435fc3107df0dfd260284141a88" name="a0b6c5435fc3107df0dfd260284141a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6c5435fc3107df0dfd260284141a88">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad721eed610d0407f1d1ca9f6bb28baa3" name="ad721eed610d0407f1d1ca9f6bb28baa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad721eed610d0407f1d1ca9f6bb28baa3">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318d10ba1323ec65ab2fd37c7601c11c" name="a318d10ba1323ec65ab2fd37c7601c11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318d10ba1323ec65ab2fd37c7601c11c">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70fc8c72d43391d0ffac2d6b06d7a03e" name="a70fc8c72d43391d0ffac2d6b06d7a03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70fc8c72d43391d0ffac2d6b06d7a03e">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec741a72b7785fbe1c5dc63a06c6b8bd" name="aec741a72b7785fbe1c5dc63a06c6b8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec741a72b7785fbe1c5dc63a06c6b8bd">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a200b089bf3881c25bfac17335df9c30c" name="a200b089bf3881c25bfac17335df9c30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200b089bf3881c25bfac17335df9c30c">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a362cfec50e5ad7e28bf32a23a8511843" name="a362cfec50e5ad7e28bf32a23a8511843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362cfec50e5ad7e28bf32a23a8511843">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed2d1a760e17d79b0aaef5a3b8fc17b0" name="aed2d1a760e17d79b0aaef5a3b8fc17b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed2d1a760e17d79b0aaef5a3b8fc17b0">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed0aaa89f560ef1acfa3b31059f16fb5" name="aed0aaa89f560ef1acfa3b31059f16fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0aaa89f560ef1acfa3b31059f16fb5">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a870c5f141df5b99433bdd7a079decfcf" name="a870c5f141df5b99433bdd7a079decfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870c5f141df5b99433bdd7a079decfcf">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa3d57d80bf5156e04ff9f0df90e040b" name="aaa3d57d80bf5156e04ff9f0df90e040b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3d57d80bf5156e04ff9f0df90e040b">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d0fbe4abc80154dba3c9b93067d2cf6" name="a3d0fbe4abc80154dba3c9b93067d2cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0fbe4abc80154dba3c9b93067d2cf6">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a302aaa83795a30c9821a4ab0d5b2211a" name="a302aaa83795a30c9821a4ab0d5b2211a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302aaa83795a30c9821a4ab0d5b2211a">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef7857e083722b6e1e1c6231e90ff3d" name="a0ef7857e083722b6e1e1c6231e90ff3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef7857e083722b6e1e1c6231e90ff3d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa496b1bfdf55d36eac90af2f65268db9" name="aa496b1bfdf55d36eac90af2f65268db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa496b1bfdf55d36eac90af2f65268db9">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b00ea0d4f9d739a4f42a43cb5c986cc" name="a2b00ea0d4f9d739a4f42a43cb5c986cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b00ea0d4f9d739a4f42a43cb5c986cc">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cf0d82fab97fafa170d50ba69ddfed9" name="a6cf0d82fab97fafa170d50ba69ddfed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf0d82fab97fafa170d50ba69ddfed9">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a596393fe9e8f4e6dd4cbcc5b7ee798b1" name="a596393fe9e8f4e6dd4cbcc5b7ee798b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596393fe9e8f4e6dd4cbcc5b7ee798b1">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6faf0e772f173c3099959c7db1dc6920" name="a6faf0e772f173c3099959c7db1dc6920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6faf0e772f173c3099959c7db1dc6920">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af275afa145c12da6a7010c418232dbb6" name="af275afa145c12da6a7010c418232dbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af275afa145c12da6a7010c418232dbb6">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15925f70563dad4fb5f5e7559bd96e1d" name="a15925f70563dad4fb5f5e7559bd96e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15925f70563dad4fb5f5e7559bd96e1d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1a31e64f4cf5c153b9696e08500112" name="a3d1a31e64f4cf5c153b9696e08500112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1a31e64f4cf5c153b9696e08500112">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a256d312f173040ced686da05d320fb96" name="a256d312f173040ced686da05d320fb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a256d312f173040ced686da05d320fb96">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9977cf687455676493503b73cf04424f" name="a9977cf687455676493503b73cf04424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9977cf687455676493503b73cf04424f">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf473e2d6a351e8a0c0b4ded5317fd0d" name="acf473e2d6a351e8a0c0b4ded5317fd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf473e2d6a351e8a0c0b4ded5317fd0d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72fa37d46c58c9f0306eed205d2491eb" name="a72fa37d46c58c9f0306eed205d2491eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72fa37d46c58c9f0306eed205d2491eb">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a636062a594f1dc3567608c2b4ba75d" name="a1a636062a594f1dc3567608c2b4ba75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a636062a594f1dc3567608c2b4ba75d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9feff7caf28187e69eb1b7a93c6955d" name="af9feff7caf28187e69eb1b7a93c6955d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9feff7caf28187e69eb1b7a93c6955d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce2825ad47a998f916a876097de5710" name="a0ce2825ad47a998f916a876097de5710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce2825ad47a998f916a876097de5710">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f6731c6d425b3ea43f890a21d79b73" name="a34f6731c6d425b3ea43f890a21d79b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f6731c6d425b3ea43f890a21d79b73">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1537df486c2ee765f71348477cade88e" name="a1537df486c2ee765f71348477cade88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1537df486c2ee765f71348477cade88e">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a1166db8bfc01df34169d52a9cb5390" name="a1a1166db8bfc01df34169d52a9cb5390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1166db8bfc01df34169d52a9cb5390">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc267e509b6d47f3254da885b60f0ef9" name="adc267e509b6d47f3254da885b60f0ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc267e509b6d47f3254da885b60f0ef9">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83794bf107b45e029aec8777d73ccd17" name="a83794bf107b45e029aec8777d73ccd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83794bf107b45e029aec8777d73ccd17">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a189f7e7e479831c085e32cdfb63d655e" name="a189f7e7e479831c085e32cdfb63d655e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189f7e7e479831c085e32cdfb63d655e">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79380d22a2a61dd1e03628d4601a810b" name="a79380d22a2a61dd1e03628d4601a810b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79380d22a2a61dd1e03628d4601a810b">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fe0d76f446f90ccde938375802de98" name="a50fe0d76f446f90ccde938375802de98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fe0d76f446f90ccde938375802de98">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38ccc7342985566c67dc35fccd9c4026" name="a38ccc7342985566c67dc35fccd9c4026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ccc7342985566c67dc35fccd9c4026">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12446cba2b680341dc0f29409240e80d" name="a12446cba2b680341dc0f29409240e80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12446cba2b680341dc0f29409240e80d">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02940a6ba6a4204de4abefba5cae5914" name="a02940a6ba6a4204de4abefba5cae5914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02940a6ba6a4204de4abefba5cae5914">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0d16308eb4cd56eb113eaa464cb2d5" name="aee0d16308eb4cd56eb113eaa464cb2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0d16308eb4cd56eb113eaa464cb2d5">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e4e717c8e5fba37ac1eeffd0554f12" name="aa2e4e717c8e5fba37ac1eeffd0554f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e4e717c8e5fba37ac1eeffd0554f12">&#9670;&#160;</a></span>PWM_IRQ1_INTF_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a682cc84bc3939046c5d293c2b598508a" name="a682cc84bc3939046c5d293c2b598508a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682cc84bc3939046c5d293c2b598508a">&#9670;&#160;</a></span>PWM_IRQ1_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000108)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168e62c4d52bd82b6b5355dace638774" name="a168e62c4d52bd82b6b5355dace638774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168e62c4d52bd82b6b5355dace638774">&#9670;&#160;</a></span>PWM_IRQ1_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96e49c590096a41937eaf25490d6730" name="aa96e49c590096a41937eaf25490d6730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96e49c590096a41937eaf25490d6730">&#9670;&#160;</a></span>PWM_IRQ1_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa84aecf7fd9f6d659c7ba6a4a88938b2" name="aa84aecf7fd9f6d659c7ba6a4a88938b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84aecf7fd9f6d659c7ba6a4a88938b2">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cec72ca7cf0c873cfdb4c52b5136785" name="a6cec72ca7cf0c873cfdb4c52b5136785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cec72ca7cf0c873cfdb4c52b5136785">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b32ca31fbbec85cea3dd8c43f5b3d4c" name="a8b32ca31fbbec85cea3dd8c43f5b3d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b32ca31fbbec85cea3dd8c43f5b3d4c">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e7f3760dddddf46f3d15d9811a32ee4" name="a6e7f3760dddddf46f3d15d9811a32ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7f3760dddddf46f3d15d9811a32ee4">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ae088c00f491557c8c26f779520ef1" name="a72ae088c00f491557c8c26f779520ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ae088c00f491557c8c26f779520ef1">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb8500ff54d4e5c8c6ac03c5a6857673" name="abb8500ff54d4e5c8c6ac03c5a6857673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8500ff54d4e5c8c6ac03c5a6857673">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH10_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH10_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6dea7f2e3be5eb48bc6a60a1d4c4f94" name="aa6dea7f2e3be5eb48bc6a60a1d4c4f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6dea7f2e3be5eb48bc6a60a1d4c4f94">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH10_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d" name="a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c26f9d4e8e6ad2b77d49b1bf9dc8c6d">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH10_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH10_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa97993d1a2fc92564631cfd602351710" name="aa97993d1a2fc92564631cfd602351710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97993d1a2fc92564631cfd602351710">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH10_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH10_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae485fef93e4f5145810f65f8ff2c810f" name="ae485fef93e4f5145810f65f8ff2c810f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae485fef93e4f5145810f65f8ff2c810f">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH10_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH10_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbac2fa6bd0ee93d00ff4e419890c04b" name="abbac2fa6bd0ee93d00ff4e419890c04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbac2fa6bd0ee93d00ff4e419890c04b">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH11_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH11_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b039605922279a1a7a992473effd12d" name="a8b039605922279a1a7a992473effd12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b039605922279a1a7a992473effd12d">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH11_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b6cc3cf7c33048331c6668c8e319e3d" name="a0b6cc3cf7c33048331c6668c8e319e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6cc3cf7c33048331c6668c8e319e3d">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH11_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH11_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d2f17e511ed415a25aabf8f62fbe90" name="a72d2f17e511ed415a25aabf8f62fbe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d2f17e511ed415a25aabf8f62fbe90">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH11_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH11_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1e7e7611a7dcb9d8e19e4be0934952" name="a7d1e7e7611a7dcb9d8e19e4be0934952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1e7e7611a7dcb9d8e19e4be0934952">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH11_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH11_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e659ea3d2f48ff1eeade7a065a6cd6" name="a35e659ea3d2f48ff1eeade7a065a6cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e659ea3d2f48ff1eeade7a065a6cd6">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab45f622aad05dfd26a84add07b2b530e" name="ab45f622aad05dfd26a84add07b2b530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45f622aad05dfd26a84add07b2b530e">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bbfbc68c223acdc3a030b762f6f8a9e" name="a7bbfbc68c223acdc3a030b762f6f8a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bbfbc68c223acdc3a030b762f6f8a9e">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dbcf5c92a8e84b06e1eb0fe39269307" name="a0dbcf5c92a8e84b06e1eb0fe39269307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbcf5c92a8e84b06e1eb0fe39269307">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b0a8d04b94797e11e0ea651e2368eaa" name="a8b0a8d04b94797e11e0ea651e2368eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b0a8d04b94797e11e0ea651e2368eaa">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a4785570471ef078c6ab6851c2bb75b" name="a4a4785570471ef078c6ab6851c2bb75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4785570471ef078c6ab6851c2bb75b">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef0a46fd110a466050b7bfc17da48d3" name="a0ef0a46fd110a466050b7bfc17da48d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef0a46fd110a466050b7bfc17da48d3">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b1c57a29cb0f9899080f0938a921095" name="a9b1c57a29cb0f9899080f0938a921095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1c57a29cb0f9899080f0938a921095">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a825a12a2010b4c8fe89ee0dd0879bc98" name="a825a12a2010b4c8fe89ee0dd0879bc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825a12a2010b4c8fe89ee0dd0879bc98">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2997487cd37d1077fc0677f9dfc9c2d1" name="a2997487cd37d1077fc0677f9dfc9c2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2997487cd37d1077fc0677f9dfc9c2d1">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33db15883798f0e6cfab272caf1dd72" name="ae33db15883798f0e6cfab272caf1dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33db15883798f0e6cfab272caf1dd72">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58a9ab60ca63aef1f5de8edbe0a3ecf2" name="a58a9ab60ca63aef1f5de8edbe0a3ecf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a9ab60ca63aef1f5de8edbe0a3ecf2">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5412a7e3748f25335feac3504933b0b1" name="a5412a7e3748f25335feac3504933b0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5412a7e3748f25335feac3504933b0b1">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a922e376645b543cd5f0c9adcef46ff70" name="a922e376645b543cd5f0c9adcef46ff70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922e376645b543cd5f0c9adcef46ff70">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab597f0aa6113bb0b3517066d6e106636" name="ab597f0aa6113bb0b3517066d6e106636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab597f0aa6113bb0b3517066d6e106636">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38da5e157c07f6f45a6e43a25599cd7f" name="a38da5e157c07f6f45a6e43a25599cd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38da5e157c07f6f45a6e43a25599cd7f">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH4_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0307580ba1f3781467c8e5a9f1f96fa2" name="a0307580ba1f3781467c8e5a9f1f96fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0307580ba1f3781467c8e5a9f1f96fa2">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb5cf3f02499baac8d207185110af25c" name="adb5cf3f02499baac8d207185110af25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5cf3f02499baac8d207185110af25c">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b1c720adc0a65b0e57af503ae5a1fa1" name="a8b1c720adc0a65b0e57af503ae5a1fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1c720adc0a65b0e57af503ae5a1fa1">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad26d509b6444622a29cf58213648b4d8" name="ad26d509b6444622a29cf58213648b4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26d509b6444622a29cf58213648b4d8">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b4dc36ba302bf13eb53b5e16a523700" name="a3b4dc36ba302bf13eb53b5e16a523700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4dc36ba302bf13eb53b5e16a523700">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH5_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ae97098f3737fb998d7150572f42fcb" name="a5ae97098f3737fb998d7150572f42fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae97098f3737fb998d7150572f42fcb">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8c1cee509fa4a7ec35e8be5b174351" name="aeb8c1cee509fa4a7ec35e8be5b174351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8c1cee509fa4a7ec35e8be5b174351">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d4a3c3d0762050e2d8ee544116f43e" name="aa8d4a3c3d0762050e2d8ee544116f43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d4a3c3d0762050e2d8ee544116f43e">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf9d4a5ff9b1409c010471846c98abb9" name="acf9d4a5ff9b1409c010471846c98abb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9d4a5ff9b1409c010471846c98abb9">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c0095186082b2a137ca2b3473c2c4f2" name="a1c0095186082b2a137ca2b3473c2c4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0095186082b2a137ca2b3473c2c4f2">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH6_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d926e065500283f634134a0429d39c" name="af8d926e065500283f634134a0429d39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d926e065500283f634134a0429d39c">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43490b193a23cfc6966b37a7f4dbed2c" name="a43490b193a23cfc6966b37a7f4dbed2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43490b193a23cfc6966b37a7f4dbed2c">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e057169432936e3a8c6da65600e2192" name="a4e057169432936e3a8c6da65600e2192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e057169432936e3a8c6da65600e2192">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac319f1516a5b29567c82a3fc148fc0a" name="aac319f1516a5b29567c82a3fc148fc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac319f1516a5b29567c82a3fc148fc0a">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a188930c9f8ee0d38f2499ed0f8916abd" name="a188930c9f8ee0d38f2499ed0f8916abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188930c9f8ee0d38f2499ed0f8916abd">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH7_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8a93bd7b3cffd317ee315384c0b9ecc" name="af8a93bd7b3cffd317ee315384c0b9ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a93bd7b3cffd317ee315384c0b9ecc">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c618465b3bb21e064692ba256a28161" name="a7c618465b3bb21e064692ba256a28161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c618465b3bb21e064692ba256a28161">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14f72e8ce16ccb2ddf6be2bc30f1308f" name="a14f72e8ce16ccb2ddf6be2bc30f1308f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f72e8ce16ccb2ddf6be2bc30f1308f">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7591c9f9e10d84490a95b93b16a0ea00" name="a7591c9f9e10d84490a95b93b16a0ea00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7591c9f9e10d84490a95b93b16a0ea00">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c8d6f2e77eb6643fca1e94df0c6fe86" name="a8c8d6f2e77eb6643fca1e94df0c6fe86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8d6f2e77eb6643fca1e94df0c6fe86">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH8_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dfcff15d950207a55658bff2e5893eb" name="a7dfcff15d950207a55658bff2e5893eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfcff15d950207a55658bff2e5893eb">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a274c65646fb785a633841853cf6fa0cf" name="a274c65646fb785a633841853cf6fa0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274c65646fb785a633841853cf6fa0cf">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c2ff128980bcd64e9275a545d6829e" name="ab1c2ff128980bcd64e9275a545d6829e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c2ff128980bcd64e9275a545d6829e">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7120ec406f462c32721e68ffee5f6dc" name="ac7120ec406f462c32721e68ffee5f6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7120ec406f462c32721e68ffee5f6dc">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945a750208c977e55796f7013e85310d" name="a945a750208c977e55796f7013e85310d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945a750208c977e55796f7013e85310d">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH9_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f601d82be90eac3edfd9ebd8354d49" name="a09f601d82be90eac3edfd9ebd8354d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f601d82be90eac3edfd9ebd8354d49">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fcbf5de5938b99da35582157b9ada91" name="a6fcbf5de5938b99da35582157b9ada91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcbf5de5938b99da35582157b9ada91">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e20594eda9c51fba7d0fc21ddd8d3d" name="aa7e20594eda9c51fba7d0fc21ddd8d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e20594eda9c51fba7d0fc21ddd8d3d">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac07322dcdecd555fc537f3b8306e85cb" name="ac07322dcdecd555fc537f3b8306e85cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07322dcdecd555fc537f3b8306e85cb">&#9670;&#160;</a></span>PWM_IRQ1_INTS_CH9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_CH9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f2c78de09db4b9ac87f3a33824aa264" name="a6f2c78de09db4b9ac87f3a33824aa264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2c78de09db4b9ac87f3a33824aa264">&#9670;&#160;</a></span>PWM_IRQ1_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000010c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0991635703fd32dee809316cab6ef7f9" name="a0991635703fd32dee809316cab6ef7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0991635703fd32dee809316cab6ef7f9">&#9670;&#160;</a></span>PWM_IRQ1_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PWM_IRQ1_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pwm_8h.html">pwm.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
