sv xilinx_vip --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/VIVADO/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"D:/VIVADO/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/VIVADO/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_17 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv zynq_ultra_ps_e_vip_v1_0_17 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

verilog generic_baseblocks_v2_1_2 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_31 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_10 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/1443/simulation/fifo_generator_vlog_beh.v" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_30 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_32 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

verilog axi_protocol_converter_v2_1_31 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog axi_clock_converter_v2_1_30 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

verilog blk_mem_gen_v8_4_8 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/09bd/simulation/blk_mem_gen_v8_4.v" \

verilog axi_dwidth_converter_v2_1_31 --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2024.1/data/xilinx_vip/include" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../hello_world.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../hello_world.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../hello_world.gen/sources_1/bd/design_1/sim/design_1.v" \
"../../../hello_world.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
