Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jan 17 20:52:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -file /home/gsaied/Desktop/verilog_rtl/fire6/expand3/timing.rpt
| Design       : fire6_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 weight_rom_address_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[193].mac_i/mul_out_reg/B[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.565ns  (logic 0.474ns (18.476%)  route 2.091ns (81.524%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  weight_rom_address_reg[7]/C
                         FDCE (Prop_fdce_C_Q)         0.226     0.226 f  weight_rom_address_reg[7]/Q
                         net (fo=13894, unplaced)     0.641     0.867    genblk1[193].mac_i/Q[7]
                         LUT6 (Prop_lut6_I0_O)        0.119     0.986 r  genblk1[193].mac_i/mul_out_reg_i_92__185/O
                         net (fo=3, unplaced)         0.395     1.381    genblk1[193].mac_i/mul_out_reg_i_92__185_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.424 r  genblk1[193].mac_i/mul_out_reg_i_41__184/O
                         net (fo=1, unplaced)         0.377     1.801    genblk1[193].mac_i/mul_out_reg_i_41__184_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.844 r  genblk1[193].mac_i/mul_out_reg_i_16__139/O
                         net (fo=1, unplaced)         0.244     2.088    genblk1[193].mac_i/u_2/rom1_wire[193][10]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.131 r  genblk1[193].mac_i/mul_out_reg_i_2__78/O
                         net (fo=1, unplaced)         0.434     2.565    genblk1[193].mac_i/kernels[193][10]
                         DSP48E1                                      r  genblk1[193].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------




