module carry_look_ahead_4bit_tb;
  reg [3:0] a,b;
  reg cin;
  wire [3:0] sum;
  wire cout;
 
  carry_look_ahead_4bit uut(.a(a), .b(b),.cin(cin),.sum(sum),.cout(cout));
  
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
end
initial begin
  a=0; b=0; cin=0;
  #20 a=4'd2; b=4'd2; cin=1'd1;
  #20 a=4'd2; b=4'd3; cin=1'd1;
  #20 a=4'd2; b=4'd2; cin=1'd0;
  #20 a=4'd4; b=4'd0; cin=1'd1;
end
 
initial
  $monitor( "A=%d, B=%d, Cin= %d, Sum=%d, Cout=%d", a,b,cin,sum,cout);
endmodule
