
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036878                       # Number of seconds simulated
sim_ticks                                 36877889979                       # Number of ticks simulated
final_tick                               563844253164                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59642                       # Simulator instruction rate (inst/s)
host_op_rate                                    75254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 998908                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889464                       # Number of bytes of host memory used
host_seconds                                 36918.20                       # Real time elapsed on the host
sim_insts                                  2201869050                       # Number of instructions simulated
sim_ops                                    2778235898                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3264384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1097216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4365312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1150720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1150720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34104                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8990                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8990                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88518730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29752678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118372065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48593                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             100657                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31203521                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31203521                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31203521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88518730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29752678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149575586                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88436188                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31074094                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25252424                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2115384                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12970851                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12140837                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277297                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89604                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31167756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172318111                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31074094                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418134                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37901658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11376192                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6998169                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15264218                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85281025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47379367     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326546      3.90%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2695338      3.16%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6544829      7.67%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1780769      2.09%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2275610      2.67%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1643125      1.93%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924858      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18710583     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85281025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351373                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948502                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32607677                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6804107                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36449907                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247642                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9171690                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310379                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42081                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206023849                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9171690                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34995325                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1511083                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1755907                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34251643                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3595375                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198774143                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        37301                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489169                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         4406                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278243267                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    927977312                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    927977312                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107547718                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40795                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22989                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9846013                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18521705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147648                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2844459                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187987192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149396652                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292098                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64868573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198029435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85281025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29918006     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18326984     21.49%     56.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11856975     13.90%     70.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8857164     10.39%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7641433      8.96%     89.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945135      4.63%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378365      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633075      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723888      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85281025                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873501     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177422     14.43%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178223     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124466807     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127791      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14824631      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7960889      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149396652                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.689316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385595580                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252895704                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145596130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150625806                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562879                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7287737                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2754                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423389                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9171690                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         600606                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82242                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188026505                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       405130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18521705                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449165                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22779                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          630                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1263494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454590                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147026473                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917775                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370178                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21664208                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743044                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7746433                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662515                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145692658                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145596130                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94886034                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267848309                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646341                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354253                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65217918                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2120602                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76109335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613592                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29892786     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20952405     27.53%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8527126     11.20%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4800861      6.31%     84.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3909046      5.14%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1582467      2.08%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1878580      2.47%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948316      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3617748      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76109335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3617748                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260518940                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385232296                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3155163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.884362                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.884362                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.130759                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.130759                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661438302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201193200                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190123559                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88436188                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32339106                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26364203                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157845                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13703051                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12644560                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3484477                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95831                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32347950                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177641518                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32339106                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16129037                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39458365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11470044                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5745255                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15966991                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86837146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47378781     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2611362      3.01%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4880967      5.62%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4859829      5.60%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3019859      3.48%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2399968      2.76%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1503510      1.73%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1413442      1.63%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18769428     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86837146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365677                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008697                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33727802                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5683641                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37907397                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       232972                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9285330                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5472220                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     213106614                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9285330                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36174170                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1036991                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1290020                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35647389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3403242                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205514438                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1417959                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1039690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    288585470                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    958783378                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    958783378                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178531373                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110054059                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36610                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9462949                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18998327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9714989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121136                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3295223                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         193756433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154367239                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       304483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65484604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    200311844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86837146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777664                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897278                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29855836     34.38%     34.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18852202     21.71%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12426585     14.31%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8158968      9.40%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8601769      9.91%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4147286      4.78%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3284040      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       746463      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       763997      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86837146                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         962346     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182346     13.75%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       181835     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129115778     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2073608      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17580      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14935450      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8224823      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154367239                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745521                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1326527                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    397202627                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    259276530                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150827896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     155693766                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       482187                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7359586                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2341858                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9285330                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         531506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91884                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    193791593                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       387600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18998327                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9714989                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17580                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1351226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1197279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2548505                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152319611                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14252694                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2047621                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22281157                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21600157                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8028463                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722367                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150875381                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150827896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96126244                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        275848256                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.705500                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348475                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103976387                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128026047                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65766002                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2183969                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77551816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.650845                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29505087     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21690099     27.97%     66.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9013602     11.62%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4497363      5.80%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4479273      5.78%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1810708      2.33%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1813111      2.34%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       973227      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3769346      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77551816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103976387                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128026047                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19011863                       # Number of memory references committed
system.switch_cpus1.commit.loads             11638735                       # Number of loads committed
system.switch_cpus1.commit.membars              17580                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18479277                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115341733                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2640651                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3769346                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267574519                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          396875470                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1599042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103976387                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128026047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103976387                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850541                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850541                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175722                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175722                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684239467                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      209513481                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195793506                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35160                       # number of misc regfile writes
system.l20.replacements                         25518                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371222                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29614                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.535355                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.397237                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.720842                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2685.891209                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1369.990712                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009130                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000664                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.655735                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.334470                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47204                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47204                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14100                       # number of Writeback hits
system.l20.Writeback_hits::total                14100                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47204                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47204                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47204                       # number of overall hits
system.l20.overall_hits::total                  47204                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25503                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25517                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25503                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25517                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25503                       # number of overall misses
system.l20.overall_misses::total                25517                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1276289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2524346992                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2525623281                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1276289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2524346992                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2525623281                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1276289                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2524346992                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2525623281                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72707                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72721                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14100                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14100                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72707                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72721                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72707                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72721                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.350764                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.350889                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.350764                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.350889                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.350764                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.350889                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98982.354703                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98978.064859                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98982.354703                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98978.064859                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98982.354703                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98978.064859                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4419                       # number of writebacks
system.l20.writebacks::total                     4419                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25503                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25517                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25503                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25517                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25503                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25517                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2334109561                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2335280681                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2334109561                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2335280681                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2334109561                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2335280681                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.350764                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.350889                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.350764                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.350889                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.350764                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.350889                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91522.940870                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91518.622134                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91522.940870                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91518.622134                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91522.940870                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91518.622134                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8590                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          292703                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12686                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.072915                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.512458                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.066393                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2521.276990                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.144159                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020633                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001237                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.615546                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362584                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31724                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31724                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10122                       # number of Writeback hits
system.l21.Writeback_hits::total                10122                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31724                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31724                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31724                       # number of overall hits
system.l21.overall_hits::total                  31724                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8572                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8587                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8572                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8587                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8572                       # number of overall misses
system.l21.overall_misses::total                 8587                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1606506                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    825217035                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      826823541                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1606506                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    825217035                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       826823541                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1606506                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    825217035                       # number of overall miss cycles
system.l21.overall_miss_latency::total      826823541                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40296                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40311                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10122                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10122                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40296                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40311                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40296                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40311                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212726                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213019                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212726                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213019                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212726                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213019                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96268.902823                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96287.823571                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96268.902823                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96287.823571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96268.902823                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96287.823571                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4571                       # number of writebacks
system.l21.writebacks::total                     4571                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8572                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8587                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8572                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8587                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8572                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8587                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    758841370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    760333824                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    758841370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    760333824                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    758841370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    760333824                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212726                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213019                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212726                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213019                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212726                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213019                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88525.591461                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88544.756492                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88525.591461                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88544.756492                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88525.591461                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88544.756492                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996064                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015271819                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042800.440644                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15264202                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15264202                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15264202                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15264202                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15264202                       # number of overall hits
system.cpu0.icache.overall_hits::total       15264202                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1468876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1468876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1468876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1468876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1468876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1468876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15264218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15264218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15264218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15264218                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15264218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15264218                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91804.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91804.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91804.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1290289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1290289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1290289                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92163.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72707                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562218                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72963                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.709346                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516063                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483937                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22399                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22399                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562801                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562801                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155297                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155297                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155297                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8177473426                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8177473426                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8177473426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8177473426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8177473426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8177473426                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718098                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718098                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718098                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718098                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014479                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008765                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52656.995473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52656.995473                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 52656.995473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52656.995473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 52656.995473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52656.995473                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14100                       # number of writebacks
system.cpu0.dcache.writebacks::total            14100                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82590                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82590                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82590                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72707                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72707                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72707                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2897868177                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2897868177                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2897868177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2897868177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2897868177                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2897868177                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39856.797516                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39856.797516                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39856.797516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39856.797516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39856.797516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39856.797516                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997234                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013867281                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185058.795259                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997234                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15966972                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15966972                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15966972                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15966972                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15966972                       # number of overall hits
system.cpu1.icache.overall_hits::total       15966972                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2079139                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2079139                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2079139                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2079139                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2079139                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2079139                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15966991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15966991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15966991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15966991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15966991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15966991                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109428.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109428.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109428.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1621506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1621506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1621506                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108100.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40296                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169577849                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40552                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4181.738237                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.796136                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.203864                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905454                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094546                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10876456                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10876456                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7338535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7338535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17580                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17580                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17580                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18214991                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18214991                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18214991                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18214991                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       104186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104186                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       104186                       # number of overall misses
system.cpu1.dcache.overall_misses::total       104186                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4794378185                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4794378185                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4794378185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4794378185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4794378185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4794378185                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10980642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10980642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7338535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7338535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18319177                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18319177                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18319177                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18319177                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005687                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005687                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005687                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005687                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46017.489730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46017.489730                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46017.489730                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46017.489730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46017.489730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46017.489730                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10122                       # number of writebacks
system.cpu1.dcache.writebacks::total            10122                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63890                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63890                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63890                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40296                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40296                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1034474247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1034474247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1034474247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1034474247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1034474247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1034474247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25671.884232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25671.884232                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25671.884232                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25671.884232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25671.884232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25671.884232                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
