# compile verilog/system verilog design source files
verilog xil_defaultlib  "timer_sim_time_synth.v"

# Do not sort compile order
nosort
