// Seed: 3131096221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  parameter id_22 = 1;
  logic id_23;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    output wor id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input tri1 id_12,
    output supply0 id_13,
    input uwire id_14,
    output supply0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri id_18,
    output tri0 id_19,
    output tri0 id_20,
    output tri0 id_21,
    output tri id_22,
    input uwire id_23,
    output tri id_24
);
  supply1 id_26 = -1;
  tri id_27 = 1;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
