library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullAdder is
    Port (
        A : in STD_LOGIC;
        B : in STD_LOGIC;
        Cin : in STD_LOGIC;
        Sum : out STD_LOGIC;
        Carry : out STD_LOGIC
    );
end FullAdder;

architecture Behavioral of FullAdder is
    signal Carry2: STD_LOGIC;
begin

    Sum <= (A XOR B) XOR Cin;
    Carry <= (A AND B) OR ((A XOR B) AND Cin);
	 
end Behavioral;
