\hypertarget{struct_r_c_c___p_l_l_init_type_def}{}\doxysection{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


R\+CC P\+LL configuration structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{P\+L\+L\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{P\+L\+L\+Source}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{P\+L\+LM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{P\+L\+LN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{P\+L\+LP}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{P\+L\+LQ}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
R\+CC P\+LL configuration structure definition. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}\label{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LM}

P\+L\+LM\+: Division factor for P\+LL V\+CO input clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63 ~\newline
 \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}\label{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LN}

P\+L\+LN\+: Multiplication factor for P\+LL V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432 ~\newline
 \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}\label{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LP}

P\+L\+LP\+: Division factor for main system clock (S\+Y\+S\+C\+LK). This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider}{P\+L\+LP Clock Divider}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}\label{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLQ@{PLLQ}}
\index{PLLQ@{PLLQ}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLQ}{PLLQ}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LQ}

P\+L\+LQ\+: Division factor for O\+TG FS, S\+D\+M\+MC and R\+NG clocks. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15 ~\newline
 \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}\label{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSource}{PLLSource}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+Source}

R\+C\+C\+\_\+\+P\+L\+L\+Source\+: P\+LL entry clock source. This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source}{P\+LL Clock Source}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}\label{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLState}{PLLState}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+State}

The new state of the P\+LL. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___config}{R\+CC P\+LL Config}} ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
