

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config22_s'
================================================================
* Date:           Sun Mar  3 21:31:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_85 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_85' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_86 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_86' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_87 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_87' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_88 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read_88' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_89 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_89' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read1026 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read1026' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read925 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read925' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read824 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read824' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read723 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read723' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read622 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read622' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read521 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'p_read521' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read420 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'p_read420' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read319 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'p_read319' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read218 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'p_read218' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read117 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'p_read117' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%p_Val2_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 4, i32 9"   --->   Operation 19 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 4"   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%p_Result_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 3"   --->   Operation 21 'bitselect' 'p_Result_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_read16"   --->   Operation 22 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.49ns)   --->   "%r = icmp_ne  i3 %trunc_ln828, i3 0"   --->   Operation 23 'icmp' 'r' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 24 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_520"   --->   Operation 25 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_191)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 26 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_191 = add i6 %p_Val2_s, i6 %zext_ln377"   --->   Operation 27 'add' 'p_Val2_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 10, i32 15"   --->   Operation 28 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_35, i6 63"   --->   Operation 29 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_35, i6 0"   --->   Operation 30 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%p_Val2_192 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read117, i32 4, i32 9"   --->   Operation 31 'partselect' 'p_Val2_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%p_Result_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read117, i32 4"   --->   Operation 32 'bitselect' 'p_Result_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%p_Result_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read117, i32 3"   --->   Operation 33 'bitselect' 'p_Result_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln828_95 = trunc i16 %p_read117"   --->   Operation 34 'trunc' 'trunc_ln828_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%r_95 = icmp_ne  i3 %trunc_ln828_95, i3 0"   --->   Operation 35 'icmp' 'r_95' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%or_ln374_95 = or i1 %p_Result_477, i1 %r_95"   --->   Operation 36 'or' 'or_ln374_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%and_ln374_95 = and i1 %or_ln374_95, i1 %p_Result_522"   --->   Operation 37 'and' 'and_ln374_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_193)   --->   "%zext_ln377_95 = zext i1 %and_ln374_95"   --->   Operation 38 'zext' 'zext_ln377_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_193 = add i6 %p_Val2_192, i6 %zext_ln377_95"   --->   Operation 39 'add' 'p_Val2_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read117, i32 10, i32 15"   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%Range1_all_ones_95 = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 41 'icmp' 'Range1_all_ones_95' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%Range1_all_zeros_95 = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 42 'icmp' 'Range1_all_zeros_95' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%p_Val2_194 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read218, i32 4, i32 9"   --->   Operation 43 'partselect' 'p_Val2_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%p_Result_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read218, i32 4"   --->   Operation 44 'bitselect' 'p_Result_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%p_Result_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read218, i32 3"   --->   Operation 45 'bitselect' 'p_Result_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln828_96 = trunc i16 %p_read218"   --->   Operation 46 'trunc' 'trunc_ln828_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%r_96 = icmp_ne  i3 %trunc_ln828_96, i3 0"   --->   Operation 47 'icmp' 'r_96' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%or_ln374_96 = or i1 %p_Result_480, i1 %r_96"   --->   Operation 48 'or' 'or_ln374_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%and_ln374_96 = and i1 %or_ln374_96, i1 %p_Result_524"   --->   Operation 49 'and' 'and_ln374_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_195)   --->   "%zext_ln377_96 = zext i1 %and_ln374_96"   --->   Operation 50 'zext' 'zext_ln377_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_195 = add i6 %p_Val2_194, i6 %zext_ln377_96"   --->   Operation 51 'add' 'p_Val2_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read218, i32 10, i32 15"   --->   Operation 52 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%Range1_all_ones_96 = icmp_eq  i6 %tmp_104, i6 63"   --->   Operation 53 'icmp' 'Range1_all_ones_96' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%Range1_all_zeros_96 = icmp_eq  i6 %tmp_104, i6 0"   --->   Operation 54 'icmp' 'Range1_all_zeros_96' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%p_Val2_196 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read319, i32 4, i32 9"   --->   Operation 55 'partselect' 'p_Val2_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%p_Result_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read319, i32 4"   --->   Operation 56 'bitselect' 'p_Result_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%p_Result_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read319, i32 3"   --->   Operation 57 'bitselect' 'p_Result_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln828_97 = trunc i16 %p_read319"   --->   Operation 58 'trunc' 'trunc_ln828_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.49ns)   --->   "%r_97 = icmp_ne  i3 %trunc_ln828_97, i3 0"   --->   Operation 59 'icmp' 'r_97' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%or_ln374_97 = or i1 %p_Result_483, i1 %r_97"   --->   Operation 60 'or' 'or_ln374_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%and_ln374_97 = and i1 %or_ln374_97, i1 %p_Result_526"   --->   Operation 61 'and' 'and_ln374_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_197)   --->   "%zext_ln377_97 = zext i1 %and_ln374_97"   --->   Operation 62 'zext' 'zext_ln377_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_197 = add i6 %p_Val2_196, i6 %zext_ln377_97"   --->   Operation 63 'add' 'p_Val2_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read319, i32 10, i32 15"   --->   Operation 64 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.61ns)   --->   "%Range1_all_ones_97 = icmp_eq  i6 %tmp_105, i6 63"   --->   Operation 65 'icmp' 'Range1_all_ones_97' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.61ns)   --->   "%Range1_all_zeros_97 = icmp_eq  i6 %tmp_105, i6 0"   --->   Operation 66 'icmp' 'Range1_all_zeros_97' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%p_Val2_198 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read420, i32 4, i32 9"   --->   Operation 67 'partselect' 'p_Val2_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%p_Result_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read420, i32 4"   --->   Operation 68 'bitselect' 'p_Result_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%p_Result_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read420, i32 3"   --->   Operation 69 'bitselect' 'p_Result_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln828_98 = trunc i16 %p_read420"   --->   Operation 70 'trunc' 'trunc_ln828_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.49ns)   --->   "%r_98 = icmp_ne  i3 %trunc_ln828_98, i3 0"   --->   Operation 71 'icmp' 'r_98' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%or_ln374_98 = or i1 %p_Result_486, i1 %r_98"   --->   Operation 72 'or' 'or_ln374_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%and_ln374_98 = and i1 %or_ln374_98, i1 %p_Result_528"   --->   Operation 73 'and' 'and_ln374_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%zext_ln377_98 = zext i1 %and_ln374_98"   --->   Operation 74 'zext' 'zext_ln377_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_199 = add i6 %p_Val2_198, i6 %zext_ln377_98"   --->   Operation 75 'add' 'p_Val2_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read420, i32 10, i32 15"   --->   Operation 76 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.61ns)   --->   "%Range1_all_ones_98 = icmp_eq  i6 %tmp_106, i6 63"   --->   Operation 77 'icmp' 'Range1_all_ones_98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.61ns)   --->   "%Range1_all_zeros_98 = icmp_eq  i6 %tmp_106, i6 0"   --->   Operation 78 'icmp' 'Range1_all_zeros_98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%p_Val2_200 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read521, i32 4, i32 9"   --->   Operation 79 'partselect' 'p_Val2_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%p_Result_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read521, i32 4"   --->   Operation 80 'bitselect' 'p_Result_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%p_Result_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read521, i32 3"   --->   Operation 81 'bitselect' 'p_Result_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln828_99 = trunc i16 %p_read521"   --->   Operation 82 'trunc' 'trunc_ln828_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.49ns)   --->   "%r_99 = icmp_ne  i3 %trunc_ln828_99, i3 0"   --->   Operation 83 'icmp' 'r_99' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%or_ln374_99 = or i1 %p_Result_489, i1 %r_99"   --->   Operation 84 'or' 'or_ln374_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%and_ln374_99 = and i1 %or_ln374_99, i1 %p_Result_530"   --->   Operation 85 'and' 'and_ln374_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%zext_ln377_99 = zext i1 %and_ln374_99"   --->   Operation 86 'zext' 'zext_ln377_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_201 = add i6 %p_Val2_200, i6 %zext_ln377_99"   --->   Operation 87 'add' 'p_Val2_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read521, i32 10, i32 15"   --->   Operation 88 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.61ns)   --->   "%Range1_all_ones_99 = icmp_eq  i6 %tmp_107, i6 63"   --->   Operation 89 'icmp' 'Range1_all_ones_99' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.61ns)   --->   "%Range1_all_zeros_99 = icmp_eq  i6 %tmp_107, i6 0"   --->   Operation 90 'icmp' 'Range1_all_zeros_99' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%p_Val2_202 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read622, i32 4, i32 9"   --->   Operation 91 'partselect' 'p_Val2_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%p_Result_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read622, i32 4"   --->   Operation 92 'bitselect' 'p_Result_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%p_Result_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read622, i32 3"   --->   Operation 93 'bitselect' 'p_Result_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln828_100 = trunc i16 %p_read622"   --->   Operation 94 'trunc' 'trunc_ln828_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.49ns)   --->   "%r_100 = icmp_ne  i3 %trunc_ln828_100, i3 0"   --->   Operation 95 'icmp' 'r_100' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%or_ln374_100 = or i1 %p_Result_492, i1 %r_100"   --->   Operation 96 'or' 'or_ln374_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%and_ln374_100 = and i1 %or_ln374_100, i1 %p_Result_532"   --->   Operation 97 'and' 'and_ln374_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%zext_ln377_100 = zext i1 %and_ln374_100"   --->   Operation 98 'zext' 'zext_ln377_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_203 = add i6 %p_Val2_202, i6 %zext_ln377_100"   --->   Operation 99 'add' 'p_Val2_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read622, i32 10, i32 15"   --->   Operation 100 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.61ns)   --->   "%Range1_all_ones_100 = icmp_eq  i6 %tmp_108, i6 63"   --->   Operation 101 'icmp' 'Range1_all_ones_100' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.61ns)   --->   "%Range1_all_zeros_100 = icmp_eq  i6 %tmp_108, i6 0"   --->   Operation 102 'icmp' 'Range1_all_zeros_100' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%p_Val2_204 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read723, i32 4, i32 9"   --->   Operation 103 'partselect' 'p_Val2_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%p_Result_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read723, i32 4"   --->   Operation 104 'bitselect' 'p_Result_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%p_Result_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read723, i32 3"   --->   Operation 105 'bitselect' 'p_Result_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln828_101 = trunc i16 %p_read723"   --->   Operation 106 'trunc' 'trunc_ln828_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.49ns)   --->   "%r_101 = icmp_ne  i3 %trunc_ln828_101, i3 0"   --->   Operation 107 'icmp' 'r_101' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%or_ln374_101 = or i1 %p_Result_495, i1 %r_101"   --->   Operation 108 'or' 'or_ln374_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%and_ln374_101 = and i1 %or_ln374_101, i1 %p_Result_534"   --->   Operation 109 'and' 'and_ln374_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%zext_ln377_101 = zext i1 %and_ln374_101"   --->   Operation 110 'zext' 'zext_ln377_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_205 = add i6 %p_Val2_204, i6 %zext_ln377_101"   --->   Operation 111 'add' 'p_Val2_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read723, i32 10, i32 15"   --->   Operation 112 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.61ns)   --->   "%Range1_all_ones_101 = icmp_eq  i6 %tmp_109, i6 63"   --->   Operation 113 'icmp' 'Range1_all_ones_101' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.61ns)   --->   "%Range1_all_zeros_101 = icmp_eq  i6 %tmp_109, i6 0"   --->   Operation 114 'icmp' 'Range1_all_zeros_101' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%p_Val2_206 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read824, i32 4, i32 9"   --->   Operation 115 'partselect' 'p_Val2_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%p_Result_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read824, i32 4"   --->   Operation 116 'bitselect' 'p_Result_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%p_Result_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read824, i32 3"   --->   Operation 117 'bitselect' 'p_Result_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln828_102 = trunc i16 %p_read824"   --->   Operation 118 'trunc' 'trunc_ln828_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.49ns)   --->   "%r_102 = icmp_ne  i3 %trunc_ln828_102, i3 0"   --->   Operation 119 'icmp' 'r_102' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%or_ln374_102 = or i1 %p_Result_498, i1 %r_102"   --->   Operation 120 'or' 'or_ln374_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%and_ln374_102 = and i1 %or_ln374_102, i1 %p_Result_536"   --->   Operation 121 'and' 'and_ln374_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_207)   --->   "%zext_ln377_102 = zext i1 %and_ln374_102"   --->   Operation 122 'zext' 'zext_ln377_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_207 = add i6 %p_Val2_206, i6 %zext_ln377_102"   --->   Operation 123 'add' 'p_Val2_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read824, i32 10, i32 15"   --->   Operation 124 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.61ns)   --->   "%Range1_all_ones_102 = icmp_eq  i6 %tmp_110, i6 63"   --->   Operation 125 'icmp' 'Range1_all_ones_102' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.61ns)   --->   "%Range1_all_zeros_102 = icmp_eq  i6 %tmp_110, i6 0"   --->   Operation 126 'icmp' 'Range1_all_zeros_102' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%p_Val2_208 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read925, i32 4, i32 9"   --->   Operation 127 'partselect' 'p_Val2_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%p_Result_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read925, i32 4"   --->   Operation 128 'bitselect' 'p_Result_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%p_Result_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read925, i32 3"   --->   Operation 129 'bitselect' 'p_Result_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln828_103 = trunc i16 %p_read925"   --->   Operation 130 'trunc' 'trunc_ln828_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.49ns)   --->   "%r_103 = icmp_ne  i3 %trunc_ln828_103, i3 0"   --->   Operation 131 'icmp' 'r_103' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%or_ln374_103 = or i1 %p_Result_501, i1 %r_103"   --->   Operation 132 'or' 'or_ln374_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%and_ln374_103 = and i1 %or_ln374_103, i1 %p_Result_538"   --->   Operation 133 'and' 'and_ln374_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_209)   --->   "%zext_ln377_103 = zext i1 %and_ln374_103"   --->   Operation 134 'zext' 'zext_ln377_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_209 = add i6 %p_Val2_208, i6 %zext_ln377_103"   --->   Operation 135 'add' 'p_Val2_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read925, i32 10, i32 15"   --->   Operation 136 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.61ns)   --->   "%Range1_all_ones_103 = icmp_eq  i6 %tmp_111, i6 63"   --->   Operation 137 'icmp' 'Range1_all_ones_103' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.61ns)   --->   "%Range1_all_zeros_103 = icmp_eq  i6 %tmp_111, i6 0"   --->   Operation 138 'icmp' 'Range1_all_zeros_103' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%p_Val2_210 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read1026, i32 4, i32 9"   --->   Operation 139 'partselect' 'p_Val2_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%p_Result_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read1026, i32 4"   --->   Operation 140 'bitselect' 'p_Result_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%p_Result_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read1026, i32 3"   --->   Operation 141 'bitselect' 'p_Result_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln828_104 = trunc i16 %p_read1026"   --->   Operation 142 'trunc' 'trunc_ln828_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.49ns)   --->   "%r_104 = icmp_ne  i3 %trunc_ln828_104, i3 0"   --->   Operation 143 'icmp' 'r_104' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%or_ln374_104 = or i1 %p_Result_504, i1 %r_104"   --->   Operation 144 'or' 'or_ln374_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%and_ln374_104 = and i1 %or_ln374_104, i1 %p_Result_540"   --->   Operation 145 'and' 'and_ln374_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_211)   --->   "%zext_ln377_104 = zext i1 %and_ln374_104"   --->   Operation 146 'zext' 'zext_ln377_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_211 = add i6 %p_Val2_210, i6 %zext_ln377_104"   --->   Operation 147 'add' 'p_Val2_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read1026, i32 10, i32 15"   --->   Operation 148 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.61ns)   --->   "%Range1_all_ones_104 = icmp_eq  i6 %tmp_112, i6 63"   --->   Operation 149 'icmp' 'Range1_all_ones_104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.61ns)   --->   "%Range1_all_zeros_104 = icmp_eq  i6 %tmp_112, i6 0"   --->   Operation 150 'icmp' 'Range1_all_zeros_104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%p_Val2_212 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_89, i32 4, i32 9"   --->   Operation 151 'partselect' 'p_Val2_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%p_Result_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_89, i32 4"   --->   Operation 152 'bitselect' 'p_Result_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%p_Result_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_89, i32 3"   --->   Operation 153 'bitselect' 'p_Result_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln828_105 = trunc i16 %p_read_89"   --->   Operation 154 'trunc' 'trunc_ln828_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.49ns)   --->   "%r_105 = icmp_ne  i3 %trunc_ln828_105, i3 0"   --->   Operation 155 'icmp' 'r_105' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%or_ln374_105 = or i1 %p_Result_507, i1 %r_105"   --->   Operation 156 'or' 'or_ln374_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%and_ln374_105 = and i1 %or_ln374_105, i1 %p_Result_542"   --->   Operation 157 'and' 'and_ln374_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_213)   --->   "%zext_ln377_105 = zext i1 %and_ln374_105"   --->   Operation 158 'zext' 'zext_ln377_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_213 = add i6 %p_Val2_212, i6 %zext_ln377_105"   --->   Operation 159 'add' 'p_Val2_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_89, i32 10, i32 15"   --->   Operation 160 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.61ns)   --->   "%Range1_all_ones_105 = icmp_eq  i6 %tmp_113, i6 63"   --->   Operation 161 'icmp' 'Range1_all_ones_105' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.61ns)   --->   "%Range1_all_zeros_105 = icmp_eq  i6 %tmp_113, i6 0"   --->   Operation 162 'icmp' 'Range1_all_zeros_105' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%p_Val2_214 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_88, i32 4, i32 9"   --->   Operation 163 'partselect' 'p_Val2_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%p_Result_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_88, i32 4"   --->   Operation 164 'bitselect' 'p_Result_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%p_Result_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_88, i32 3"   --->   Operation 165 'bitselect' 'p_Result_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln828_106 = trunc i16 %p_read_88"   --->   Operation 166 'trunc' 'trunc_ln828_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.49ns)   --->   "%r_106 = icmp_ne  i3 %trunc_ln828_106, i3 0"   --->   Operation 167 'icmp' 'r_106' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%or_ln374_106 = or i1 %p_Result_510, i1 %r_106"   --->   Operation 168 'or' 'or_ln374_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%and_ln374_106 = and i1 %or_ln374_106, i1 %p_Result_544"   --->   Operation 169 'and' 'and_ln374_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_215)   --->   "%zext_ln377_106 = zext i1 %and_ln374_106"   --->   Operation 170 'zext' 'zext_ln377_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_215 = add i6 %p_Val2_214, i6 %zext_ln377_106"   --->   Operation 171 'add' 'p_Val2_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_88, i32 10, i32 15"   --->   Operation 172 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.61ns)   --->   "%Range1_all_ones_106 = icmp_eq  i6 %tmp_114, i6 63"   --->   Operation 173 'icmp' 'Range1_all_ones_106' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.61ns)   --->   "%Range1_all_zeros_106 = icmp_eq  i6 %tmp_114, i6 0"   --->   Operation 174 'icmp' 'Range1_all_zeros_106' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%p_Val2_216 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_87, i32 4, i32 9"   --->   Operation 175 'partselect' 'p_Val2_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%p_Result_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_87, i32 4"   --->   Operation 176 'bitselect' 'p_Result_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%p_Result_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_87, i32 3"   --->   Operation 177 'bitselect' 'p_Result_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln828_107 = trunc i16 %p_read_87"   --->   Operation 178 'trunc' 'trunc_ln828_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.49ns)   --->   "%r_107 = icmp_ne  i3 %trunc_ln828_107, i3 0"   --->   Operation 179 'icmp' 'r_107' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%or_ln374_107 = or i1 %p_Result_513, i1 %r_107"   --->   Operation 180 'or' 'or_ln374_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%and_ln374_107 = and i1 %or_ln374_107, i1 %p_Result_546"   --->   Operation 181 'and' 'and_ln374_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_217)   --->   "%zext_ln377_107 = zext i1 %and_ln374_107"   --->   Operation 182 'zext' 'zext_ln377_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_217 = add i6 %p_Val2_216, i6 %zext_ln377_107"   --->   Operation 183 'add' 'p_Val2_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_87, i32 10, i32 15"   --->   Operation 184 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.61ns)   --->   "%Range1_all_ones_107 = icmp_eq  i6 %tmp_115, i6 63"   --->   Operation 185 'icmp' 'Range1_all_ones_107' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.61ns)   --->   "%Range1_all_zeros_107 = icmp_eq  i6 %tmp_115, i6 0"   --->   Operation 186 'icmp' 'Range1_all_zeros_107' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%p_Val2_218 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_86, i32 4, i32 9"   --->   Operation 187 'partselect' 'p_Val2_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%p_Result_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_86, i32 4"   --->   Operation 188 'bitselect' 'p_Result_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%p_Result_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_86, i32 3"   --->   Operation 189 'bitselect' 'p_Result_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln828_108 = trunc i16 %p_read_86"   --->   Operation 190 'trunc' 'trunc_ln828_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.49ns)   --->   "%r_108 = icmp_ne  i3 %trunc_ln828_108, i3 0"   --->   Operation 191 'icmp' 'r_108' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%or_ln374_108 = or i1 %p_Result_516, i1 %r_108"   --->   Operation 192 'or' 'or_ln374_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%and_ln374_108 = and i1 %or_ln374_108, i1 %p_Result_548"   --->   Operation 193 'and' 'and_ln374_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_219)   --->   "%zext_ln377_108 = zext i1 %and_ln374_108"   --->   Operation 194 'zext' 'zext_ln377_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_219 = add i6 %p_Val2_218, i6 %zext_ln377_108"   --->   Operation 195 'add' 'p_Val2_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_86, i32 10, i32 15"   --->   Operation 196 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.61ns)   --->   "%Range1_all_ones_108 = icmp_eq  i6 %tmp_116, i6 63"   --->   Operation 197 'icmp' 'Range1_all_ones_108' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.61ns)   --->   "%Range1_all_zeros_108 = icmp_eq  i6 %tmp_116, i6 0"   --->   Operation 198 'icmp' 'Range1_all_zeros_108' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%p_Val2_220 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_85, i32 4, i32 9"   --->   Operation 199 'partselect' 'p_Val2_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%p_Result_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_85, i32 4"   --->   Operation 200 'bitselect' 'p_Result_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%p_Result_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_85, i32 3"   --->   Operation 201 'bitselect' 'p_Result_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln828_109 = trunc i16 %p_read_85"   --->   Operation 202 'trunc' 'trunc_ln828_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.49ns)   --->   "%r_109 = icmp_ne  i3 %trunc_ln828_109, i3 0"   --->   Operation 203 'icmp' 'r_109' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%or_ln374_109 = or i1 %p_Result_519, i1 %r_109"   --->   Operation 204 'or' 'or_ln374_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%and_ln374_109 = and i1 %or_ln374_109, i1 %p_Result_550"   --->   Operation 205 'and' 'and_ln374_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_221)   --->   "%zext_ln377_109 = zext i1 %and_ln374_109"   --->   Operation 206 'zext' 'zext_ln377_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_221 = add i6 %p_Val2_220, i6 %zext_ln377_109"   --->   Operation 207 'add' 'p_Val2_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_85, i32 10, i32 15"   --->   Operation 208 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.61ns)   --->   "%Range1_all_ones_109 = icmp_eq  i6 %tmp_117, i6 63"   --->   Operation 209 'icmp' 'Range1_all_ones_109' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.61ns)   --->   "%Range1_all_zeros_109 = icmp_eq  i6 %tmp_117, i6 0"   --->   Operation 210 'icmp' 'Range1_all_zeros_109' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:40]   --->   Operation 211 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read16, i16 0"   --->   Operation 212 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 9"   --->   Operation 213 'bitselect' 'p_Result_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_191, i32 5"   --->   Operation 214 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 215 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_521, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 216 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i6 %p_Val2_191, i6 63"   --->   Operation 217 'select' 'select_ln302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i6 %select_ln302, i6 0"   --->   Operation 218 'select' 'select_ln1649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.67ns)   --->   "%icmp_ln1649_95 = icmp_sgt  i16 %p_read117, i16 0"   --->   Operation 219 'icmp' 'icmp_ln1649_95' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_95)   --->   "%p_Result_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read117, i32 9"   --->   Operation 220 'bitselect' 'p_Result_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_95)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_193, i32 5"   --->   Operation 221 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_95)   --->   "%select_ln888_95 = select i1 %tmp_386, i1 %Range1_all_zeros_95, i1 %Range1_all_ones_95"   --->   Operation 222 'select' 'select_ln888_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_95)   --->   "%deleted_zeros_95 = select i1 %p_Result_523, i1 %select_ln888_95, i1 %Range1_all_zeros_95"   --->   Operation 223 'select' 'deleted_zeros_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_95 = select i1 %deleted_zeros_95, i6 %p_Val2_193, i6 63"   --->   Operation 224 'select' 'select_ln302_95' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_95 = select i1 %icmp_ln1649_95, i6 %select_ln302_95, i6 0"   --->   Operation 225 'select' 'select_ln1649_95' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.67ns)   --->   "%icmp_ln1649_96 = icmp_sgt  i16 %p_read218, i16 0"   --->   Operation 226 'icmp' 'icmp_ln1649_96' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_96)   --->   "%p_Result_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read218, i32 9"   --->   Operation 227 'bitselect' 'p_Result_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_96)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_195, i32 5"   --->   Operation 228 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_96)   --->   "%select_ln888_96 = select i1 %tmp_390, i1 %Range1_all_zeros_96, i1 %Range1_all_ones_96"   --->   Operation 229 'select' 'select_ln888_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_96)   --->   "%deleted_zeros_96 = select i1 %p_Result_525, i1 %select_ln888_96, i1 %Range1_all_zeros_96"   --->   Operation 230 'select' 'deleted_zeros_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_96 = select i1 %deleted_zeros_96, i6 %p_Val2_195, i6 63"   --->   Operation 231 'select' 'select_ln302_96' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_96 = select i1 %icmp_ln1649_96, i6 %select_ln302_96, i6 0"   --->   Operation 232 'select' 'select_ln1649_96' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.67ns)   --->   "%icmp_ln1649_97 = icmp_sgt  i16 %p_read319, i16 0"   --->   Operation 233 'icmp' 'icmp_ln1649_97' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_97)   --->   "%p_Result_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read319, i32 9"   --->   Operation 234 'bitselect' 'p_Result_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_97)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_197, i32 5"   --->   Operation 235 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_97)   --->   "%select_ln888_97 = select i1 %tmp_394, i1 %Range1_all_zeros_97, i1 %Range1_all_ones_97"   --->   Operation 236 'select' 'select_ln888_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_97)   --->   "%deleted_zeros_97 = select i1 %p_Result_527, i1 %select_ln888_97, i1 %Range1_all_zeros_97"   --->   Operation 237 'select' 'deleted_zeros_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_97 = select i1 %deleted_zeros_97, i6 %p_Val2_197, i6 63"   --->   Operation 238 'select' 'select_ln302_97' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_97 = select i1 %icmp_ln1649_97, i6 %select_ln302_97, i6 0"   --->   Operation 239 'select' 'select_ln1649_97' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.67ns)   --->   "%icmp_ln1649_98 = icmp_sgt  i16 %p_read420, i16 0"   --->   Operation 240 'icmp' 'icmp_ln1649_98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_98)   --->   "%p_Result_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read420, i32 9"   --->   Operation 241 'bitselect' 'p_Result_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_98)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_199, i32 5"   --->   Operation 242 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_98)   --->   "%select_ln888_98 = select i1 %tmp_398, i1 %Range1_all_zeros_98, i1 %Range1_all_ones_98"   --->   Operation 243 'select' 'select_ln888_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_98)   --->   "%deleted_zeros_98 = select i1 %p_Result_529, i1 %select_ln888_98, i1 %Range1_all_zeros_98"   --->   Operation 244 'select' 'deleted_zeros_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_98 = select i1 %deleted_zeros_98, i6 %p_Val2_199, i6 63"   --->   Operation 245 'select' 'select_ln302_98' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_98 = select i1 %icmp_ln1649_98, i6 %select_ln302_98, i6 0"   --->   Operation 246 'select' 'select_ln1649_98' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.67ns)   --->   "%icmp_ln1649_99 = icmp_sgt  i16 %p_read521, i16 0"   --->   Operation 247 'icmp' 'icmp_ln1649_99' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_99)   --->   "%p_Result_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read521, i32 9"   --->   Operation 248 'bitselect' 'p_Result_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_99)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_201, i32 5"   --->   Operation 249 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_99)   --->   "%select_ln888_99 = select i1 %tmp_402, i1 %Range1_all_zeros_99, i1 %Range1_all_ones_99"   --->   Operation 250 'select' 'select_ln888_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_99)   --->   "%deleted_zeros_99 = select i1 %p_Result_531, i1 %select_ln888_99, i1 %Range1_all_zeros_99"   --->   Operation 251 'select' 'deleted_zeros_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_99 = select i1 %deleted_zeros_99, i6 %p_Val2_201, i6 63"   --->   Operation 252 'select' 'select_ln302_99' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_99 = select i1 %icmp_ln1649_99, i6 %select_ln302_99, i6 0"   --->   Operation 253 'select' 'select_ln1649_99' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.67ns)   --->   "%icmp_ln1649_100 = icmp_sgt  i16 %p_read622, i16 0"   --->   Operation 254 'icmp' 'icmp_ln1649_100' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_100)   --->   "%p_Result_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read622, i32 9"   --->   Operation 255 'bitselect' 'p_Result_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_100)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_203, i32 5"   --->   Operation 256 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_100)   --->   "%select_ln888_100 = select i1 %tmp_406, i1 %Range1_all_zeros_100, i1 %Range1_all_ones_100"   --->   Operation 257 'select' 'select_ln888_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_100)   --->   "%deleted_zeros_100 = select i1 %p_Result_533, i1 %select_ln888_100, i1 %Range1_all_zeros_100"   --->   Operation 258 'select' 'deleted_zeros_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_100 = select i1 %deleted_zeros_100, i6 %p_Val2_203, i6 63"   --->   Operation 259 'select' 'select_ln302_100' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_100 = select i1 %icmp_ln1649_100, i6 %select_ln302_100, i6 0"   --->   Operation 260 'select' 'select_ln1649_100' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.67ns)   --->   "%icmp_ln1649_101 = icmp_sgt  i16 %p_read723, i16 0"   --->   Operation 261 'icmp' 'icmp_ln1649_101' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_101)   --->   "%p_Result_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read723, i32 9"   --->   Operation 262 'bitselect' 'p_Result_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_101)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_205, i32 5"   --->   Operation 263 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_101)   --->   "%select_ln888_101 = select i1 %tmp_410, i1 %Range1_all_zeros_101, i1 %Range1_all_ones_101"   --->   Operation 264 'select' 'select_ln888_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_101)   --->   "%deleted_zeros_101 = select i1 %p_Result_535, i1 %select_ln888_101, i1 %Range1_all_zeros_101"   --->   Operation 265 'select' 'deleted_zeros_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_101 = select i1 %deleted_zeros_101, i6 %p_Val2_205, i6 63"   --->   Operation 266 'select' 'select_ln302_101' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_101 = select i1 %icmp_ln1649_101, i6 %select_ln302_101, i6 0"   --->   Operation 267 'select' 'select_ln1649_101' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.67ns)   --->   "%icmp_ln1649_102 = icmp_sgt  i16 %p_read824, i16 0"   --->   Operation 268 'icmp' 'icmp_ln1649_102' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_102)   --->   "%p_Result_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read824, i32 9"   --->   Operation 269 'bitselect' 'p_Result_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_102)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_207, i32 5"   --->   Operation 270 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_102)   --->   "%select_ln888_102 = select i1 %tmp_414, i1 %Range1_all_zeros_102, i1 %Range1_all_ones_102"   --->   Operation 271 'select' 'select_ln888_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_102)   --->   "%deleted_zeros_102 = select i1 %p_Result_537, i1 %select_ln888_102, i1 %Range1_all_zeros_102"   --->   Operation 272 'select' 'deleted_zeros_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_102 = select i1 %deleted_zeros_102, i6 %p_Val2_207, i6 63"   --->   Operation 273 'select' 'select_ln302_102' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_102 = select i1 %icmp_ln1649_102, i6 %select_ln302_102, i6 0"   --->   Operation 274 'select' 'select_ln1649_102' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.67ns)   --->   "%icmp_ln1649_103 = icmp_sgt  i16 %p_read925, i16 0"   --->   Operation 275 'icmp' 'icmp_ln1649_103' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_103)   --->   "%p_Result_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read925, i32 9"   --->   Operation 276 'bitselect' 'p_Result_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_103)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_209, i32 5"   --->   Operation 277 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_103)   --->   "%select_ln888_103 = select i1 %tmp_418, i1 %Range1_all_zeros_103, i1 %Range1_all_ones_103"   --->   Operation 278 'select' 'select_ln888_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_103)   --->   "%deleted_zeros_103 = select i1 %p_Result_539, i1 %select_ln888_103, i1 %Range1_all_zeros_103"   --->   Operation 279 'select' 'deleted_zeros_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_103 = select i1 %deleted_zeros_103, i6 %p_Val2_209, i6 63"   --->   Operation 280 'select' 'select_ln302_103' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_103 = select i1 %icmp_ln1649_103, i6 %select_ln302_103, i6 0"   --->   Operation 281 'select' 'select_ln1649_103' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.67ns)   --->   "%icmp_ln1649_104 = icmp_sgt  i16 %p_read1026, i16 0"   --->   Operation 282 'icmp' 'icmp_ln1649_104' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_104)   --->   "%p_Result_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read1026, i32 9"   --->   Operation 283 'bitselect' 'p_Result_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_104)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_211, i32 5"   --->   Operation 284 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_104)   --->   "%select_ln888_104 = select i1 %tmp_422, i1 %Range1_all_zeros_104, i1 %Range1_all_ones_104"   --->   Operation 285 'select' 'select_ln888_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_104)   --->   "%deleted_zeros_104 = select i1 %p_Result_541, i1 %select_ln888_104, i1 %Range1_all_zeros_104"   --->   Operation 286 'select' 'deleted_zeros_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_104 = select i1 %deleted_zeros_104, i6 %p_Val2_211, i6 63"   --->   Operation 287 'select' 'select_ln302_104' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_104 = select i1 %icmp_ln1649_104, i6 %select_ln302_104, i6 0"   --->   Operation 288 'select' 'select_ln1649_104' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.67ns)   --->   "%icmp_ln1649_105 = icmp_sgt  i16 %p_read_89, i16 0"   --->   Operation 289 'icmp' 'icmp_ln1649_105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_105)   --->   "%p_Result_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_89, i32 9"   --->   Operation 290 'bitselect' 'p_Result_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_105)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_213, i32 5"   --->   Operation 291 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_105)   --->   "%select_ln888_105 = select i1 %tmp_426, i1 %Range1_all_zeros_105, i1 %Range1_all_ones_105"   --->   Operation 292 'select' 'select_ln888_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_105)   --->   "%deleted_zeros_105 = select i1 %p_Result_543, i1 %select_ln888_105, i1 %Range1_all_zeros_105"   --->   Operation 293 'select' 'deleted_zeros_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_105 = select i1 %deleted_zeros_105, i6 %p_Val2_213, i6 63"   --->   Operation 294 'select' 'select_ln302_105' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_105 = select i1 %icmp_ln1649_105, i6 %select_ln302_105, i6 0"   --->   Operation 295 'select' 'select_ln1649_105' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.67ns)   --->   "%icmp_ln1649_106 = icmp_sgt  i16 %p_read_88, i16 0"   --->   Operation 296 'icmp' 'icmp_ln1649_106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_106)   --->   "%p_Result_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_88, i32 9"   --->   Operation 297 'bitselect' 'p_Result_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_106)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_215, i32 5"   --->   Operation 298 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_106)   --->   "%select_ln888_106 = select i1 %tmp_430, i1 %Range1_all_zeros_106, i1 %Range1_all_ones_106"   --->   Operation 299 'select' 'select_ln888_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_106)   --->   "%deleted_zeros_106 = select i1 %p_Result_545, i1 %select_ln888_106, i1 %Range1_all_zeros_106"   --->   Operation 300 'select' 'deleted_zeros_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_106 = select i1 %deleted_zeros_106, i6 %p_Val2_215, i6 63"   --->   Operation 301 'select' 'select_ln302_106' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_106 = select i1 %icmp_ln1649_106, i6 %select_ln302_106, i6 0"   --->   Operation 302 'select' 'select_ln1649_106' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.67ns)   --->   "%icmp_ln1649_107 = icmp_sgt  i16 %p_read_87, i16 0"   --->   Operation 303 'icmp' 'icmp_ln1649_107' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_107)   --->   "%p_Result_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_87, i32 9"   --->   Operation 304 'bitselect' 'p_Result_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_107)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_217, i32 5"   --->   Operation 305 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_107)   --->   "%select_ln888_107 = select i1 %tmp_434, i1 %Range1_all_zeros_107, i1 %Range1_all_ones_107"   --->   Operation 306 'select' 'select_ln888_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_107)   --->   "%deleted_zeros_107 = select i1 %p_Result_547, i1 %select_ln888_107, i1 %Range1_all_zeros_107"   --->   Operation 307 'select' 'deleted_zeros_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_107 = select i1 %deleted_zeros_107, i6 %p_Val2_217, i6 63"   --->   Operation 308 'select' 'select_ln302_107' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_107 = select i1 %icmp_ln1649_107, i6 %select_ln302_107, i6 0"   --->   Operation 309 'select' 'select_ln1649_107' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.67ns)   --->   "%icmp_ln1649_108 = icmp_sgt  i16 %p_read_86, i16 0"   --->   Operation 310 'icmp' 'icmp_ln1649_108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_108)   --->   "%p_Result_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_86, i32 9"   --->   Operation 311 'bitselect' 'p_Result_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_108)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_219, i32 5"   --->   Operation 312 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_108)   --->   "%select_ln888_108 = select i1 %tmp_438, i1 %Range1_all_zeros_108, i1 %Range1_all_ones_108"   --->   Operation 313 'select' 'select_ln888_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_108)   --->   "%deleted_zeros_108 = select i1 %p_Result_549, i1 %select_ln888_108, i1 %Range1_all_zeros_108"   --->   Operation 314 'select' 'deleted_zeros_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_108 = select i1 %deleted_zeros_108, i6 %p_Val2_219, i6 63"   --->   Operation 315 'select' 'select_ln302_108' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_108 = select i1 %icmp_ln1649_108, i6 %select_ln302_108, i6 0"   --->   Operation 316 'select' 'select_ln1649_108' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.67ns)   --->   "%icmp_ln1649_109 = icmp_sgt  i16 %p_read_85, i16 0"   --->   Operation 317 'icmp' 'icmp_ln1649_109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_109)   --->   "%p_Result_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_85, i32 9"   --->   Operation 318 'bitselect' 'p_Result_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_109)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_221, i32 5"   --->   Operation 319 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_109)   --->   "%select_ln888_109 = select i1 %tmp_442, i1 %Range1_all_zeros_109, i1 %Range1_all_ones_109"   --->   Operation 320 'select' 'select_ln888_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_109)   --->   "%deleted_zeros_109 = select i1 %p_Result_551, i1 %select_ln888_109, i1 %Range1_all_zeros_109"   --->   Operation 321 'select' 'deleted_zeros_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_109 = select i1 %deleted_zeros_109, i6 %p_Val2_221, i6 63"   --->   Operation 322 'select' 'select_ln302_109' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_109 = select i1 %icmp_ln1649_109, i6 %select_ln302_109, i6 0"   --->   Operation 323 'select' 'select_ln1649_109' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i6 %select_ln1649" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 324 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i6 %select_ln1649_95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 325 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i6 %select_ln1649_96" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 326 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i6 %select_ln1649_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 327 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i6 %select_ln1649_98" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 328 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i6 %select_ln1649_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 329 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i96 %mrv_5, i6 %select_ln1649_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 330 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i96 %mrv_6, i6 %select_ln1649_101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 331 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i96 %mrv_7, i6 %select_ln1649_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 332 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i96 %mrv_8, i6 %select_ln1649_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 333 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i96 %mrv_9, i6 %select_ln1649_104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 334 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i96 %mrv_10, i6 %select_ln1649_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 335 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i96 %mrv_11, i6 %select_ln1649_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 336 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i96 %mrv_12, i6 %select_ln1649_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 337 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i96 %mrv_13, i6 %select_ln1649_108" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 338 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i96 %mrv_14, i6 %select_ln1649_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 339 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i96 %mrv_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 340 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read operation ('p_read16', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) on port 'p_read' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) [33]  (1.22 ns)
	'icmp' operation ('r') [39]  (0.5 ns)
	'or' operation ('or_ln374') [41]  (0 ns)
	'and' operation ('qb') [42]  (0 ns)
	'add' operation ('__Val2__') [44]  (0.706 ns)

 <State 2>: 0.969ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1649') [34]  (0.676 ns)
	'select' operation ('select_ln1649') [52]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
