*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 21:47:17 EET 2020
         ppid/pid : 24503/24513
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.24503/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl generic-CLA-adder.vhd
info:    File 'generic-CLA-adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd' using search_path variable.  [CMD-126]
info:    File 'generic-CLA-adder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module Carry_Look_Ahead_generic
starting synthesize at 00:00:07(cpu)/0:00:14(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'Carry_Look_Ahead_generic' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:31))  [VHDL-600]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    synthesizing module 'Partial_Full_Adder' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:5))  [VHDL-600]
info:    module 'Partial_Full_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Partial_Full_Adder' (depth 2) (1#2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:5))  [VHDL-601]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
info:    binding instance 'FULL_ADDER_INST' of component 'Partial_Full_Adder' to module 'Partial_Full_Adder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:62)[4])  [VHDL-613]
-------> Message [VHDL-613] suppressed 5 times
info:    module 'Carry_Look_Ahead_generic' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Carry_Look_Ahead_generic' (depth 1) (2#2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/generic-CLA-adder.vhd:31))  [VHDL-601]
info:    uniquifying module 'Partial_Full_Adder' for 16 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:07(cpu)/0:00:14(wall) 94MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_synthesized.odb
info:    design 'Carry_Look_Ahead_generic' has no physical info  [WRITE-120]
warning: WrSdc.. design 'Carry_Look_Ahead_generic' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period}
> 
> #set_false_path -from [ get_ports clr ]
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+------------------------+-----------+------------
                        |                        |Area (squm)|Leakage (uW)
------------------------+------------------------+-----------+------------
Design Name             |Carry_Look_Ahead_generic|           |            
  Total Instances       |                      82|         97|       2.304
    Macros              |                       0|          0|       0.000
    Pads                |                       0|          0|       0.000
    Phys                |                       0|          0|       0.000
    Blackboxes          |                       0|          0|       0.000
    Cells               |                      82|         97|       2.304
      Buffers           |                       0|          0|       0.000
      Inverters         |                      16|          9|       0.230
      Clock-Gates       |                       0|          0|       0.000
      Combinational     |                      66|         88|       2.074
      Latches           |                       0|          0|       0.000
      FlipFlops         |                       0|          0|       0.000
       Single-Bit FF    |                       0|          0|       0.000
       Multi-Bit FF     |                       0|          0|       0.000
       Clock-Gated      |                       0|           |            
       Bits             |                       0|          0|       0.000
         Load-Enabled   |                       0|           |            
         Clock-Gated    |                       0|           |            
  Tristate Pin Count    |                       0|           |            
Physical Info           |Unplaced                |           |            
  Chip Size (mm x mm)   |                        |          0|            
  Fixed Cell Area       |                        |          0|            
    Phys Only           |                       0|          0|            
  Placeable Area        |                        |          0|            
  Movable Cell Area     |                        |         97|            
  Utilization (%)       |                        |           |            
  Chip Utilization (%)  |                        |           |            
  Total Wire Length (mm)|                   0.000|           |            
  Longest Wire (mm)     |                        |           |            
  Average Wire (mm)     |                        |           |            
------------------------+------------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] Cin }
# group_path -from {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} Cin
> all_inputs
> all_outputs
> group_path -name I2O -from { A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] Cin } -to { S[15] S[14] S[13] S[12] S[11] S[10] S[9] S[8] S[7] S[6] S[5] S[4] S[3] S[2] S[1] S[0] overFlow }
# group_path -from {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} Cin -to {S[15]} {S[14]} {S[13]} {S[12]} {S[11]} {S[10]} {S[9]} {S[8]} {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]} overFlow
> all_outputs
> group_path -name R2O -to { S[15] S[14] S[13] S[12] S[11] S[10] S[9] S[8] S[7] S[6] S[5] S[4] S[3] S[2] S[1] S[0] overFlow }
# group_path -to {S[15]} {S[14]} {S[13]} {S[12]} {S[11]} {S[10]} {S[9]} {S[8]} {S[7]} {S[6]} {S[5]} {S[4]} {S[3]} {S[2]} {S[1]} {S[0]} overFlow
> optimize -virtual
starting optimize at 00:00:07(cpu)/0:00:14(wall) 95MB(vsz)/345MB(peak)
Log file for child PID=24601:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=24605:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=24612:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=24618:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 95.8squm (#1, 0 secs)
info: optimized 'Carry_Look_Ahead_generic__genmod__0' area changed -1.3squm (x1), total 94.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 94.4squm (#3, 0 secs)
done optimizing area at 00:00:11(cpu)/0:00:17(wall) 101MB(vsz)/357MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'Carry_Look_Ahead_generic' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 94.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 40080.5ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 40080.5ps
info: reactivating path groups
info: reactivated path group I2O @ 40080.5ps
info: finished path group I2O @ 40080.5ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module Carry_Look_Ahead_generic
info: optimized 'Carry_Look_Ahead_generic__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.06 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 40080.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:12(cpu)/0:00:18(wall) 107MB(vsz)/357MB(peak)
finished optimize at 00:00:12(cpu)/0:00:18(wall) 107MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: A[0]
    (Clocked by rtDefaultClock R)
Endpoint: overFlow
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1919.5
Slack: 40080.5
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
A[0]                     {set_input_delay}        f    700.0    700.0    700.0                        1.3      7.2      2                                   
GEN_FULL_ADDERS_0_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    795.6     95.6     95.6      0.0    100.0      1.3      8.6      2              /PD_TOP        (1.10)
i_0_1_0/B1->ZN           AOI21_X4                fr    852.1     56.5     56.5      0.0     14.9      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_1/A->ZN            INV_X8                  rf    860.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_2/B2->ZN           AOI21_X4                fr    918.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_3/A->ZN            INV_X8                  rf    926.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_4/B2->ZN           AOI21_X4                fr    984.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_5/A->ZN            INV_X8                  rf    992.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_6/B2->ZN           AOI21_X4                fr   1050.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_7/A->ZN            INV_X8                  rf   1058.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_8/B2->ZN           AOI21_X4                fr   1116.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_9/A->ZN            INV_X8                  rf   1124.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_10/B2->ZN          AOI21_X4                fr   1182.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_11/A->ZN           INV_X8                  rf   1190.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_12/B2->ZN          AOI21_X4                fr   1248.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_13/A->ZN           INV_X8                  rf   1256.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_14/B2->ZN          AOI21_X4                fr   1314.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_15/A->ZN           INV_X8                  rf   1322.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_16/B2->ZN          AOI21_X4                fr   1380.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_17/A->ZN           INV_X8                  rf   1388.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_18/B2->ZN          AOI21_X4                fr   1446.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_19/A->ZN           INV_X8                  rf   1454.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_20/B2->ZN          AOI21_X4                fr   1512.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_21/A->ZN           INV_X8                  rf   1520.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_22/B2->ZN          AOI21_X4                fr   1578.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_23/A->ZN           INV_X8                  rf   1586.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_24/B2->ZN          AOI21_X4                fr   1644.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_25/A->ZN           INV_X8                  rf   1652.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_26/B2->ZN          AOI21_X4                fr   1710.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_27/A->ZN           INV_X8                  rf   1718.9      8.8      8.8      0.0     47.2      1.3      8.9      2              /PD_TOP        (1.10)
i_0_1_28/B2->ZN          AOI21_X4                fr   1776.1     57.2     57.2      0.0      4.0      0.6     26.1      1              /PD_TOP        (1.10)
i_0_1_29/A->ZN           INV_X8                  rf   1782.4      6.3      6.3      0.0     47.2      0.6      4.0      1              /PD_TOP        (1.10)
GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1858.1     75.7     75.7      0.0      3.4      1.4     20.6      3              /PD_TOP        (1.10)
i_0_0_2/A2->ZN           NAND2_X4                rf   1878.6     20.5     20.5      0.0     64.3      0.7      4.8      1              /PD_TOP        (1.10)
i_0_0_0/A2->ZN           OAI22_X4                fr   1919.5     40.9     40.9      0.0      7.2      1.3     11.3      1              /PD_TOP        (1.10)
overFlow                                          r   1919.5      0.0               0.0     38.8                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  40080.5
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.545000 } -bottom 42.545 -top {72.545000 }
info:    create placement blockage 'blk_top' (0.000000 42.545000) (72.545000 72.545000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.545000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.545000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.545000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.545000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.545 -right {72.545000 } -bottom 0 -top {72.545000 }
info:    create placement blockage 'blk_right' (42.545000 0.000000) (72.545000 72.545000)  [FP-103]
> optimize -place
starting optimize at 00:00:12(cpu)/0:00:18(wall) 107MB(vsz)/357MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
-------> Message [PLACE-110] suppressed 6 times
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 79.09% average utilization: 39.54%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 40080.5ps
info:	placing 50 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 79.09% average utilization: 39.54%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1849.32
Average Wire      =                36.99
Longest Wire      =                37.94
Shortest Wire     =                35.70
WNS               = 40065.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 40065.5ps
done optimize placement at 00:00:14(cpu)/0:00:20(wall) 307MB(vsz)/613MB(peak)
finished optimize at 00:00:14(cpu)/0:00:20(wall) 307MB(vsz)/613MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/Carry_Look_Ahead_generic.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/Carry_Look_Ahead_generic.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/Carry_Look_Ahead_generic.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/Carry_Look_Ahead_generic.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/Carry_Look_Ahead_generic.syn.v' for module 'Carry_Look_Ahead_generic'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Carry_Look_Ahead_generic.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Carry_Look_Ahead_generic.oasys.sdc' for design 'Carry_Look_Ahead_generic'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Carry_Look_Ahead_generic.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/Carry_Look_Ahead_generic.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/Carry_Look_Ahead_generic.def' for module 'Carry_Look_Ahead_generic'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: A[0]
    (Clocked by rtDefaultClock R)
Endpoint: overFlow
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1934.5
Slack: 40065.5
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
A[0]                     {set_input_delay}        f    700.0    700.0    700.0                        4.7     10.7      2    37,    0                       
GEN_FULL_ADDERS_0_FULL_ADDER_INST/i_0_0/A->Z
                         XOR2_X2                 ff    796.0     95.6     95.6      0.0    100.0      1.3      8.6      2    36,   36  /PD_TOP        (1.10)
i_0_1_0/B1->ZN           AOI21_X4                fr    852.5     56.5     56.5      0.0     14.9      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_1/A->ZN            INV_X8                  rf    861.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_2/B2->ZN           AOI21_X4                fr    918.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_3/A->ZN            INV_X8                  rf    927.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_4/B2->ZN           AOI21_X4                fr    984.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_5/A->ZN            INV_X8                  rf    993.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_6/B2->ZN           AOI21_X4                fr   1050.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_7/A->ZN            INV_X8                  rf   1059.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_8/B2->ZN           AOI21_X4                fr   1116.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_9/A->ZN            INV_X8                  rf   1125.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_10/B2->ZN          AOI21_X4                fr   1182.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_11/A->ZN           INV_X8                  rf   1191.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_12/B2->ZN          AOI21_X4                fr   1248.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_13/A->ZN           INV_X8                  rf   1257.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_14/B2->ZN          AOI21_X4                fr   1314.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_15/A->ZN           INV_X8                  rf   1323.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_16/B2->ZN          AOI21_X4                fr   1380.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_17/A->ZN           INV_X8                  rf   1389.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_18/B2->ZN          AOI21_X4                fr   1446.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_19/A->ZN           INV_X8                  rf   1455.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_20/B2->ZN          AOI21_X4                fr   1512.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_21/A->ZN           INV_X8                  rf   1521.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_22/B2->ZN          AOI21_X4                fr   1578.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_23/A->ZN           INV_X8                  rf   1587.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_24/B2->ZN          AOI21_X4                fr   1644.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_25/A->ZN           INV_X8                  rf   1653.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_26/B2->ZN          AOI21_X4                fr   1710.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_27/A->ZN           INV_X8                  rf   1719.3      8.8      8.8      0.0     47.2      1.3      8.9      2    36,   36  /PD_TOP        (1.10)
i_0_1_28/B2->ZN          AOI21_X4                fr   1776.5     57.2     57.2      0.0      4.0      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_1_29/A->ZN           INV_X8                  rf   1782.8      6.3      6.3      0.0     47.2      0.6      4.0      1    36,   36  /PD_TOP        (1.10)
GEN_FULL_ADDERS_15_FULL_ADDER_INST/i_0_1/B->Z
                         XOR2_X2                 fr   1867.7     84.9     84.9      0.0      3.4      1.4     24.2      3    36,   36  /PD_TOP        (1.10)
i_0_0_2/A2->ZN           NAND2_X4                rf   1888.6     20.9     20.9      0.0     72.8      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_0/A2->ZN           OAI22_X4                fr   1934.1     45.5     45.5      0.0      7.2      4.8     14.8      1    36,   36  /PD_TOP        (1.10)
overFlow                                          r   1934.5      0.4               0.4     43.2                             72,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+-----------------------------------+--------------------+---------------------+-------------------+-----------------
     | Instance                          | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+-----------------------------------+--------------------+---------------------+-------------------+-----------------
1    |*GEN_FULL_ADDERS_15_FULL_ADDER_INST|            3.318387|             8.505832|           0.072327|        11.896545
2    |*GEN_FULL_ADDERS_14_FULL_ADDER_INST|            4.497570|             8.130904|           0.097393|        12.725868
3    |*GEN_FULL_ADDERS_13_FULL_ADDER_INST|            4.497560|             8.135384|           0.097393|        12.730338
4    |*GEN_FULL_ADDERS_12_FULL_ADDER_INST|            4.497560|             8.135381|           0.097393|        12.730334
5    |*GEN_FULL_ADDERS_11_FULL_ADDER_INST|            4.497574|             8.127788|           0.097393|        12.722756
6    |*GEN_FULL_ADDERS_10_FULL_ADDER_INST|            4.497566|             8.130515|           0.097393|        12.725474
7    |*GEN_FULL_ADDERS_9_FULL_ADDER_INST |            4.497565|             8.127594|           0.097393|        12.722554
8    |*GEN_FULL_ADDERS_8_FULL_ADDER_INST |            4.497548|             8.127594|           0.097393|        12.722536
9    |*GEN_FULL_ADDERS_7_FULL_ADDER_INST |            4.497510|             8.122729|           0.097393|        12.717634
10   |*GEN_FULL_ADDERS_6_FULL_ADDER_INST |            4.497390|             8.119999|           0.097393|        12.714784
11   |*GEN_FULL_ADDERS_5_FULL_ADDER_INST |            4.497046|             8.124477|           0.097393|        12.718918
12   |*GEN_FULL_ADDERS_4_FULL_ADDER_INST |            4.496153|             8.124474|           0.097393|        12.718020
13   |*GEN_FULL_ADDERS_3_FULL_ADDER_INST |            4.493793|             8.116882|           0.097393|        12.708068
14   |*GEN_FULL_ADDERS_2_FULL_ADDER_INST |            4.487483|             8.119609|           0.097393|        12.704486
15   |*GEN_FULL_ADDERS_1_FULL_ADDER_INST |            4.470870|             8.116688|           0.097393|        12.684952
16   |*GEN_FULL_ADDERS_0_FULL_ADDER_INST |            4.498648|             8.116688|           0.097393|        12.712728
17   |*i_0_0_0                           |            0.849130|             3.215098|           0.034026|         4.098255
18   |*i_0_0_1                           |            0.853938|             1.094412|           0.017393|         1.965743
19   |*i_0_0_2                           |            0.602602|             1.085417|           0.017393|         1.705412
20   |*i_0_0_3                           |            1.039903|             1.316520|           0.014353|         2.370776
21   |*i_0_1_0                           |            0.956169|             7.769845|           0.027858|         8.753872
22   |*i_0_1_1                           |            0.566128|             2.654238|           0.014353|         3.234719
23   |*i_0_1_2                           |            0.894172|             7.660003|           0.027858|         8.582033
24   |*i_0_1_3                           |            0.558125|             2.616715|           0.014353|         3.189193
25   |*i_0_1_4                           |            0.890297|             7.609870|           0.027858|         8.528025
26   |*i_0_1_5                           |            0.554472|             2.599589|           0.014353|         3.168414
27   |*i_0_1_6                           |            0.888703|             7.589812|           0.027858|         8.506374
28   |*i_0_1_7                           |            0.553010|             2.592737|           0.014353|         3.160101
29   |*i_0_1_8                           |            0.888086|             7.582113|           0.027858|         8.498058
30   |*i_0_1_9                           |            0.552449|             2.590108|           0.014353|         3.156910
31   |*i_0_1_10                          |            0.887852|             7.579202|           0.027858|         8.494912
32   |*i_0_1_11                          |            0.552237|             2.589113|           0.014353|         3.155704
33   |*i_0_1_12                          |            0.887764|             7.578107|           0.027858|         8.493729
34   |*i_0_1_13                          |            0.552157|             2.588739|           0.014353|         3.155250
35   |*i_0_1_14                          |            0.887731|             7.577695|           0.027858|         8.493284
36   |*i_0_1_15                          |            0.552127|             2.588598|           0.014353|         3.155079
37   |*i_0_1_16                          |            0.887718|             7.577541|           0.027858|         8.493118
38   |*i_0_1_17                          |            0.552116|             2.588546|           0.014353|         3.155015
39   |*i_0_1_18                          |            0.887714|             7.577484|           0.027858|         8.493055
40   |*i_0_1_19                          |            0.552112|             2.588526|           0.014353|         3.154991
41   |*i_0_1_20                          |            0.887712|             7.577462|           0.027858|         8.493032
42   |*i_0_1_21                          |            0.552110|             2.588518|           0.014353|         3.154982
43   |*i_0_1_22                          |            0.887711|             7.577454|           0.027858|         8.493023
44   |*i_0_1_23                          |            0.552110|             2.588516|           0.014353|         3.154979
45   |*i_0_1_24                          |            0.887711|             7.577451|           0.027858|         8.493020
46   |*i_0_1_25                          |            0.552110|             2.588515|           0.014353|         3.154977
47   |*i_0_1_26                          |            0.887711|             7.577449|           0.027858|         8.493018
48   |*i_0_1_27                          |            0.552110|             2.588514|           0.014353|         3.154977
49   |*i_0_1_28                          |            0.887711|             7.577449|           0.027858|         8.493018
50   |*i_0_1_29                          |            0.589044|             1.170698|           0.014353|         1.774095
51   |                                   |                    |                     |                   |                 
52   |*TOTAL                             |           95.822990|           288.604553|           2.249569|       386.677094
-----+-----------------------------------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+------------------------+-----------+------------
                        |                        |Area (squm)|Leakage (uW)
------------------------+------------------------+-----------+------------
Design Name             |Carry_Look_Ahead_generic|           |            
  Total Instances       |                      81|         94|       2.250
    Macros              |                       0|          0|       0.000
    Pads                |                       0|          0|       0.000
    Phys                |                       0|          0|       0.000
    Blackboxes          |                       0|          0|       0.000
    Cells               |                      81|         94|       2.250
      Buffers           |                       0|          0|       0.000
      Inverters         |                      16|          9|       0.230
      Clock-Gates       |                       0|          0|       0.000
      Combinational     |                      65|         86|       2.020
      Latches           |                       0|          0|       0.000
      FlipFlops         |                       0|          0|       0.000
       Single-Bit FF    |                       0|          0|       0.000
       Multi-Bit FF     |                       0|          0|       0.000
       Clock-Gated      |                       0|           |            
       Bits             |                       0|          0|       0.000
         Load-Enabled   |                       0|           |            
         Clock-Gated    |                       0|           |            
  Tristate Pin Count    |                       0|           |            
Physical Info           |Placed                  |           |            
  Chip Size (mm x mm)   |0.073 x 0.073           |       5263|            
  Fixed Cell Area       |                        |          0|            
    Phys Only           |                       0|          0|            
  Placeable Area        |                        |        140|            
  Movable Cell Area     |                        |         94|            
  Utilization (%)       |                      67|           |            
  Chip Utilization (%)  |                      67|           |            
  Total Wire Length (mm)|                   1.849|           |            
  Longest Wire (mm)     |                   0.038|           |            
  Average Wire (mm)     |                   0.037|           |            
------------------------+------------------------+-----------+------------
