// Seed: 3507437132
`define pp_5 0
module module_0 (
    input reg id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  assign id_5 = 1;
  always @(posedge 1 or negedge id_3(1'b0 && id_2, "")) if (id_0) id_5 <= id_0;
  logic id_6;
  logic id_7;
  reg id_8 = id_5, id_9;
endmodule
