Classic Timing Analyzer report for pprocessor
Fri Dec 09 16:21:30 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                         ; To                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.754 ns                         ; SW[17]                                       ; controller:inst2|controller_state:inst|inst                                                               ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.477 ns                        ; controller:inst2|controller_state:inst|inst7 ; HEX3[2]                                                                                                   ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.698 ns                         ; SW[8]                                        ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8 ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 87.94 MHz ( period = 11.372 ns ) ; clk_div:inst8|clock_1Hz_int                  ; clk_div:inst8|clock_1Hz                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                              ;                                                                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 87.94 MHz ( period = 11.372 ns )                    ; clk_div:inst8|clock_1Hz_int                  ; clk_div:inst8|clock_1Hz        ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.711 ns                ;
; N/A                                     ; 96.83 MHz ( period = 10.327 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.113 ns               ;
; N/A                                     ; 98.50 MHz ( period = 10.152 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 98.53 MHz ( period = 10.149 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[12][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.932 ns                ;
; N/A                                     ; 98.56 MHz ( period = 10.146 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[3][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 98.57 MHz ( period = 10.145 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.940 ns                ;
; N/A                                     ; 98.90 MHz ( period = 10.111 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.897 ns                ;
; N/A                                     ; 99.04 MHz ( period = 10.097 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[1][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 99.05 MHz ( period = 10.096 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[2][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.891 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[5][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.880 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[9][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.880 ns                ;
; N/A                                     ; 99.08 MHz ( period = 10.093 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[5][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.868 ns                ;
; N/A                                     ; 99.13 MHz ( period = 10.088 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[4][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.863 ns                ;
; N/A                                     ; 99.14 MHz ( period = 10.087 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[9][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.862 ns                ;
; N/A                                     ; 99.15 MHz ( period = 10.086 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[6][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 99.15 MHz ( period = 10.086 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 99.16 MHz ( period = 10.085 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[8][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 99.26 MHz ( period = 10.075 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 99.30 MHz ( period = 10.071 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[0][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.857 ns                ;
; N/A                                     ; 99.50 MHz ( period = 10.050 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[12][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.833 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[13][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 99.52 MHz ( period = 10.048 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[11][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.843 ns                ;
; N/A                                     ; 99.56 MHz ( period = 10.044 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.839 ns                ;
; N/A                                     ; 99.58 MHz ( period = 10.042 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[6][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 99.70 MHz ( period = 10.030 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[1][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 99.71 MHz ( period = 10.029 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[2][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 99.98 MHz ( period = 10.002 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[8][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.788 ns                ;
; N/A                                     ; 100.09 MHz ( period = 9.991 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[3][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 100.09 MHz ( period = 9.991 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[10][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.786 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[4][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.740 ns                ;
; N/A                                     ; 100.48 MHz ( period = 9.952 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.738 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.719 ns                ;
; N/A                                     ; 100.67 MHz ( period = 9.933 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[12][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.716 ns                ;
; N/A                                     ; 100.70 MHz ( period = 9.930 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[3][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.724 ns                ;
; N/A                                     ; 100.94 MHz ( period = 9.907 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.697 ns                ;
; N/A                                     ; 100.95 MHz ( period = 9.906 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[7][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.696 ns                ;
; N/A                                     ; 101.04 MHz ( period = 9.897 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.671 ns                ;
; N/A                                     ; 101.15 MHz ( period = 9.886 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 101.20 MHz ( period = 9.881 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[1][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.676 ns                ;
; N/A                                     ; 101.21 MHz ( period = 9.880 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[2][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.675 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[5][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.664 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[9][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.664 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[5][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.652 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[12][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 101.29 MHz ( period = 9.873 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[13][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.656 ns                ;
; N/A                                     ; 101.30 MHz ( period = 9.872 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[4][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.647 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[9][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[6][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 101.33 MHz ( period = 9.869 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[8][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.644 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[0][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.641 ns                ;
; N/A                                     ; 101.69 MHz ( period = 9.834 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[12][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.70 MHz ( period = 9.833 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[13][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[11][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.627 ns                ;
; N/A                                     ; 101.72 MHz ( period = 9.831 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[0][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.75 MHz ( period = 9.828 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 101.75 MHz ( period = 9.828 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.614 ns                ;
; N/A                                     ; 101.77 MHz ( period = 9.826 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[6][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.621 ns                ;
; N/A                                     ; 101.90 MHz ( period = 9.814 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[1][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[2][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.608 ns                ;
; N/A                                     ; 101.94 MHz ( period = 9.810 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[11][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.605 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[14][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[3][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.592 ns                ;
; N/A                                     ; 101.96 MHz ( period = 9.808 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[7][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.603 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[14][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.582 ns                ;
; N/A                                     ; 102.10 MHz ( period = 9.794 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[0][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 102.11 MHz ( period = 9.793 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[1][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 102.16 MHz ( period = 9.789 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[0][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.575 ns                ;
; N/A                                     ; 102.19 MHz ( period = 9.786 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[8][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 102.20 MHz ( period = 9.785 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[14][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.571 ns                ;
; N/A                                     ; 102.28 MHz ( period = 9.777 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.560 ns                ;
; N/A                                     ; 102.30 MHz ( period = 9.775 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[3][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 102.30 MHz ( period = 9.775 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[10][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.570 ns                ;
; N/A                                     ; 102.31 MHz ( period = 9.774 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[12][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.557 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[3][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.566 ns                ;
; N/A                                     ; 102.35 MHz ( period = 9.770 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.565 ns                ;
; N/A                                     ; 102.39 MHz ( period = 9.767 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[4][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.524 ns                ;
; N/A                                     ; 102.59 MHz ( period = 9.748 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[7][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[6][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.542 ns                ;
; N/A                                     ; 102.64 MHz ( period = 9.743 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[11][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.538 ns                ;
; N/A                                     ; 102.79 MHz ( period = 9.729 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[4][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.504 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[5][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.503 ns                ;
; N/A                                     ; 102.86 MHz ( period = 9.722 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[1][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 102.87 MHz ( period = 9.721 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[10][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.516 ns                ;
; N/A                                     ; 102.87 MHz ( period = 9.721 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[2][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.516 ns                ;
; N/A                                     ; 102.88 MHz ( period = 9.720 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[5][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 102.88 MHz ( period = 9.720 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[9][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 102.90 MHz ( period = 9.718 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[5][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[4][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 102.97 MHz ( period = 9.712 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[9][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 102.97 MHz ( period = 9.712 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[3][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 102.98 MHz ( period = 9.711 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[6][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.506 ns                ;
; N/A                                     ; 102.98 MHz ( period = 9.711 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.506 ns                ;
; N/A                                     ; 102.99 MHz ( period = 9.710 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[8][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 103.14 MHz ( period = 9.696 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[0][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.482 ns                ;
; N/A                                     ; 103.19 MHz ( period = 9.691 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[7][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 103.23 MHz ( period = 9.687 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[5][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.472 ns                ;
; N/A                                     ; 103.26 MHz ( period = 9.684 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[9][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.469 ns                ;
; N/A                                     ; 103.30 MHz ( period = 9.681 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.455 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[13][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.460 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[12][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[13][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.38 MHz ( period = 9.673 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[11][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 103.38 MHz ( period = 9.673 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[1][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.464 ns                ;
; N/A                                     ; 103.44 MHz ( period = 9.667 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[6][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 103.46 MHz ( period = 9.666 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[15][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 103.49 MHz ( period = 9.663 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[0][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[8][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[12][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.443 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[10][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[13][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 103.57 MHz ( period = 9.655 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[1][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.58 MHz ( period = 9.654 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[2][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.449 ns                ;
; N/A                                     ; 103.59 MHz ( period = 9.653 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[12][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.433 ns                ;
; N/A                                     ; 103.64 MHz ( period = 9.649 ns )                    ; ir:inst1|cInst[5]                            ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 103.66 MHz ( period = 9.647 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[3][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.442 ns                ;
; N/A                                     ; 103.67 MHz ( period = 9.646 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.83 MHz ( period = 9.631 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[15][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 103.87 MHz ( period = 9.627 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[8][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.413 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[15][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[3][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 103.92 MHz ( period = 9.623 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[2][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.94 MHz ( period = 9.621 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[10][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.404 ns                ;
; N/A                                     ; 103.99 MHz ( period = 9.616 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[3][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 103.99 MHz ( period = 9.616 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[10][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 104.00 MHz ( period = 9.615 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[0][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.401 ns                ;
; N/A                                     ; 104.01 MHz ( period = 9.614 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[4][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.396 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[12][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 104.08 MHz ( period = 9.608 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[4][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 104.19 MHz ( period = 9.598 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[1][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[2][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 104.21 MHz ( period = 9.596 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[5][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 104.21 MHz ( period = 9.596 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[9][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 104.23 MHz ( period = 9.594 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[5][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 104.23 MHz ( period = 9.594 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[11][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 104.24 MHz ( period = 9.593 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[14][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.368 ns                ;
; N/A                                     ; 104.24 MHz ( period = 9.593 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[3][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 104.25 MHz ( period = 9.592 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[7][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 104.29 MHz ( period = 9.589 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[4][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.364 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[9][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.363 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[6][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[8][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 104.34 MHz ( period = 9.584 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[12][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.367 ns                ;
; N/A                                     ; 104.35 MHz ( period = 9.583 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[13][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.366 ns                ;
; N/A                                     ; 104.38 MHz ( period = 9.580 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[14][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.366 ns                ;
; N/A                                     ; 104.41 MHz ( period = 9.578 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[0][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.364 ns                ;
; N/A                                     ; 104.42 MHz ( period = 9.577 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[1][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.362 ns                ;
; N/A                                     ; 104.46 MHz ( period = 9.573 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[0][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.359 ns                ;
; N/A                                     ; 104.46 MHz ( period = 9.573 ns )                    ; ir:inst1|cInst[4]                            ; registers:inst4|regs16b[8][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.356 ns                ;
; N/A                                     ; 104.47 MHz ( period = 9.572 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[0][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 104.50 MHz ( period = 9.569 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[14][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.355 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[14][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[4][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.70 MHz ( period = 9.551 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[12][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.334 ns                ;
; N/A                                     ; 104.70 MHz ( period = 9.551 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[5][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[13][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 104.72 MHz ( period = 9.549 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[6][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.324 ns                ;
; N/A                                     ; 104.72 MHz ( period = 9.549 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[11][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.340 ns                ;
; N/A                                     ; 104.79 MHz ( period = 9.543 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[8][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 104.79 MHz ( period = 9.543 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[6][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 104.80 MHz ( period = 9.542 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[9][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 104.91 MHz ( period = 9.532 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 104.91 MHz ( period = 9.532 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[7][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[7][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[1][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[6][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 104.93 MHz ( period = 9.530 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[2][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 104.96 MHz ( period = 9.527 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[11][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 105.02 MHz ( period = 9.522 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 105.05 MHz ( period = 9.519 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[10][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.314 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; controller:inst2|controller_state:inst|inst7 ; registers:inst4|regs16b[11][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.313 ns                ;
; N/A                                     ; 105.12 MHz ( period = 9.513 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[4][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.288 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[5][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.287 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.294 ns                ;
; N/A                                     ; 105.21 MHz ( period = 9.505 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[10][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[8][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.289 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[12][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.284 ns                ;
; N/A                                     ; 105.29 MHz ( period = 9.498 ns )                    ; controller:inst2|controller_state:inst|inst1 ; registers:inst4|regs16b[13][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[3][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 105.35 MHz ( period = 9.492 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[3][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.275 ns                ;
; N/A                                     ; 105.35 MHz ( period = 9.492 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[10][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.287 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; controller:inst2|controller_state:inst|inst  ; registers:inst4|regs16b[4][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.241 ns                ;
; N/A                                     ; 105.55 MHz ( period = 9.474 ns )                    ; ir:inst1|cInst[5]                            ; registers:inst4|regs16b[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.254 ns                ;
; N/A                                     ; 105.59 MHz ( period = 9.471 ns )                    ; ir:inst1|cInst[5]                            ; registers:inst4|regs16b[12][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.251 ns                ;
; N/A                                     ; 105.59 MHz ( period = 9.471 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[5][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 105.62 MHz ( period = 9.468 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[9][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 105.62 MHz ( period = 9.468 ns )                    ; ir:inst1|cInst[5]                            ; registers:inst4|regs16b[3][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 105.63 MHz ( period = 9.467 ns )                    ; ir:inst1|cInst[5]                            ; registers:inst4|regs16b[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 105.72 MHz ( period = 9.459 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[13][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.244 ns                ;
; N/A                                     ; 105.74 MHz ( period = 9.457 ns )                    ; controller:inst2|controller_state:inst|inst2 ; registers:inst4|regs16b[1][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.242 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                         ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.754 ns   ; SW[17] ; controller:inst2|controller_state:inst|inst2                                                               ; CLOCK_50 ;
; N/A   ; None         ; 3.754 ns   ; SW[17] ; controller:inst2|controller_state:inst|inst                                                                ; CLOCK_50 ;
; N/A   ; None         ; 3.750 ns   ; SW[17] ; controller:inst2|controller_state:inst|inst1                                                               ; CLOCK_50 ;
; N/A   ; None         ; 3.680 ns   ; SW[17] ; controller:inst2|controller_state:inst|inst7                                                               ; CLOCK_50 ;
; N/A   ; None         ; 2.207 ns   ; KEY[3] ; pc:inst21|reg4b[2]                                                                                         ; CLOCK_50 ;
; N/A   ; None         ; 2.203 ns   ; KEY[3] ; pc:inst21|reg4b[3]                                                                                         ; CLOCK_50 ;
; N/A   ; None         ; 2.074 ns   ; SW[16] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50 ;
; N/A   ; None         ; 1.412 ns   ; KEY[3] ; pc:inst21|reg4b[0]                                                                                         ; CLOCK_50 ;
; N/A   ; None         ; 1.410 ns   ; KEY[3] ; pc:inst21|reg4b[1]                                                                                         ; CLOCK_50 ;
; N/A   ; None         ; 1.228 ns   ; KEY[3] ; button:inst28|s                                                                                            ; CLOCK_50 ;
; N/A   ; None         ; 1.198 ns   ; SW[15] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLOCK_50 ;
; N/A   ; None         ; 0.980 ns   ; SW[14] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLOCK_50 ;
; N/A   ; None         ; 0.763 ns   ; SW[13] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLOCK_50 ;
; N/A   ; None         ; -2.814 ns  ; SW[5]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50 ;
; N/A   ; None         ; -2.911 ns  ; SW[3]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50 ;
; N/A   ; None         ; -3.033 ns  ; SW[9]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK_50 ;
; N/A   ; None         ; -3.120 ns  ; SW[12] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLOCK_50 ;
; N/A   ; None         ; -3.124 ns  ; SW[10] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLOCK_50 ;
; N/A   ; None         ; -3.138 ns  ; SW[1]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50 ;
; N/A   ; None         ; -3.158 ns  ; SW[0]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50 ;
; N/A   ; None         ; -3.161 ns  ; SW[2]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50 ;
; N/A   ; None         ; -3.180 ns  ; SW[4]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50 ;
; N/A   ; None         ; -3.223 ns  ; SW[6]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50 ;
; N/A   ; None         ; -3.321 ns  ; SW[7]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50 ;
; N/A   ; None         ; -3.341 ns  ; SW[11] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK_50 ;
; N/A   ; None         ; -3.429 ns  ; SW[8]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK_50 ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                       ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 19.477 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.275 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.236 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.236 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.236 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.236 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.034 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.034 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.034 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 19.034 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.900 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.900 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.900 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.900 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.755 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.747 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.727 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.708 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.708 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.708 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.708 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.650 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.592 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.566 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.566 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.566 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.566 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.553 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.518 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.506 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.506 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.506 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.506 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.448 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.430 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.357 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.351 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.351 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.351 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.351 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.311 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.311 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.311 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.311 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.306 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.277 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.277 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.277 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.277 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.245 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.155 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.061 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.061 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.061 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.061 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.056 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.025 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.005 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.955 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.955 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.955 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.955 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.920 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.900 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.897 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.897 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.897 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.897 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.892 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.885 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.870 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.796 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.796 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.796 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.796 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.796 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.765 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.736 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.736 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.736 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.736 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.708 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.707 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.707 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.707 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.707 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.691 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.644 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.644 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.644 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.644 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.644 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.627 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.619 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.619 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.619 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.619 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.607 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.603 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.584 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.557 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.557 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.557 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.557 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.556 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.556 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.556 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.556 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.556 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.551 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.551 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.551 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.551 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.551 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.546 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.523 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.494 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.493 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.479 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.472 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.434 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.434 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.434 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.434 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.418 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.398 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.383 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.383 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.383 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.383 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.363 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.334 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.310 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.286 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.252 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.229 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.213 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.189 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.189 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.189 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.189 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.186 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.175 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.175 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.175 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.175 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.170 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.163 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.125 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.115 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.115 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.115 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.115 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.110 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.073 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.073 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.073 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.073 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.065 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.058 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.056 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.056 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.056 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.056 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.041 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.036 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.936 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.922 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.834 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.829 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.824 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.817 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.772 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.772 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.771 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.765 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.746 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.729 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.724 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.719 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.707 ns  ; ir:inst1|cInst[7]                                                                                          ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.667 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.666 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.650 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.641 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.596 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.588 ns  ; controller:inst2|controller_state:inst|inst7                                                               ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.564 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.536 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.530 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.524 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.491 ns  ; controller:inst2|controller_state:inst|inst2                                                               ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.459 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.452 ns  ; ir:inst1|cInst[7]                                                                                          ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.436 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.431 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.426 ns  ; controller:inst2|controller_state:inst|inst                                                                ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.425 ns  ; controller:inst2|controller_state:inst|inst1                                                               ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.409 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.409 ns  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; HEX3[5] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                            ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                         ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 3.698 ns  ; SW[8]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK_50 ;
; N/A           ; None        ; 3.610 ns  ; SW[11] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK_50 ;
; N/A           ; None        ; 3.590 ns  ; SW[7]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50 ;
; N/A           ; None        ; 3.492 ns  ; SW[6]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50 ;
; N/A           ; None        ; 3.449 ns  ; SW[4]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50 ;
; N/A           ; None        ; 3.430 ns  ; SW[2]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50 ;
; N/A           ; None        ; 3.427 ns  ; SW[0]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50 ;
; N/A           ; None        ; 3.407 ns  ; SW[1]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50 ;
; N/A           ; None        ; 3.393 ns  ; SW[10] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLOCK_50 ;
; N/A           ; None        ; 3.389 ns  ; SW[12] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLOCK_50 ;
; N/A           ; None        ; 3.302 ns  ; SW[9]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK_50 ;
; N/A           ; None        ; 3.180 ns  ; SW[3]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50 ;
; N/A           ; None        ; 3.083 ns  ; SW[5]  ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50 ;
; N/A           ; None        ; -0.494 ns ; SW[13] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLOCK_50 ;
; N/A           ; None        ; -0.711 ns ; SW[14] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLOCK_50 ;
; N/A           ; None        ; -0.929 ns ; SW[15] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLOCK_50 ;
; N/A           ; None        ; -0.998 ns ; KEY[3] ; button:inst28|s                                                                                            ; CLOCK_50 ;
; N/A           ; None        ; -1.180 ns ; KEY[3] ; pc:inst21|reg4b[1]                                                                                         ; CLOCK_50 ;
; N/A           ; None        ; -1.182 ns ; KEY[3] ; pc:inst21|reg4b[0]                                                                                         ; CLOCK_50 ;
; N/A           ; None        ; -1.805 ns ; SW[16] ; instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50 ;
; N/A           ; None        ; -1.973 ns ; KEY[3] ; pc:inst21|reg4b[3]                                                                                         ; CLOCK_50 ;
; N/A           ; None        ; -1.977 ns ; KEY[3] ; pc:inst21|reg4b[2]                                                                                         ; CLOCK_50 ;
; N/A           ; None        ; -3.450 ns ; SW[17] ; controller:inst2|controller_state:inst|inst7                                                               ; CLOCK_50 ;
; N/A           ; None        ; -3.520 ns ; SW[17] ; controller:inst2|controller_state:inst|inst1                                                               ; CLOCK_50 ;
; N/A           ; None        ; -3.524 ns ; SW[17] ; controller:inst2|controller_state:inst|inst2                                                               ; CLOCK_50 ;
; N/A           ; None        ; -3.524 ns ; SW[17] ; controller:inst2|controller_state:inst|inst                                                                ; CLOCK_50 ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 09 16:21:30 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pprocessor -c pprocessor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst8|clock_1Mhz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_100Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_10Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_1Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_100hz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_10Hz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_1Hz" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 87.94 MHz between source register "clk_div:inst8|clock_1Hz_int" and destination register "clk_div:inst8|clock_1Hz" (period= 11.372 ns)
    Info: + Longest register to register delay is 0.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N25; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Hz_int'
        Info: 2: + IC(0.478 ns) + CELL(0.149 ns) = 0.627 ns; Loc. = LCCOMB_X40_Y19_N24; Fanout = 1; COMB Node = 'clk_div:inst8|clock_1Hz~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.711 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: Total cell delay = 0.233 ns ( 32.77 % )
        Info: Total interconnect delay = 0.478 ns ( 67.23 % )
    Info: - Smallest clock skew is -10.447 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 3.043 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.507 ns) + CELL(0.537 ns) = 3.043 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
            Info: Total cell delay = 1.536 ns ( 50.48 % )
            Info: Total interconnect delay = 1.507 ns ( 49.52 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 13.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N21; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Mhz_int'
            Info: 3: + IC(0.929 ns) + CELL(0.787 ns) = 5.009 ns; Loc. = LCFF_X35_Y19_N1; Fanout = 3; REG Node = 'clk_div:inst8|clock_100Khz_int'
            Info: 4: + IC(0.794 ns) + CELL(0.787 ns) = 6.590 ns; Loc. = LCFF_X34_Y15_N27; Fanout = 3; REG Node = 'clk_div:inst8|clock_10Khz_int'
            Info: 5: + IC(1.545 ns) + CELL(0.787 ns) = 8.922 ns; Loc. = LCFF_X62_Y19_N31; Fanout = 3; REG Node = 'clk_div:inst8|clock_1Khz_int'
            Info: 6: + IC(0.429 ns) + CELL(0.787 ns) = 10.138 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'clk_div:inst8|clock_100hz_int'
            Info: 7: + IC(0.429 ns) + CELL(0.787 ns) = 11.354 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'clk_div:inst8|clock_10Hz_int'
            Info: 8: + IC(0.583 ns) + CELL(0.000 ns) = 11.937 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'clk_div:inst8|clock_10Hz_int~clkctrl'
            Info: 9: + IC(1.016 ns) + CELL(0.537 ns) = 13.490 ns; Loc. = LCFF_X41_Y19_N25; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Hz_int'
            Info: Total cell delay = 6.258 ns ( 46.39 % )
            Info: Total interconnect delay = 7.232 ns ( 53.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "controller:inst2|controller_state:inst|inst2" (data pin = "SW[17]", clock pin = "CLOCK_50") is 3.754 ns
    Info: + Longest pin to register delay is 9.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'SW[17]'
        Info: 2: + IC(6.716 ns) + CELL(0.420 ns) = 7.988 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 3; COMB Node = 'controller:inst2|controller_state:inst|inst4~0'
        Info: 3: + IC(1.602 ns) + CELL(0.271 ns) = 9.861 ns; Loc. = LCCOMB_X31_Y27_N0; Fanout = 1; COMB Node = 'controller:inst2|controller_state:inst|inst6~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 9.945 ns; Loc. = LCFF_X31_Y27_N1; Fanout = 53; REG Node = 'controller:inst2|controller_state:inst|inst2'
        Info: Total cell delay = 1.627 ns ( 16.36 % )
        Info: Total interconnect delay = 8.318 ns ( 83.64 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.155 ns; Loc. = LCFF_X31_Y27_N1; Fanout = 53; REG Node = 'controller:inst2|controller_state:inst|inst2'
        Info: Total cell delay = 2.323 ns ( 37.74 % )
        Info: Total interconnect delay = 3.832 ns ( 62.26 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX3[2]" through register "controller:inst2|controller_state:inst|inst7" is 19.477 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.155 ns; Loc. = LCFF_X31_Y27_N5; Fanout = 41; REG Node = 'controller:inst2|controller_state:inst|inst7'
        Info: Total cell delay = 2.323 ns ( 37.74 % )
        Info: Total interconnect delay = 3.832 ns ( 62.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 13.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y27_N5; Fanout = 41; REG Node = 'controller:inst2|controller_state:inst|inst7'
        Info: 2: + IC(2.735 ns) + CELL(0.275 ns) = 3.010 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 22; COMB Node = 'controller:inst2|controller_comb:inst1|inst_wr~0'
        Info: 3: + IC(1.016 ns) + CELL(0.413 ns) = 4.439 ns; Loc. = LCCOMB_X32_Y24_N12; Fanout = 7; COMB Node = 'instrdmx:inst25|code[2]~2'
        Info: 4: + IC(0.315 ns) + CELL(0.438 ns) = 5.192 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 1; COMB Node = 'dec_7seg:inst18|Mux2~0'
        Info: 5: + IC(5.228 ns) + CELL(2.652 ns) = 13.072 ns; Loc. = PIN_AA26; Fanout = 0; PIN Node = 'HEX3[2]'
        Info: Total cell delay = 3.778 ns ( 28.90 % )
        Info: Total interconnect delay = 9.294 ns ( 71.10 % )
Info: th for memory "instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8" (data pin = "SW[8]", clock pin = "CLOCK_50") is 3.698 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination memory is 6.212 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.507 ns) + CELL(0.787 ns) = 3.293 ns; Loc. = LCFF_X40_Y19_N25; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.317 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G7; Fanout = 232; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(0.942 ns) + CELL(0.660 ns) = 6.212 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8'
        Info: Total cell delay = 2.446 ns ( 39.38 % )
        Info: Total interconnect delay = 3.766 ns ( 60.62 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; PIN Node = 'SW[8]'
        Info: 2: + IC(1.643 ns) + CELL(0.106 ns) = 2.748 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'instructions:inst5|altsyncram:regs16b_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8'
        Info: Total cell delay = 1.105 ns ( 40.21 % )
        Info: Total interconnect delay = 1.643 ns ( 59.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Fri Dec 09 16:21:30 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


