Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /media/data/git/jcfpga/LX150/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Closed project file.
