INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/1stcore_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_core_all
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/1stcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_f_core_all_0_0/sim/design_1_f_core_all_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_f_core_all_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_f_core_0_0/sim/design_1_f_core_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_f_core_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu_jikken/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
