
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yz2797' on host 'en-ec-ecelinux-07.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Sun Nov 26 23:16:56 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yz2797/ECE-6775-Final/old_versions/old_systolic_array'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/yz2797/ECE-6775-Final/old_versions/old_systolic_array/mm.prj'.
INFO: [HLS 200-10] Adding design file 'mm_mult.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'mm_mult_test.cc' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yz2797/ECE-6775-Final/old_versions/old_systolic_array/mm.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mm_mult_test.cc in release mode
   Compiling ../../../../mm_mult.cc in release mode
   Generating csim.exe
19685, 19685, 0, 0
31529, 31529, 0, 1
-23544, -23544, 0, 2
-2024, -2024, 0, 3
14862, 14862, 0, 4
-12929, -12929, 0, 5
13087, 13087, 0, 6
-18755, -18755, 0, 7
28393, 28393, 0, 8
7344, 7344, 0, 9
-1596, -1596, 1, 0
-25259, -25259, 1, 1
31546, 31546, 1, 2
-12487, -12487, 1, 3
17374, 17374, 1, 4
-12370, -12370, 1, 5
-13545, -13545, 1, 6
6700, 6700, 1, 7
-29012, -29012, 1, 8
24499, 24499, 1, 9
7961, 7961, 2, 0
9362, 9362, 2, 1
-25840, -25840, 2, 2
21294, 21294, 2, 3
-6041, -6041, 2, 4
-28156, -28156, 2, 5
8842, 8842, 2, 6
-12720, -12720, 2, 7
-9472, -9472, 2, 8
-24485, -24485, 2, 9
-27962, -27962, 3, 0
28071, 28071, 3, 1
15592, 15592, 3, 2
26158, 26158, 3, 3
-7220, -7220, 3, 4
-29054, -29054, 3, 5
-17510, -17510, 3, 6
12276, 12276, 3, 7
-32600, -32600, 3, 8
17324, 17324, 3, 9
-29708, -29708, 4, 0
2706, 2706, 4, 1
-27265, -27265, 4, 2
70, 70, 4, 3
-22542, -22542, 4, 4
22864, 22864, 4, 5
-14635, -14635, 4, 6
-25383, -25383, 4, 7
28353, 28353, 4, 8
-1023, -1023, 4, 9
-5629, -5629, 5, 0
-31649, -31649, 5, 1
-22107, -22107, 5, 2
4574, 4574, 5, 3
20346, 20346, 5, 4
-16745, -16745, 5, 5
19344, 19344, 5, 6
-16397, -16397, 5, 7
20856, 20856, 5, 8
-1642, -1642, 5, 9
-8919, -8919, 6, 0
2834, 2834, 6, 1
-5078, -5078, 6, 2
12346, 12346, 6, 3
19024, 19024, 6, 4
21418, 21418, 6, 5
-11992, -11992, 6, 6
-24971, -24971, 6, 7
19137, 19137, 6, 8
-10906, -10906, 6, 9
-19371, -19371, 7, 0
7634, 7634, 7, 1
2262, 2262, 7, 2
20959, 20959, 7, 3
-11365, -11365, 7, 4
31646, 31646, 7, 5
25318, 25318, 7, 6
24643, 24643, 7, 7
29068, 29068, 7, 8
12211, 12211, 7, 9
-21052, -21052, 8, 0
7300, 7300, 8, 1
-12585, -12585, 8, 2
-8443, -8443, 8, 3
-8163, -8163, 8, 4
2732, 2732, 8, 5
24283, 24283, 8, 6
31847, 31847, 8, 7
16156, 16156, 8, 8
11600, 11600, 8, 9
-15927, -15927, 9, 0
-5374, -5374, 9, 1
-28094, -28094, 9, 2
6269, 6269, 9, 3
22029, 22029, 9, 4
28929, 28929, 9, 5
13490, 13490, 9, 6
-7373, -7373, 9, 7
-4026, -4026, 9, 8
-26671, -26671, 9, 9
Test successful
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mm_mult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 813 ; free virtual = 23275
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 813 ; free virtual = 23275
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 813 ; free virtual = 23275
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 812 ; free virtual = 23275
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (mm_mult.cc:20) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (mm_mult.cc:27) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1' (mm_mult.cc:36) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (mm_mult.cc:56) in function 'matrix_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (mm_mult.cc:22) in function 'matrix_mult' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (mm_mult.cc:29) in function 'matrix_mult' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'systolic2' (mm_mult.cc:40) in function 'matrix_mult' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'systolic3' (mm_mult.cc:42) in function 'matrix_mult' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (mm_mult.cc:58) in function 'matrix_mult' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'a_buff' (mm_mult.cc:11) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'b_buff' (mm_mult.cc:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_buff' (mm_mult.cc:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_buff' (mm_mult.cc:13) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mm_mult.cc:13:31) to (mm_mult.cc:13:31) in function 'matrix_mult'... converting 122 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mm_mult.cc:36:35) to (mm_mult.cc:36:29) in function 'matrix_mult'... converting 109 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 777 ; free virtual = 23240
INFO: [HLS 200-472] Inferring partial write operation for 'a_buff[0]' (mm_mult.cc:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buff[0]' (mm_mult.cc:30:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 751 ; free virtual = 23214
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', mm_mult.cc:23) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', mm_mult.cc:30) on array 'b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('c_addr_2_write_ln59', mm_mult.cc:59) of variable 'tmp_25', mm_mult.cc:59 on array 'c' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.81 seconds; current allocated memory: 144.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 155.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_0' to 'matrix_mult_a_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_1' to 'matrix_mult_a_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_2' to 'matrix_mult_a_bufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_3' to 'matrix_mult_a_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_4' to 'matrix_mult_a_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_5' to 'matrix_mult_a_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_6' to 'matrix_mult_a_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_7' to 'matrix_mult_a_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_8' to 'matrix_mult_a_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_9' to 'matrix_mult_a_bufkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_0' to 'matrix_mult_b_buflbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_1' to 'matrix_mult_b_bufmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_2' to 'matrix_mult_b_bufncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_3' to 'matrix_mult_b_bufocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_4' to 'matrix_mult_b_bufpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_5' to 'matrix_mult_b_bufqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_6' to 'matrix_mult_b_bufrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_7' to 'matrix_mult_b_bufsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_8' to 'matrix_mult_b_buftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_b_buff_9' to 'matrix_mult_b_bufudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_mux_104_16_1_1' to 'matrix_mult_mux_1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_mac_muladd_16s_16s_16ns_16_1_1' to 'matrix_mult_mac_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_mul_mul_16s_16s_16_1_1' to 'matrix_mult_mul_mxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_mult_mac_mwdI': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_mult_mul_mxdS': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_mult_mux_1vdy': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult'.
INFO: [HLS 200-111]  Elapsed time: 5.94 seconds; current allocated memory: 174.280 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.00 MHz
INFO: [RTMG 210-278] Implementing memory 'matrix_mult_a_bufbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mult_b_buflbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1462.250 ; gain = 819.758 ; free physical = 537 ; free virtual = 23060
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mult.
INFO: [HLS 200-112] Total elapsed time: 52.33 seconds; peak allocated memory: 174.280 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov 26 23:17:49 2023...
