// Seed: 1866914959
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_2();
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output wand id_2,
    output wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8,
    input uwire id_9,
    input wand id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12
  );
endmodule
module module_2;
  assign id_1[1] = 1;
endmodule
