{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523464139293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523464139296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 13:28:59 2018 " "Processing started: Wed Apr 11 13:28:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523464139296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464139296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464139296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523464139520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523464139520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches_ffs_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file latches_ffs_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latches_ffs_pack " "Found design unit 1: latches_ffs_pack" {  } { { "latches_ffs_pack.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches_ffs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latches_ffs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latches_ffs-structural " "Found design unit 1: latches_ffs-structural" {  } { { "latches_ffs.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147980 ""} { "Info" "ISGN_ENTITY_NAME" "1 latches_ffs " "Found entity 1: latches_ffs" {  } { { "latches_ffs.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_sr_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_sr_nand-structural " "Found design unit 1: latch_sr_nand-structural" {  } { { "latch_sr_nand.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_sr_nand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147981 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_sr_nand " "Found entity 1: latch_sr_nand" {  } { { "latch_sr_nand.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_sr_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_gated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_sr_gated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_sr_gated-structural " "Found design unit 1: latch_sr_gated-structural" {  } { { "latch_sr_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_sr_gated.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147982 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_sr_gated " "Found entity 1: latch_sr_gated" {  } { { "latch_sr_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_sr_gated.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_gated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_d_gated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_d_gated-structural " "Found design unit 1: latch_d_gated-structural" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147983 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_d_gated " "Found entity 1: latch_d_gated" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_t-structural " "Found design unit 1: ff_t-structural" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_t.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_jk-structural " "Found design unit 1: ff_jk-structural" {  } { { "ff_jk.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_jk.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147985 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-structural " "Found design unit 1: ff_d-structural" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147986 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/ff_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523464147986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464147986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latches_ffs " "Elaborating entity \"latches_ffs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523464148034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sr_nand latch_sr_nand:lff1 " "Elaborating entity \"latch_sr_nand\" for hierarchy \"latch_sr_nand:lff1\"" {  } { { "latches_ffs.vhd" "lff1" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sr_gated latch_sr_gated:lff2 " "Elaborating entity \"latch_sr_gated\" for hierarchy \"latch_sr_gated:lff2\"" {  } { { "latches_ffs.vhd" "lff2" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_d_gated latch_d_gated:lff3 " "Elaborating entity \"latch_d_gated\" for hierarchy \"latch_d_gated:lff3\"" {  } { { "latches_ffs.vhd" "lff3" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148064 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latch_d_gated.vhd(15) " "VHDL Process Statement warning at latch_d_gated.vhd(15): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523464148065 "|latches_ffs|latch_d_gated:lff3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q_n latch_d_gated.vhd(15) " "VHDL Process Statement warning at latch_d_gated.vhd(15): inferring latch(es) for signal or variable \"Q_n\", which holds its previous value in one or more paths through the process" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523464148065 "|latches_ffs|latch_d_gated:lff3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_n latch_d_gated.vhd(15) " "Inferred latch for \"Q_n\" at latch_d_gated.vhd(15)" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464148065 "|latches_ffs|latch_d_gated:lff3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_d_gated.vhd(15) " "Inferred latch for \"Q\" at latch_d_gated.vhd(15)" {  } { { "latch_d_gated.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latch_d_gated.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464148065 "|latches_ffs|latch_d_gated:lff3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d ff_d:lff4 " "Elaborating entity \"ff_d\" for hierarchy \"ff_d:lff4\"" {  } { { "latches_ffs.vhd" "lff4" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_jk ff_jk:lff5 " "Elaborating entity \"ff_jk\" for hierarchy \"ff_jk:lff5\"" {  } { { "latches_ffs.vhd" "lff5" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_t ff_t:lff6 " "Elaborating entity \"ff_t\" for hierarchy \"ff_t:lff6\"" {  } { { "latches_ffs.vhd" "lff6" { Text "/home/ec2016/ra165232/MC613/lab6/parte1novo/latches_ffs.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523464148630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523464148887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523464148887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523464148939 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523464148939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523464148939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523464148939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1178 " "Peak virtual memory: 1178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523464148961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 13:29:08 2018 " "Processing ended: Wed Apr 11 13:29:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523464148961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523464148961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523464148961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523464148961 ""}
