{"vcs1":{"timestamp_begin":1730467949.571157820, "rt":1.76, "ut":0.92, "st":0.38}}
{"vcselab":{"timestamp_begin":1730467951.425181146, "rt":1.32, "ut":0.27, "st":0.23}}
{"link":{"timestamp_begin":1730467952.815966892, "rt":0.43, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730467948.902005786}
{"VCS_COMP_START_TIME": 1730467948.902005786}
{"VCS_COMP_END_TIME": 1730467954.672185356}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334036}}
{"stitch_vcselab": {"peak_mem": 231584}}
