<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fft.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;complex, 0&gt;::write(complex const&amp;)&apos; into &apos;hls::stream&lt;complex, 0&gt;::operator&lt;&lt;(complex const&amp;)&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;hls::stream&lt;bool, 0&gt;::operator&lt;&lt;(bool const&amp;)&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:129:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:9:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:10:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::operator&lt;&lt;(bool const&amp;)&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:18:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::operator&lt;&lt;(bool const&amp;)&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:14:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;complex, 0&gt;::operator&lt;&lt;(complex const&amp;)&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:12:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read(bool&amp;)&apos; into &apos;hls::stream&lt;bool, 0&gt;::operator&gt;&gt;(bool&amp;)&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:125:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;complex, 0&gt;::read(complex&amp;)&apos; into &apos;hls::stream&lt;complex, 0&gt;::operator&gt;&gt;(complex&amp;)&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:125:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::operator&gt;&gt;(bool&amp;)&apos; into &apos;unpackComplex(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:32:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;::write(qdma_axis&lt;64, 0, 0, 0&gt; const&amp;)&apos; into &apos;unpackComplex(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:44:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;complex, 0&gt;::operator&gt;&gt;(complex&amp;)&apos; into &apos;unpackComplex(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:34:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;::write(qdma_axis&lt;64, 0, 0, 0&gt; const&amp;)&apos; into &apos;unpackComplex(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:43:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;complex, 0&gt;::stream(char const*)&apos; into &apos;fft(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, ap_int&lt;32&gt;)&apos; (fft.cpp:62:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::stream()&apos; into &apos;fft(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, ap_int&lt;32&gt;)&apos; (fft.cpp:63:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;complex::complex(ap_int&lt;64&gt;, ap_int&lt;64&gt;)&apos; into &apos;packComplex(hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:6:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;complex::complex()&apos; into &apos;unpackComplex(hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;64, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;complex, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (fft.cpp:26:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15776 ; free virtual = 24367" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15776 ; free virtual = 24367" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15710 ; free virtual = 24313" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15621 ; free virtual = 24230" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) in function &apos;packComplex&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_1&apos; (fft.cpp:48) in function &apos;unpackComplex&apos; automatically." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-805]" key="HLS 200-805" tag="" content="An internal stream &apos;complex_stream&apos; (fft.cpp:62) with default size can result in deadlock. Please consider resizing the stream using the directive &apos;set_directive_stream&apos; or the &apos;HLS stream&apos; pragma." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;fft&apos;, detected/extracted 2 process function(s): 
	 &apos;packComplex&apos;
	 &apos;unpackComplex&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15505 ; free virtual = 24124" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15442 ; free virtual = 24086" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fft&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;packComplex&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 7." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 20.14 seconds; current allocated memory: 411.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.03 seconds; current allocated memory: 411.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;unpackComplex&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (23.0172ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;unpackComplex&apos; consists of the following:	fifo read on port &apos;dst&apos; (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [17]  (3.63 ns)
	&apos;sub&apos; operation (&apos;sh_amt&apos;) [29]  (1.55 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln329&apos;) [34]  (1.99 ns)
	blocking operation 15.8 ns on control path)" resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.08 seconds; current allocated memory: 412.010 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.05 seconds; current allocated memory: 412.474 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.09 seconds; current allocated memory: 412.561 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.06 seconds; current allocated memory: 412.741 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;packComplex&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitodp_64ns_64_6_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;packComplex&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.07 seconds; current allocated memory: 413.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;unpackComplex&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;unpackComplex&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.11 seconds; current allocated memory: 414.707 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_out_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_out_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/real_out_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_out_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_out_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/imag_out_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/size&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;fft&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;size&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="" content="Deadlocks can occur since process packComplex is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-633]" key="HLS 200-633" tag="" content="Setting ap_ctrl_none interface for fft" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.28 seconds; current allocated memory: 416.569 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;complex_stream_U(fft_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;eos_U(fft_fifo_w1_d64_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_unpackComplex_U0_U(fft_start_for_unpackComplex_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1638.945 ; gain = 1227.801 ; free physical = 15433 ; free virtual = 24074" resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for fft." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for fft." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 43.45 MHz" resolution=""/>
</Messages>
