/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.40
Hash     : 74f1a25
Date     : Feb 17 2024
Type     : Engineering
Log Time   : Mon Feb 19 08:04:15 2024 GMT
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:184:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                                                                                        : ... Suggest add newline.
  184 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1019:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                         : ... Suggest add newline.
 1019 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive_post_route.v:934:10: Cell pin connected by name with empty reference: 'dly_b'
  934 |         .dly_b(),
      |          ^~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RESET2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_CLK2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_CLK2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_EN2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_EN2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'WR_DATA2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'RD_DATA2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'ALMOST_EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'ALMOST_FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'PROG_EMPTY2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'PROG_FULL2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'OVERFLOW2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:766:19: Cell has missing pin: 'UNDERFLOW2'
  766 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WEN_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WEN_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'REN_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'REN_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'CLK_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'CLK_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'BE_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'BE_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'ADDR_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'ADDR_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WDATA_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WPARITY_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WDATA_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'WPARITY_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RDATA_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RPARITY_A1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RDATA_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:840:17: Cell has missing pin: 'RPARITY_B1'
  840 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WEN_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WEN_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'REN_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'REN_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'CLK_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'CLK_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'BE_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'BE_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'ADDR_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'ADDR_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WDATA_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WPARITY_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WDATA_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'WPARITY_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RDATA_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RPARITY_A2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RDATA_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:976:17: Cell has missing pin: 'RPARITY_B2'
  976 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RESET1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_CLK1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_CLK1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_EN1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_EN1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'WR_DATA1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'RD_DATA1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'ALMOST_FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'PROG_EMPTY1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'PROG_FULL1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'OVERFLOW1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1088:19: Cell has missing pin: 'UNDERFLOW1'
 1088 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ACC_FIR'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'DLY_B'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'CLK'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'RESET'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'LOAD_ACC'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SATURATE'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SHIFT_RIGHT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ROUND'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SUBTRACT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B1'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B2'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'CLK'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'RESET'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ACC_FIR'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'LOAD_ACC'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SATURATE'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SHIFT_RIGHT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ROUND'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SUBTRACT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ACC_FIR'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'DLY_B'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'LOAD_ACC'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SATURATE'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SHIFT_RIGHT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ROUND'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SUBTRACT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B1'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B2'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ACC_FIR'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'LOAD_ACC'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SATURATE'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SHIFT_RIGHT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ROUND'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SUBTRACT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ACC_FIR'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'DLY_B'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'LOAD_ACC'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SATURATE'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SHIFT_RIGHT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ROUND'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SUBTRACT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B1'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B2'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ACC_FIR'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'LOAD_ACC'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SATURATE'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SHIFT_RIGHT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ROUND'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SUBTRACT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ACC_FIR'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'DLY_B'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'LOAD_ACC'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SATURATE'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SHIFT_RIGHT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ROUND'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SUBTRACT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B1'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B2'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ACC_FIR'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'LOAD_ACC'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SATURATE'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SHIFT_RIGHT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ROUND'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SUBTRACT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'ACC_FIR'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'DLY_B'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B1'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B2'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'ACC_FIR'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'ACC_FIR'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'DLY_B'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B1'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B2'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'ACC_FIR'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'ACC_FIR'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'DLY_B'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B1'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B2'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'ACC_FIR'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'ACC_FIR'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'DLY_B'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B1'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B2'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'ACC_FIR'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:26:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   26 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:43:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   43 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:94:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   94 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:113:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  113 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:166:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  166 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:185:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  185 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:239:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  239 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:258:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  258 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:319:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  319 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:345:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  345 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:509:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  509 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:535:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  535 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:604:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  604 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:630:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  630 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:697:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  697 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:721:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  721 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:785:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  785 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:809:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  809 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:873:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  873 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:897:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  897 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:961:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  961 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:985:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  985 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:176:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  176 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:178:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  178 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:180:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  180 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:185:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  185 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:187:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  187 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:189:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  189 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:216:22: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  216 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:366:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  366 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:55: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:396:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  396 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:398:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  398 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:403:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  403 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:405:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  405 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:410:43: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  410 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:412:52: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  412 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:416:43: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  416 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:418:52: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  418 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:467:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  467 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:730:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  730 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:747:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  747 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:749:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  749 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:754:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  754 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:756:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  756 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:919:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  919 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1070:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1070 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1072:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1072 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1076:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1076 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1078 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:414:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  414 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:440:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  440 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:405:15: Ascending bit range vector: left < right of bit range: [0:84]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN___024auto__024hierarchy__02ecc__03a1408__03aexecute__0241__05b16__05d
  405 |     parameter [0:84] MODE_BITS = 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
      |               ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:407:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN___024auto__024hierarchy__02ecc__03a1408__03aexecute__0241__05b16__05d
  407 |     localparam [0:19] COEFF_0 = MODE_BITS[0:19];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:408:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN___024auto__024hierarchy__02ecc__03a1408__03aexecute__0241__05b16__05d
  408 |     localparam [0:19] COEFF_1 = MODE_BITS[20:39];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:409:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN___024auto__024hierarchy__02ecc__03a1408__03aexecute__0241__05b16__05d
  409 |     localparam [0:19] COEFF_2 = MODE_BITS[40:59];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:410:16: Ascending bit range vector: left < right of bit range: [0:19]
                                                                                                                                                                                                                                      : ... In instance co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN___024auto__024hierarchy__02ecc__03a1408__03aexecute__0241__05b16__05d
  410 |     localparam [0:19] COEFF_3 = MODE_BITS[60:79];
      |                ^
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:393:24: Signal flopped as both synchronous and async: 'co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.__Vcellinp__RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16]__acc_fir'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h25ca3faf__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h22238f4c__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__main.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Trace__0.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h25ca3faf__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive___024root__DepSet_h22238f4c__0__Slow.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Syms.cpp Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__Trace__0__Slow.cpp > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.cpp
echo "" > Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.a Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive
rm Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'
make: `Vco_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/run_1/synth_1_1/impl_1_1_1/simulate_pnr/obj_dir'


***Reset Test is applied***


                  10  Test stimulus is: a=0, b=0, acc_fir=0
Data Matched: Netlist: 0,  Expected output: 0, Time: 30000


***Reset Test is ended***




***Directed Functionality Test for multiplier and acc_fir is applied***


                  50  Test stimulus is: a=255, b=1, acc_fir=1
Data Mismatch, Netlist: 510, Expected output: 526, Time: 50000


***Directed Functionality Test for multiplier and acc_fir is ended***




***Directed Functionality Test for multiplier and acc_fir is applied***


                  60  Test stimulus is: a=255, b=1, acc_fir=1
Data Mismatch, Netlist: 510, Expected output: 526, Time: 60000


***Directed Functionality Test for multiplier and acc_fir is ended***




*** Random Functionality Tests with random inputs are applied for multiplier and acc_fir***


                  70  Test stimulus is: a=422852, b=155036, acc_fir=2
Data Mismatch, Netlist: 1691408, Expected output: 4171984, Time: 70000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                  80  Test stimulus is: a=188644, b=230264, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 3684224, Time: 80000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                  90  Test stimulus is: a=302774, b=65508, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 1048128, Time: 90000
                 100  Test stimulus is: a=291155, b=136993, acc_fir=33
Data Mismatch, Netlist: 163208757248, Expected output: 163210949136, Time: 100000
                 110  Test stimulus is: a=831429, b=258946, acc_fir=34
Data Mismatch, Netlist: 85899345920, Expected output: 85903489056, Time: 110000
                 120  Test stimulus is: a=529973, b=248082, acc_fir=22
Data Mismatch, Netlist: 23844618240, Expected output: 23848587552, Time: 120000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                 130  Test stimulus is: a=146429, b=213492, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 3415872, Time: 130000
                 140  Test stimulus is: a=871768, b=197810, acc_fir=28
Data Mismatch, Netlist: 92341796864, Expected output: 92344961824, Time: 140000
                 150  Test stimulus is: a=754974, b=214430, acc_fir=30
Data Mismatch, Netlist: 32212254720, Expected output: 32215685600, Time: 150000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                 160  Test stimulus is: a=204014, b=224016, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 3584256, Time: 160000
                 170  Test stimulus is: a=60771, b=238272, acc_fir=29
Data Mismatch, Netlist: 190589173760, Expected output: 190592986112, Time: 170000
                 180  Test stimulus is: a=724770, b=233222, acc_fir=1
Data Mismatch, Netlist: 1449540, Expected output: 5181092, Time: 180000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                 190  Test stimulus is: a=864867, b=49784, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 796544, Time: 190000
                 200  Test stimulus is: a=318158, b=261879, acc_fir=17
Data Mismatch, Netlist: 41701605376, Expected output: 41705795440, Time: 200000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                 210  Test stimulus is: a=635806, b=252023, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 4032368, Time: 210000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                 220  Test stimulus is: a=527528, b=58191, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 931056, Time: 220000
                 230  Test stimulus is: a=166292, b=208610, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 3337760, Time: 230000
                 240  Test stimulus is: a=793375, b=45833, acc_fir=35
Data Mismatch, Netlist: 240518168576, Expected output: 240518901904, Time: 240000
                 250  Test stimulus is: a=63007, b=110468, acc_fir=5
Data Mismatch, Netlist: 2016224, Expected output: 3783712, Time: 250000
                 260  Test stimulus is: a=108083, b=191051, acc_fir=28
Data Mismatch, Netlist: 151129161728, Expected output: 151132218544, Time: 260000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                 270  Test stimulus is: a=567539, b=208073, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 3329168, Time: 270000
                 280  Test stimulus is: a=615882, b=120157, acc_fir=7
Data Mismatch, Netlist: 78832896, Expected output: 80755408, Time: 280000
                 290  Test stimulus is: a=388388, b=111343, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 1781488, Time: 290000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                 300  Test stimulus is: a=579949, b=14137, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 226192, Time: 300000
                 310  Test stimulus is: a=518378, b=211138, acc_fir=20
Data Mismatch, Netlist: 268680822784, Expected output: 268684200992, Time: 310000
                 320  Test stimulus is: a=674132, b=52003, acc_fir=29
Data Mismatch, Netlist: 182536110080, Expected output: 182536942128, Time: 320000
                 330  Test stimulus is: a=541619, b=32685, acc_fir=21
Data Mismatch, Netlist: 36345741312, Expected output: 36346264272, Time: 330000
                 340  Test stimulus is: a=621358, b=243919, acc_fir=5
Data Mismatch, Netlist: 19883456, Expected output: 23786160, Time: 340000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                 350  Test stimulus is: a=562647, b=132233, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 2115728, Time: 350000
                 360  Test stimulus is: a=565167, b=128495, acc_fir=29
Data Mismatch, Netlist: 231391363072, Expected output: 231393418992, Time: 360000
                 370  Test stimulus is: a=934719, b=52943, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 847088, Time: 370000
                 380  Test stimulus is: a=320375, b=39578, acc_fir=11
Data Mismatch, Netlist: 656128000, Expected output: 656761248, Time: 380000
                 390  Test stimulus is: a=794451, b=17071, acc_fir=12
Data Mismatch, Netlist: 3254071296, Expected output: 3254344432, Time: 390000
                 400  Test stimulus is: a=701186, b=207867, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 3325872, Time: 400000
                 410  Test stimulus is: a=1038786, b=118237, acc_fir=8
Data Mismatch, Netlist: 265929216, Expected output: 267821008, Time: 410000
                 420  Test stimulus is: a=579684, b=173665, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 2778640, Time: 420000
                 430  Test stimulus is: a=646433, b=10227, acc_fir=25
Data Mismatch, Netlist: 250215399424, Expected output: 250215563056, Time: 430000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                 440  Test stimulus is: a=596213, b=5821, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 93136, Time: 440000
                 450  Test stimulus is: a=665186, b=171978, acc_fir=16
Data Mismatch, Netlist: 43593629696, Expected output: 43596381344, Time: 450000
                 460  Test stimulus is: a=51013, b=122968, acc_fir=16
Data Mismatch, Netlist: 3343187968, Expected output: 3345155456, Time: 460000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                 470  Test stimulus is: a=1039968, b=883, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 14128, Time: 470000
                 480  Test stimulus is: a=115005, b=238700, acc_fir=14
Data Mismatch, Netlist: 1884241920, Expected output: 1888061120, Time: 480000
                 490  Test stimulus is: a=236263, b=152119, acc_fir=7
Data Mismatch, Netlist: 30241664, Expected output: 32675568, Time: 490000
                 500  Test stimulus is: a=496448, b=84019, acc_fir=28
Data Mismatch, Netlist: 223338299392, Expected output: 223339643696, Time: 500000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 58 which is greater than 43 which serves no function
                 510  Test stimulus is: a=465590, b=123607, acc_fir=58
Data Mismatch, Netlist: 0, Expected output: 1977712, Time: 510000
                 520  Test stimulus is: a=215655, b=128595, acc_fir=4
Data Mismatch, Netlist: 3450480, Expected output: 5508000, Time: 520000
                 530  Test stimulus is: a=911604, b=165604, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 2649664, Time: 530000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                 540  Test stimulus is: a=869223, b=252053, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 4032848, Time: 540000
                 550  Test stimulus is: a=596836, b=16789, acc_fir=10
Data Mismatch, Netlist: 611160064, Expected output: 611428688, Time: 550000
                 560  Test stimulus is: a=1001277, b=159871, acc_fir=27
Data Mismatch, Netlist: 248705449984, Expected output: 248708007920, Time: 560000
                 570  Test stimulus is: a=698588, b=183276, acc_fir=6
Data Mismatch, Netlist: 44709632, Expected output: 47642048, Time: 570000
                 580  Test stimulus is: a=983110, b=192633, acc_fir=4
Data Mismatch, Netlist: 15729760, Expected output: 18811888, Time: 580000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                 590  Test stimulus is: a=18644, b=182580, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 2921280, Time: 590000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                 600  Test stimulus is: a=154395, b=70402, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 1126432, Time: 600000
                 610  Test stimulus is: a=183891, b=45155, acc_fir=30
Data Mismatch, Netlist: 89120571392, Expected output: 89121293872, Time: 610000
                 620  Test stimulus is: a=600304, b=45060, acc_fir=31
Data Mismatch, Netlist: 240518168576, Expected output: 240518889536, Time: 620000
                 630  Test stimulus is: a=103672, b=44067, acc_fir=0
Data Mismatch, Netlist: 103672, Expected output: 808744, Time: 630000
                 640  Test stimulus is: a=555361, b=261985, acc_fir=23
Data Mismatch, Netlist: 260659216384, Expected output: 260663408144, Time: 640000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                 650  Test stimulus is: a=823506, b=27388, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 438208, Time: 650000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                 660  Test stimulus is: a=243323, b=72497, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 1159952, Time: 660000
                 670  Test stimulus is: a=88813, b=129380, acc_fir=20
Data Mismatch, Netlist: 93127180288, Expected output: 93129250368, Time: 670000
                 680  Test stimulus is: a=611773, b=180500, acc_fir=11
Data Mismatch, Netlist: 1252911104, Expected output: 1255799104, Time: 680000
                 690  Test stimulus is: a=2763, b=144091, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 2305456, Time: 690000
                 700  Test stimulus is: a=591182, b=30244, acc_fir=2
Data Mismatch, Netlist: 2364728, Expected output: 2848632, Time: 700000
                 710  Test stimulus is: a=338951, b=161024, acc_fir=22
Data Mismatch, Netlist: 47274000384, Expected output: 47276576768, Time: 710000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                 720  Test stimulus is: a=845119, b=32057, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 512912, Time: 720000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                 730  Test stimulus is: a=427223, b=253818, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 4061088, Time: 730000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                 740  Test stimulus is: a=587388, b=94274, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 1508384, Time: 740000
                 750  Test stimulus is: a=517238, b=95787, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 1532592, Time: 750000
                 760  Test stimulus is: a=1013202, b=73378, acc_fir=6
Data Mismatch, Netlist: 64844928, Expected output: 66018976, Time: 760000
                 770  Test stimulus is: a=525577, b=166415, acc_fir=28
Data Mismatch, Netlist: 71135395840, Expected output: 71138058480, Time: 770000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                 780  Test stimulus is: a=86756, b=157017, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 2512272, Time: 780000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                 790  Test stimulus is: a=420524, b=39552, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 632832, Time: 790000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                 800  Test stimulus is: a=692458, b=230029, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 3680464, Time: 800000
                 810  Test stimulus is: a=194697, b=81680, acc_fir=10
Data Mismatch, Netlist: 199369728, Expected output: 200676608, Time: 810000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                 820  Test stimulus is: a=219590, b=28843, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 461488, Time: 820000
                 830  Test stimulus is: a=813388, b=117239, acc_fir=26
Data Mismatch, Netlist: 159719096320, Expected output: 159720972144, Time: 830000
                 840  Test stimulus is: a=641108, b=261137, acc_fir=9
Data Mismatch, Netlist: 328247296, Expected output: 332425488, Time: 840000
                 850  Test stimulus is: a=625961, b=32272, acc_fir=20
Data Mismatch, Netlist: 106611867648, Expected output: 106612384000, Time: 850000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                 860  Test stimulus is: a=751985, b=202282, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 3236512, Time: 860000
                 870  Test stimulus is: a=435340, b=12774, acc_fir=2
Data Mismatch, Netlist: 1741360, Expected output: 1945744, Time: 870000
                 880  Test stimulus is: a=718982, b=29806, acc_fir=25
Data Mismatch, Netlist: 210654724096, Expected output: 210655200992, Time: 880000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                 890  Test stimulus is: a=379246, b=87949, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 1407184, Time: 890000
                 900  Test stimulus is: a=548948, b=99469, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 1591504, Time: 900000
                 910  Test stimulus is: a=383702, b=155246, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 2483936, Time: 910000
                 920  Test stimulus is: a=398002, b=171095, acc_fir=14
Data Mismatch, Netlist: 6520864768, Expected output: 6523602288, Time: 920000
                 930  Test stimulus is: a=321124, b=195737, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 3131792, Time: 930000
                 940  Test stimulus is: a=550208, b=255811, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 4092976, Time: 940000
                 950  Test stimulus is: a=695286, b=246759, acc_fir=23
Data Mismatch, Netlist: 60045656064, Expected output: 60049604208, Time: 950000
                 960  Test stimulus is: a=179234, b=82259, acc_fir=6
Data Mismatch, Netlist: 11470976, Expected output: 12787120, Time: 960000
                 970  Test stimulus is: a=467214, b=73700, acc_fir=9
Data Mismatch, Netlist: 239213568, Expected output: 240392768, Time: 970000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                 980  Test stimulus is: a=150592, b=6217, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 99472, Time: 980000
                 990  Test stimulus is: a=424969, b=82168, acc_fir=27
Data Mismatch, Netlist: 138646913024, Expected output: 138648227712, Time: 990000
                1000  Test stimulus is: a=252310, b=87568, acc_fir=2
Data Mismatch, Netlist: 1009240, Expected output: 2410328, Time: 1000000
                1010  Test stimulus is: a=747885, b=233694, acc_fir=27
Data Mismatch, Netlist: 48989470720, Expected output: 48993209824, Time: 1010000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                1020  Test stimulus is: a=880512, b=48605, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 777680, Time: 1020000
                1030  Test stimulus is: a=331130, b=63647, acc_fir=10
Data Mismatch, Netlist: 339077120, Expected output: 340095472, Time: 1030000
                1040  Test stimulus is: a=1003448, b=192156, acc_fir=19
Data Mismatch, Netlist: 251217838080, Expected output: 251220912576, Time: 1040000
                1050  Test stimulus is: a=850100, b=118857, acc_fir=3
Data Mismatch, Netlist: 6800800, Expected output: 8702512, Time: 1050000
                1060  Test stimulus is: a=340956, b=202985, acc_fir=22
Data Mismatch, Netlist: 55683579904, Expected output: 55686827664, Time: 1060000
                1070  Test stimulus is: a=505631, b=117599, acc_fir=37
Data Mismatch, Netlist: 137438953472, Expected output: 137440835056, Time: 1070000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                1080  Test stimulus is: a=349068, b=58072, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 929152, Time: 1080000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                1090  Test stimulus is: a=72040, b=50201, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 803216, Time: 1090000
                1100  Test stimulus is: a=158917, b=65383, acc_fir=35
Data Mismatch, Netlist: 171798691840, Expected output: 171799737968, Time: 1100000
                1110  Test stimulus is: a=364991, b=203009, acc_fir=4
Data Mismatch, Netlist: 5839856, Expected output: 9088000, Time: 1110000
                1120  Test stimulus is: a=15683, b=199059, acc_fir=35
Data Mismatch, Netlist: 103079215104, Expected output: 103082400048, Time: 1120000
                1130  Test stimulus is: a=1026587, b=18247, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 291952, Time: 1130000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                1140  Test stimulus is: a=20649, b=90986, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 1455776, Time: 1140000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                1150  Test stimulus is: a=512154, b=47694, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 763104, Time: 1150000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                1160  Test stimulus is: a=597551, b=76073, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 1217168, Time: 1160000
                1170  Test stimulus is: a=863872, b=260710, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 4171360, Time: 1170000
                1180  Test stimulus is: a=308113, b=18529, acc_fir=21
Data Mismatch, Netlist: 96403980288, Expected output: 96404276752, Time: 1180000
                1190  Test stimulus is: a=123362, b=35844, acc_fir=6
Data Mismatch, Netlist: 7895168, Expected output: 8468672, Time: 1190000
                1200  Test stimulus is: a=226510, b=49383, acc_fir=17
Data Mismatch, Netlist: 29689118720, Expected output: 29689908848, Time: 1200000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                1210  Test stimulus is: a=553115, b=98892, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 1582272, Time: 1210000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                1220  Test stimulus is: a=580248, b=62573, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 1001168, Time: 1220000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                1230  Test stimulus is: a=517508, b=44576, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 713216, Time: 1230000
                1240  Test stimulus is: a=39377, b=47371, acc_fir=15
Data Mismatch, Netlist: 1290305536, Expected output: 1291063472, Time: 1240000
                1250  Test stimulus is: a=474327, b=63148, acc_fir=32
Data Mismatch, Netlist: 98784247808, Expected output: 98785258176, Time: 1250000
                1260  Test stimulus is: a=774989, b=162504, acc_fir=2
Data Mismatch, Netlist: 3099956, Expected output: 5700020, Time: 1260000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 58 which is greater than 43 which serves no function
                1270  Test stimulus is: a=182492, b=226987, acc_fir=58
Data Mismatch, Netlist: 0, Expected output: 3631792, Time: 1270000
                1280  Test stimulus is: a=930740, b=36294, acc_fir=3
Data Mismatch, Netlist: 7445920, Expected output: 8026624, Time: 1280000
                1290  Test stimulus is: a=849172, b=148190, acc_fir=14
Data Mismatch, Netlist: 13912834048, Expected output: 13915205088, Time: 1290000
                1300  Test stimulus is: a=193195, b=37961, acc_fir=22
Data Mismatch, Netlist: 260562747392, Expected output: 260563354768, Time: 1300000
                1310  Test stimulus is: a=487980, b=158097, acc_fir=5
Data Mismatch, Netlist: 15615360, Expected output: 18144912, Time: 1310000
                1320  Test stimulus is: a=421639, b=36504, acc_fir=22
Data Mismatch, Netlist: 119214702592, Expected output: 119215286656, Time: 1320000
                1330  Test stimulus is: a=173718, b=17188, acc_fir=0
Data Mismatch, Netlist: 173718, Expected output: 448726, Time: 1330000
                1340  Test stimulus is: a=247788, b=71676, acc_fir=9
Data Mismatch, Netlist: 126867456, Expected output: 128014272, Time: 1340000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 52 which is greater than 43 which serves no function
                1350  Test stimulus is: a=933746, b=39360, acc_fir=52
Data Mismatch, Netlist: 0, Expected output: 629760, Time: 1350000
                1360  Test stimulus is: a=317756, b=111381, acc_fir=31
Data Mismatch, Netlist: 128849018880, Expected output: 128850800976, Time: 1360000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 52 which is greater than 43 which serves no function
                1370  Test stimulus is: a=501133, b=219843, acc_fir=52
Data Mismatch, Netlist: 0, Expected output: 3517488, Time: 1370000
                1380  Test stimulus is: a=1026116, b=222597, acc_fir=22
Data Mismatch, Netlist: 180673839104, Expected output: 180677400656, Time: 1380000
                1390  Test stimulus is: a=170955, b=121745, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 1947920, Time: 1390000
                1400  Test stimulus is: a=826532, b=28091, acc_fir=23
Data Mismatch, Netlist: 61505273856, Expected output: 61505723312, Time: 1400000
                1410  Test stimulus is: a=212997, b=216129, acc_fir=18
Data Mismatch, Netlist: 55835885568, Expected output: 55839343632, Time: 1410000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                1420  Test stimulus is: a=11514, b=95764, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 1532224, Time: 1420000
                1430  Test stimulus is: a=600033, b=143760, acc_fir=29
Data Mismatch, Netlist: 258234908672, Expected output: 258237208832, Time: 1430000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                1440  Test stimulus is: a=527450, b=191164, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 3058624, Time: 1440000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 50 which is greater than 43 which serves no function
                1450  Test stimulus is: a=663263, b=244674, acc_fir=50
Data Mismatch, Netlist: 0, Expected output: 3914784, Time: 1450000
                1460  Test stimulus is: a=152292, b=3848, acc_fir=32
Data Mismatch, Netlist: 154618822656, Expected output: 154618884224, Time: 1460000
                1470  Test stimulus is: a=960125, b=103556, acc_fir=17
Data Mismatch, Netlist: 125845504000, Expected output: 125847160896, Time: 1470000
                1480  Test stimulus is: a=998828, b=44619, acc_fir=23
Data Mismatch, Netlist: 132439343104, Expected output: 132440057008, Time: 1480000
                1490  Test stimulus is: a=575876, b=210150, acc_fir=9
Data Mismatch, Netlist: 294848512, Expected output: 298210912, Time: 1490000
                1500  Test stimulus is: a=75385, b=23209, acc_fir=8
Data Mismatch, Netlist: 19298560, Expected output: 19669904, Time: 1500000
                1510  Test stimulus is: a=864775, b=86870, acc_fir=27
Data Mismatch, Netlist: 69659000832, Expected output: 69660390752, Time: 1510000
                1520  Test stimulus is: a=8404, b=133964, acc_fir=15
Data Mismatch, Netlist: 275382272, Expected output: 277525696, Time: 1520000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                1530  Test stimulus is: a=860588, b=228848, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 3661568, Time: 1530000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                1540  Test stimulus is: a=847342, b=260555, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 4168880, Time: 1540000
                1550  Test stimulus is: a=270348, b=4878, acc_fir=43
Data Mismatch, Netlist: 0, Expected output: 78048, Time: 1550000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                1560  Test stimulus is: a=916097, b=183621, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 2937936, Time: 1560000
                1570  Test stimulus is: a=1031300, b=164194, acc_fir=13
Data Mismatch, Netlist: 8448409600, Expected output: 8451036704, Time: 1570000
                1580  Test stimulus is: a=409321, b=156595, acc_fir=31
Data Mismatch, Netlist: 225485783040, Expected output: 225488288560, Time: 1580000
                1590  Test stimulus is: a=726050, b=27424, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 438784, Time: 1590000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                1600  Test stimulus is: a=501346, b=67834, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 1085344, Time: 1600000
                1610  Test stimulus is: a=191655, b=187870, acc_fir=22
Data Mismatch, Netlist: 254103519232, Expected output: 254106525152, Time: 1610000
                1620  Test stimulus is: a=110213, b=149411, acc_fir=37
Data Mismatch, Netlist: 137438953472, Expected output: 137441344048, Time: 1620000
                1630  Test stimulus is: a=312923, b=10937, acc_fir=28
Data Mismatch, Netlist: 161866579968, Expected output: 161866754960, Time: 1630000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                1640  Test stimulus is: a=495985, b=185720, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 2971520, Time: 1640000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                1650  Test stimulus is: a=725593, b=225381, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 3606096, Time: 1650000
                1660  Test stimulus is: a=1043045, b=117722, acc_fir=6
Data Mismatch, Netlist: 66754880, Expected output: 68638432, Time: 1660000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                1670  Test stimulus is: a=767863, b=194904, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 3118464, Time: 1670000
                1680  Test stimulus is: a=553040, b=37323, acc_fir=36
Data Mismatch, Netlist: 0, Expected output: 597168, Time: 1680000
                1690  Test stimulus is: a=936044, b=257039, acc_fir=11
Data Mismatch, Netlist: 1917018112, Expected output: 1921130736, Time: 1690000
                1700  Test stimulus is: a=513772, b=186274, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 2980384, Time: 1700000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                1710  Test stimulus is: a=102105, b=105822, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 1693152, Time: 1710000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                1720  Test stimulus is: a=370907, b=224634, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 3594144, Time: 1720000
                1730  Test stimulus is: a=114005, b=62780, acc_fir=30
Data Mismatch, Netlist: 91268055040, Expected output: 91269059520, Time: 1730000
                1740  Test stimulus is: a=306057, b=220890, acc_fir=1
Data Mismatch, Netlist: 612114, Expected output: 4146354, Time: 1740000
                1750  Test stimulus is: a=777571, b=184654, acc_fir=27
Data Mismatch, Netlist: 185086246912, Expected output: 185089201376, Time: 1750000
                1760  Test stimulus is: a=747980, b=91354, acc_fir=18
Data Mismatch, Netlist: 196078469120, Expected output: 196079930784, Time: 1760000
                1770  Test stimulus is: a=142111, b=116368, acc_fir=17
Data Mismatch, Netlist: 18626772992, Expected output: 18628634880, Time: 1770000
                1780  Test stimulus is: a=536882, b=234900, acc_fir=2
Data Mismatch, Netlist: 2147528, Expected output: 5905928, Time: 1780000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                1790  Test stimulus is: a=1019589, b=115315, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 1845040, Time: 1790000
                1800  Test stimulus is: a=734120, b=137757, acc_fir=17
Data Mismatch, Netlist: 96222576640, Expected output: 96224780752, Time: 1800000
                1810  Test stimulus is: a=70825, b=191661, acc_fir=3
Data Mismatch, Netlist: 566600, Expected output: 3633176, Time: 1810000
                1820  Test stimulus is: a=856668, b=174600, acc_fir=24
Data Mismatch, Netlist: 78852915200, Expected output: 78855708800, Time: 1820000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                1830  Test stimulus is: a=320094, b=124186, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 1986976, Time: 1830000
                1840  Test stimulus is: a=789508, b=248615, acc_fir=11
Data Mismatch, Netlist: 1616912384, Expected output: 1620890224, Time: 1840000
                1850  Test stimulus is: a=864789, b=28600, acc_fir=14
Data Mismatch, Netlist: 14168702976, Expected output: 14169160576, Time: 1850000
                1860  Test stimulus is: a=62552, b=79294, acc_fir=9
Data Mismatch, Netlist: 32026624, Expected output: 33295328, Time: 1860000
                1870  Test stimulus is: a=828109, b=247488, acc_fir=6
Data Mismatch, Netlist: 52998976, Expected output: 56958784, Time: 1870000
                1880  Test stimulus is: a=280368, b=210586, acc_fir=7
Data Mismatch, Netlist: 35887104, Expected output: 39256480, Time: 1880000
                1890  Test stimulus is: a=308810, b=57282, acc_fir=13
Data Mismatch, Netlist: 2529771520, Expected output: 2530688032, Time: 1890000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 50 which is greater than 43 which serves no function
                1900  Test stimulus is: a=359967, b=95966, acc_fir=50
Data Mismatch, Netlist: 0, Expected output: 1535456, Time: 1900000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                1910  Test stimulus is: a=160153, b=29832, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 477312, Time: 1910000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                1920  Test stimulus is: a=368831, b=187626, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 3002016, Time: 1920000
                1930  Test stimulus is: a=290364, b=16151, acc_fir=16
Data Mismatch, Netlist: 19029295104, Expected output: 19029553520, Time: 1930000
                1940  Test stimulus is: a=112522, b=183551, acc_fir=28
Data Mismatch, Netlist: 243202523136, Expected output: 243205459952, Time: 1940000
                1950  Test stimulus is: a=737320, b=98186, acc_fir=24
Data Mismatch, Netlist: 671088640, Expected output: 672659616, Time: 1950000
                1960  Test stimulus is: a=773230, b=158268, acc_fir=31
Data Mismatch, Netlist: 236223201280, Expected output: 236225733568, Time: 1960000
                1970  Test stimulus is: a=7571, b=50522, acc_fir=28
Data Mismatch, Netlist: 108179488768, Expected output: 108180297120, Time: 1970000
                1980  Test stimulus is: a=913241, b=50869, acc_fir=27
Data Mismatch, Netlist: 252463546368, Expected output: 252464360272, Time: 1980000
                1990  Test stimulus is: a=67532, b=83960, acc_fir=14
Data Mismatch, Netlist: 1106444288, Expected output: 1107787648, Time: 1990000
                2000  Test stimulus is: a=58824, b=223325, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 3573200, Time: 2000000
                2010  Test stimulus is: a=532328, b=84657, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 1354512, Time: 2010000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                2020  Test stimulus is: a=403888, b=227207, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 3635312, Time: 2020000
                2030  Test stimulus is: a=132385, b=184070, acc_fir=14
Data Mismatch, Netlist: 2168995840, Expected output: 2171940960, Time: 2030000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                2040  Test stimulus is: a=273259, b=53465, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 855440, Time: 2040000
                2050  Test stimulus is: a=32802, b=75263, acc_fir=18
Data Mismatch, Netlist: 8598847488, Expected output: 8600051696, Time: 2050000
                2060  Test stimulus is: a=339394, b=197598, acc_fir=31
Data Mismatch, Netlist: 141733920768, Expected output: 141737082336, Time: 2060000
                2070  Test stimulus is: a=444695, b=65323, acc_fir=26
Data Mismatch, Netlist: 156162326528, Expected output: 156163371696, Time: 2070000
                2080  Test stimulus is: a=226669, b=246080, acc_fir=2
Data Mismatch, Netlist: 906676, Expected output: 4843956, Time: 2080000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                2090  Test stimulus is: a=835847, b=69141, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 1106256, Time: 2090000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                2100  Test stimulus is: a=46953, b=77664, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 1242624, Time: 2100000
                2110  Test stimulus is: a=220419, b=212350, acc_fir=0
Data Mismatch, Netlist: 220419, Expected output: 3618019, Time: 2110000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                2120  Test stimulus is: a=280318, b=93659, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 1498544, Time: 2120000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                2130  Test stimulus is: a=713790, b=176264, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 2820224, Time: 2130000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                2140  Test stimulus is: a=416709, b=221638, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 3546208, Time: 2140000
                2150  Test stimulus is: a=89875, b=183400, acc_fir=14
Data Mismatch, Netlist: 1472512000, Expected output: 1475446400, Time: 2150000
                2160  Test stimulus is: a=514303, b=231406, acc_fir=19
Data Mismatch, Netlist: 269642891264, Expected output: 269646593760, Time: 2160000
                2170  Test stimulus is: a=178224, b=12186, acc_fir=7
Data Mismatch, Netlist: 22812672, Expected output: 23007648, Time: 2170000
                2180  Test stimulus is: a=501659, b=173254, acc_fir=17
Data Mismatch, Netlist: 65753448448, Expected output: 65756220512, Time: 2180000
                2190  Test stimulus is: a=225362, b=180781, acc_fir=23
Data Mismatch, Netlist: 241206034432, Expected output: 241208926928, Time: 2190000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                2200  Test stimulus is: a=768833, b=177791, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 2844656, Time: 2200000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                2210  Test stimulus is: a=479755, b=258262, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 4132192, Time: 2210000
                2220  Test stimulus is: a=868380, b=169261, acc_fir=19
Data Mismatch, Netlist: 180403306496, Expected output: 180406014672, Time: 2220000
                2230  Test stimulus is: a=556818, b=41608, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 665728, Time: 2230000
                2240  Test stimulus is: a=343905, b=216110, acc_fir=12
Data Mismatch, Netlist: 1408634880, Expected output: 1412092640, Time: 2240000
                2250  Test stimulus is: a=967639, b=229310, acc_fir=27
Data Mismatch, Netlist: 131936026624, Expected output: 131939695584, Time: 2250000
                2260  Test stimulus is: a=615653, b=122306, acc_fir=6
Data Mismatch, Netlist: 39401792, Expected output: 41358688, Time: 2260000
                2270  Test stimulus is: a=881977, b=253937, acc_fir=21
Data Mismatch, Netlist: 200372387840, Expected output: 200376450832, Time: 2270000
                2280  Test stimulus is: a=995749, b=173178, acc_fir=0
Data Mismatch, Netlist: 995749, Expected output: 3766597, Time: 2280000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                2290  Test stimulus is: a=514340, b=259300, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 4148800, Time: 2290000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                2300  Test stimulus is: a=814965, b=246299, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 3940784, Time: 2300000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                2310  Test stimulus is: a=1043250, b=178028, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 2848448, Time: 2310000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                2320  Test stimulus is: a=220512, b=62400, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 998400, Time: 2320000
                2330  Test stimulus is: a=395758, b=41523, acc_fir=25
Data Mismatch, Netlist: 85295366144, Expected output: 85296030512, Time: 2330000
                2340  Test stimulus is: a=101467, b=171595, acc_fir=17
Data Mismatch, Netlist: 13299482624, Expected output: 13302228144, Time: 2340000
                2350  Test stimulus is: a=906831, b=36954, acc_fir=23
Data Mismatch, Netlist: 185346293760, Expected output: 185346885024, Time: 2350000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                2360  Test stimulus is: a=547648, b=178693, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 2859088, Time: 2360000
                2370  Test stimulus is: a=980409, b=227771, acc_fir=14
Data Mismatch, Netlist: 16063021056, Expected output: 16066665392, Time: 2370000
                2380  Test stimulus is: a=444268, b=239683, acc_fir=15
Data Mismatch, Netlist: 14557773824, Expected output: 14561608752, Time: 2380000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                2390  Test stimulus is: a=831460, b=425, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 6800, Time: 2390000
                2400  Test stimulus is: a=34507, b=120483, acc_fir=23
Data Mismatch, Netlist: 14587789312, Expected output: 14589717040, Time: 2400000
                2410  Test stimulus is: a=292016, b=160683, acc_fir=28
Data Mismatch, Netlist: 47244640256, Expected output: 47247211184, Time: 2410000
                2420  Test stimulus is: a=796565, b=23677, acc_fir=26
Data Mismatch, Netlist: 130258305024, Expected output: 130258683856, Time: 2420000
                2430  Test stimulus is: a=319582, b=191666, acc_fir=34
Data Mismatch, Netlist: 240518168576, Expected output: 240521235232, Time: 2430000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                2440  Test stimulus is: a=823004, b=242348, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 3877568, Time: 2440000
                2450  Test stimulus is: a=902495, b=177161, acc_fir=21
Data Mismatch, Netlist: 243401752576, Expected output: 243404587152, Time: 2450000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 52 which is greater than 43 which serves no function
                2460  Test stimulus is: a=910354, b=97035, acc_fir=52
Data Mismatch, Netlist: 0, Expected output: 1552560, Time: 2460000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                2470  Test stimulus is: a=622938, b=199783, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 3196528, Time: 2470000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                2480  Test stimulus is: a=414982, b=253742, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 4059872, Time: 2480000
                2490  Test stimulus is: a=214612, b=3790, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 60640, Time: 2490000
                2500  Test stimulus is: a=1042018, b=176572, acc_fir=15
Data Mismatch, Netlist: 34144845824, Expected output: 34147670976, Time: 2500000
                2510  Test stimulus is: a=233952, b=191263, acc_fir=29
Data Mismatch, Netlist: 257698037760, Expected output: 257701097968, Time: 2510000
                2520  Test stimulus is: a=337646, b=66008, acc_fir=7
Data Mismatch, Netlist: 43218688, Expected output: 44274816, Time: 2520000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                2530  Test stimulus is: a=581585, b=87506, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 1400096, Time: 2530000
                2540  Test stimulus is: a=563889, b=166297, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 2660752, Time: 2540000
                2550  Test stimulus is: a=552911, b=197516, acc_fir=30
Data Mismatch, Netlist: 222264557568, Expected output: 222267717824, Time: 2550000
                2560  Test stimulus is: a=548419, b=137786, acc_fir=10
Data Mismatch, Netlist: 561581056, Expected output: 563785632, Time: 2560000
                2570  Test stimulus is: a=206643, b=90591, acc_fir=13
Data Mismatch, Netlist: 1692819456, Expected output: 1694268912, Time: 2570000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                2580  Test stimulus is: a=63788, b=105601, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 1689616, Time: 2580000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                2590  Test stimulus is: a=345831, b=139526, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 2232416, Time: 2590000
                2600  Test stimulus is: a=753606, b=97410, acc_fir=5
Data Mismatch, Netlist: 24115392, Expected output: 25673952, Time: 2600000
                2610  Test stimulus is: a=1023595, b=162288, acc_fir=16
Data Mismatch, Netlist: 67082321920, Expected output: 67084918528, Time: 2610000
                2620  Test stimulus is: a=794757, b=208448, acc_fir=18
Data Mismatch, Netlist: 208340779008, Expected output: 208344114176, Time: 2620000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                2630  Test stimulus is: a=519882, b=211900, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 3390400, Time: 2630000
                2640  Test stimulus is: a=959299, b=26893, acc_fir=2
Data Mismatch, Netlist: 3837196, Expected output: 4267484, Time: 2640000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                2650  Test stimulus is: a=45294, b=77144, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 1234304, Time: 2650000
                2660  Test stimulus is: a=1004097, b=227103, acc_fir=0
Data Mismatch, Netlist: 1004097, Expected output: 4637745, Time: 2660000
                2670  Test stimulus is: a=637554, b=193653, acc_fir=24
Data Mismatch, Netlist: 251020705792, Expected output: 251023804240, Time: 2670000
                2680  Test stimulus is: a=738806, b=244191, acc_fir=32
Data Mismatch, Netlist: 231928233984, Expected output: 231932141040, Time: 2680000
                2690  Test stimulus is: a=362183, b=181961, acc_fir=32
Data Mismatch, Netlist: 30064771072, Expected output: 30067682448, Time: 2690000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                2700  Test stimulus is: a=552475, b=188253, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 3012048, Time: 2700000
                2710  Test stimulus is: a=1023074, b=101787, acc_fir=28
Data Mismatch, Netlist: 26306674688, Expected output: 26308303280, Time: 2710000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                2720  Test stimulus is: a=857111, b=183406, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 2934496, Time: 2720000
                2730  Test stimulus is: a=447312, b=158804, acc_fir=7
Data Mismatch, Netlist: 57255936, Expected output: 59796800, Time: 2730000
                2740  Test stimulus is: a=447293, b=222643, acc_fir=2
Data Mismatch, Netlist: 1789172, Expected output: 5351460, Time: 2740000
                2750  Test stimulus is: a=691879, b=196686, acc_fir=5
Data Mismatch, Netlist: 22140128, Expected output: 25287104, Time: 2750000
                2760  Test stimulus is: a=529871, b=113935, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 1822960, Time: 2760000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                2770  Test stimulus is: a=82889, b=46676, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 746816, Time: 2770000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                2780  Test stimulus is: a=336193, b=137685, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 2202960, Time: 2780000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                2790  Test stimulus is: a=337232, b=8176, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 130816, Time: 2790000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                2800  Test stimulus is: a=527375, b=161542, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 2584672, Time: 2800000
                2810  Test stimulus is: a=451761, b=64919, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 1038704, Time: 2810000
                2820  Test stimulus is: a=844475, b=116160, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 1858560, Time: 2820000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                2830  Test stimulus is: a=570347, b=233624, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 3737984, Time: 2830000
                2840  Test stimulus is: a=491540, b=27214, acc_fir=4
Data Mismatch, Netlist: 7864640, Expected output: 8300064, Time: 2840000
                2850  Test stimulus is: a=44580, b=259400, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 4150400, Time: 2850000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                2860  Test stimulus is: a=625486, b=256287, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 4100592, Time: 2860000
                2870  Test stimulus is: a=213327, b=177900, acc_fir=28
Data Mismatch, Netlist: 89925877760, Expected output: 89928724160, Time: 2870000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                2880  Test stimulus is: a=819229, b=130695, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 2091120, Time: 2880000
                2890  Test stimulus is: a=60586, b=51766, acc_fir=27
Data Mismatch, Netlist: 160255967232, Expected output: 160256795488, Time: 2890000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 52 which is greater than 43 which serves no function
                2900  Test stimulus is: a=555964, b=98604, acc_fir=52
Data Mismatch, Netlist: 0, Expected output: 1577664, Time: 2900000
                2910  Test stimulus is: a=771493, b=147578, acc_fir=18
Data Mismatch, Netlist: 202242260992, Expected output: 202244622240, Time: 2910000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                2920  Test stimulus is: a=182340, b=34308, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 548928, Time: 2920000
                2930  Test stimulus is: a=717303, b=21590, acc_fir=13
Data Mismatch, Netlist: 5876146176, Expected output: 5876491616, Time: 2930000
                2940  Test stimulus is: a=659332, b=34638, acc_fir=10
Data Mismatch, Netlist: 675155968, Expected output: 675710176, Time: 2940000
                2950  Test stimulus is: a=238814, b=253996, acc_fir=15
Data Mismatch, Netlist: 7825457152, Expected output: 7829521088, Time: 2950000
                2960  Test stimulus is: a=487095, b=220398, acc_fir=1
Data Mismatch, Netlist: 974190, Expected output: 4500558, Time: 2960000
                2970  Test stimulus is: a=354862, b=61285, acc_fir=35
Data Mismatch, Netlist: 206158430208, Expected output: 206159410768, Time: 2970000
                2980  Test stimulus is: a=291502, b=175083, acc_fir=26
Data Mismatch, Netlist: 46036680704, Expected output: 46039482032, Time: 2980000
                2990  Test stimulus is: a=646435, b=218020, acc_fir=31
Data Mismatch, Netlist: 75161927680, Expected output: 75165416000, Time: 2990000
                3000  Test stimulus is: a=787604, b=258620, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 4137920, Time: 3000000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                3010  Test stimulus is: a=685968, b=216647, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 3466352, Time: 3010000
                3020  Test stimulus is: a=770132, b=259843, acc_fir=35
Data Mismatch, Netlist: 137438953472, Expected output: 137443110960, Time: 3020000
                3030  Test stimulus is: a=784518, b=143188, acc_fir=20
Data Mismatch, Netlist: 272870932480, Expected output: 272873223488, Time: 3030000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                3040  Test stimulus is: a=513955, b=139083, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 2225328, Time: 3040000
                3050  Test stimulus is: a=177655, b=149414, acc_fir=5
Data Mismatch, Netlist: 5684960, Expected output: 8075584, Time: 3050000
                3060  Test stimulus is: a=88634, b=81281, acc_fir=14
Data Mismatch, Netlist: 1452179456, Expected output: 1453479952, Time: 3060000
                3070  Test stimulus is: a=59224, b=40466, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 647456, Time: 3070000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                3080  Test stimulus is: a=821617, b=212708, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 3403328, Time: 3080000
                3090  Test stimulus is: a=1012751, b=106044, acc_fir=7
Data Mismatch, Netlist: 129632128, Expected output: 131328832, Time: 3090000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                3100  Test stimulus is: a=409233, b=51535, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 824560, Time: 3100000
                3110  Test stimulus is: a=263435, b=225296, acc_fir=24
Data Mismatch, Netlist: 21659385856, Expected output: 21662990592, Time: 3110000
                3120  Test stimulus is: a=228672, b=112521, acc_fir=17
Data Mismatch, Netlist: 29972496384, Expected output: 29974296720, Time: 3120000
                3130  Test stimulus is: a=265209, b=24509, acc_fir=4
Data Mismatch, Netlist: 4243344, Expected output: 4635488, Time: 3130000
                3140  Test stimulus is: a=37756, b=251776, acc_fir=11
Data Mismatch, Netlist: 77324288, Expected output: 81352704, Time: 3140000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                3150  Test stimulus is: a=352970, b=87372, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 1397952, Time: 3150000
                3160  Test stimulus is: a=924509, b=173810, acc_fir=36
Data Mismatch, Netlist: 68719476736, Expected output: 68722257696, Time: 3160000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                3170  Test stimulus is: a=530500, b=87121, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 1393936, Time: 3170000
                3180  Test stimulus is: a=271680, b=239078, acc_fir=5
Data Mismatch, Netlist: 8693760, Expected output: 12519008, Time: 3180000
                3190  Test stimulus is: a=835767, b=135000, acc_fir=37
Data Mismatch, Netlist: 137438953472, Expected output: 137441113472, Time: 3190000
                3200  Test stimulus is: a=437102, b=73717, acc_fir=36
Data Mismatch, Netlist: 137438953472, Expected output: 137440132944, Time: 3200000
                3210  Test stimulus is: a=3682, b=180376, acc_fir=25
Data Mismatch, Netlist: 123547418624, Expected output: 123550304640, Time: 3210000
                3220  Test stimulus is: a=815128, b=261873, acc_fir=4
Data Mismatch, Netlist: 13042048, Expected output: 17232016, Time: 3220000
                3230  Test stimulus is: a=384615, b=159900, acc_fir=36
Data Mismatch, Netlist: 206158430208, Expected output: 206160988608, Time: 3230000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3240  Test stimulus is: a=1009086, b=2329, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 37264, Time: 3240000
                3250  Test stimulus is: a=379969, b=194391, acc_fir=7
Data Mismatch, Netlist: 48636032, Expected output: 51746288, Time: 3250000
                3260  Test stimulus is: a=965591, b=35679, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 570864, Time: 3260000
                3270  Test stimulus is: a=262166, b=59717, acc_fir=17
Data Mismatch, Netlist: 34362621952, Expected output: 34363577424, Time: 3270000
                3280  Test stimulus is: a=257121, b=193500, acc_fir=23
Data Mismatch, Netlist: 232741928960, Expected output: 232745024960, Time: 3280000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                3290  Test stimulus is: a=757792, b=47636, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 762176, Time: 3290000
                3300  Test stimulus is: a=547531, b=100257, acc_fir=14
Data Mismatch, Netlist: 8970747904, Expected output: 8972352016, Time: 3300000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3310  Test stimulus is: a=456877, b=41310, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 660960, Time: 3310000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                3320  Test stimulus is: a=388450, b=239435, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 3830960, Time: 3320000
                3330  Test stimulus is: a=661576, b=256232, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 4099712, Time: 3330000
                3340  Test stimulus is: a=1008391, b=253507, acc_fir=21
Data Mismatch, Netlist: 190603853824, Expected output: 190607909936, Time: 3340000
                3350  Test stimulus is: a=426784, b=108198, acc_fir=32
Data Mismatch, Netlist: 137438953472, Expected output: 137440684640, Time: 3350000
                3360  Test stimulus is: a=348354, b=207669, acc_fir=32
Data Mismatch, Netlist: 8589934592, Expected output: 8593257296, Time: 3360000
                3370  Test stimulus is: a=320153, b=2840, acc_fir=4
Data Mismatch, Netlist: 5122448, Expected output: 5167888, Time: 3370000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                3380  Test stimulus is: a=439427, b=205017, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 3280272, Time: 3380000
                3390  Test stimulus is: a=672868, b=7320, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 117120, Time: 3390000
                3400  Test stimulus is: a=553795, b=134940, acc_fir=29
Data Mismatch, Netlist: 173409304576, Expected output: 173411463616, Time: 3400000
                3410  Test stimulus is: a=42578, b=114543, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 1832688, Time: 3410000
                3420  Test stimulus is: a=719944, b=218167, acc_fir=11
Data Mismatch, Netlist: 1474445312, Expected output: 1477935984, Time: 3420000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                3430  Test stimulus is: a=1033586, b=5944, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 95104, Time: 3430000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3440  Test stimulus is: a=143164, b=157993, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 2527888, Time: 3440000
                3450  Test stimulus is: a=802663, b=219301, acc_fir=36
Data Mismatch, Netlist: 206158430208, Expected output: 206161939024, Time: 3450000
                3460  Test stimulus is: a=389040, b=49318, acc_fir=16
Data Mismatch, Netlist: 25496125440, Expected output: 25496914528, Time: 3460000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                3470  Test stimulus is: a=437766, b=34622, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 553952, Time: 3470000
                3480  Test stimulus is: a=991449, b=163287, acc_fir=33
Data Mismatch, Netlist: 214748364800, Expected output: 214750977392, Time: 3480000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                3490  Test stimulus is: a=52508, b=236308, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 3780928, Time: 3490000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3500  Test stimulus is: a=198382, b=70970, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 1135520, Time: 3500000
                3510  Test stimulus is: a=153454, b=52196, acc_fir=34
Data Mismatch, Netlist: 240518168576, Expected output: 240519003712, Time: 3510000
                3520  Test stimulus is: a=800347, b=134411, acc_fir=19
Data Mismatch, Netlist: 144734420992, Expected output: 144736571568, Time: 3520000
                3530  Test stimulus is: a=735272, b=81729, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 1307664, Time: 3530000
                3540  Test stimulus is: a=471724, b=79126, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 1266016, Time: 3540000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                3550  Test stimulus is: a=805246, b=149067, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 2385072, Time: 3550000
                3560  Test stimulus is: a=903469, b=129236, acc_fir=19
Data Mismatch, Netlist: 198800048128, Expected output: 198802115904, Time: 3560000
                3570  Test stimulus is: a=412955, b=168211, acc_fir=15
Data Mismatch, Netlist: 13531709440, Expected output: 13534400816, Time: 3570000
                3580  Test stimulus is: a=236730, b=197530, acc_fir=29
Data Mismatch, Netlist: 99857989632, Expected output: 99861150112, Time: 3580000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                3590  Test stimulus is: a=709727, b=184156, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 2946496, Time: 3590000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                3600  Test stimulus is: a=399512, b=113343, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 1813488, Time: 3600000
                3610  Test stimulus is: a=1025051, b=141291, acc_fir=14
Data Mismatch, Netlist: 16794435584, Expected output: 16796696240, Time: 3610000
                3620  Test stimulus is: a=342918, b=140000, acc_fir=21
Data Mismatch, Netlist: 169395355648, Expected output: 169397595648, Time: 3620000
                3630  Test stimulus is: a=604590, b=156878, acc_fir=43
Data Mismatch, Netlist: 0, Expected output: 2510048, Time: 3630000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                3640  Test stimulus is: a=9224, b=119635, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 1914160, Time: 3640000
                3650  Test stimulus is: a=805775, b=678, acc_fir=4
Data Mismatch, Netlist: 12892400, Expected output: 12903248, Time: 3650000
                3660  Test stimulus is: a=662922, b=90621, acc_fir=35
Data Mismatch, Netlist: 68719476736, Expected output: 68720926672, Time: 3660000
                3670  Test stimulus is: a=675459, b=215426, acc_fir=21
Data Mismatch, Netlist: 42150658048, Expected output: 42154104864, Time: 3670000
                3680  Test stimulus is: a=312208, b=217512, acc_fir=36
Data Mismatch, Netlist: 0, Expected output: 3480192, Time: 3680000
                3690  Test stimulus is: a=188307, b=87076, acc_fir=24
Data Mismatch, Netlist: 135610236928, Expected output: 135611630144, Time: 3690000
                3700  Test stimulus is: a=121205, b=219299, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 3508784, Time: 3700000
                3710  Test stimulus is: a=313942, b=244591, acc_fir=16
Data Mismatch, Netlist: 20574502912, Expected output: 20578416368, Time: 3710000
                3720  Test stimulus is: a=528952, b=107173, acc_fir=31
Data Mismatch, Netlist: 120259084288, Expected output: 120260799056, Time: 3720000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 53 which is greater than 43 which serves no function
                3730  Test stimulus is: a=663464, b=186326, acc_fir=53
Data Mismatch, Netlist: 0, Expected output: 2981216, Time: 3730000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3740  Test stimulus is: a=507355, b=51798, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 828768, Time: 3740000
                3750  Test stimulus is: a=279348, b=241903, acc_fir=8
Data Mismatch, Netlist: 71513088, Expected output: 75383536, Time: 3750000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                3760  Test stimulus is: a=132923, b=191099, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 3057584, Time: 3760000
                3770  Test stimulus is: a=373427, b=234979, acc_fir=30
Data Mismatch, Netlist: 192199786496, Expected output: 192203546160, Time: 3770000
                3780  Test stimulus is: a=179216, b=180063, acc_fir=23
Data Mismatch, Netlist: 128983236608, Expected output: 128986117616, Time: 3780000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                3790  Test stimulus is: a=96205, b=248000, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 3968000, Time: 3790000
                3800  Test stimulus is: a=185599, b=211355, acc_fir=26
Data Mismatch, Netlist: 85832237056, Expected output: 85835618736, Time: 3800000
                3810  Test stimulus is: a=940129, b=4997, acc_fir=27
Data Mismatch, Netlist: 13019119616, Expected output: 13019199568, Time: 3810000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                3820  Test stimulus is: a=826746, b=52213, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 835408, Time: 3820000
                3830  Test stimulus is: a=264813, b=54423, acc_fir=17
Data Mismatch, Netlist: 34709569536, Expected output: 34710440304, Time: 3830000
                3840  Test stimulus is: a=407330, b=184942, acc_fir=31
Data Mismatch, Netlist: 73014444032, Expected output: 73017403104, Time: 3840000
                3850  Test stimulus is: a=948095, b=73233, acc_fir=0
Data Mismatch, Netlist: 948095, Expected output: 2119823, Time: 3850000
                3860  Test stimulus is: a=464114, b=221545, acc_fir=17
Data Mismatch, Netlist: 60832350208, Expected output: 60835894928, Time: 3860000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                3870  Test stimulus is: a=751342, b=156536, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 2504576, Time: 3870000
                3880  Test stimulus is: a=240522, b=203504, acc_fir=9
Data Mismatch, Netlist: 123147264, Expected output: 126403328, Time: 3880000
                3890  Test stimulus is: a=825732, b=245812, acc_fir=26
Data Mismatch, Netlist: 163477192704, Expected output: 163481125696, Time: 3890000
                3900  Test stimulus is: a=896930, b=47265, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 756240, Time: 3900000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                3910  Test stimulus is: a=822783, b=86475, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 1383600, Time: 3910000
                3920  Test stimulus is: a=909055, b=125201, acc_fir=17
Data Mismatch, Netlist: 119151656960, Expected output: 119153660176, Time: 3920000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 58 which is greater than 43 which serves no function
                3930  Test stimulus is: a=736228, b=63190, acc_fir=58
Data Mismatch, Netlist: 0, Expected output: 1011040, Time: 3930000
                3940  Test stimulus is: a=918196, b=124129, acc_fir=6
Data Mismatch, Netlist: 58764544, Expected output: 60750608, Time: 3940000
                3950  Test stimulus is: a=367779, b=206866, acc_fir=19
Data Mismatch, Netlist: 192822116352, Expected output: 192825426208, Time: 3950000
                3960  Test stimulus is: a=949101, b=20881, acc_fir=30
Data Mismatch, Netlist: 117037858816, Expected output: 117038192912, Time: 3960000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                3970  Test stimulus is: a=892124, b=55934, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 894944, Time: 3970000
                3980  Test stimulus is: a=239692, b=175269, acc_fir=33
Data Mismatch, Netlist: 103079215104, Expected output: 103082019408, Time: 3980000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 58 which is greater than 43 which serves no function
                3990  Test stimulus is: a=970657, b=227034, acc_fir=58
Data Mismatch, Netlist: 0, Expected output: 3632544, Time: 3990000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                4000  Test stimulus is: a=757618, b=25583, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 409328, Time: 4000000
                4010  Test stimulus is: a=55896, b=77924, acc_fir=30
Data Mismatch, Netlist: 94489280512, Expected output: 94490527296, Time: 4010000
                4020  Test stimulus is: a=208749, b=200471, acc_fir=31
Data Mismatch, Netlist: 234075717632, Expected output: 234078925168, Time: 4020000
                4030  Test stimulus is: a=317189, b=37410, acc_fir=25
Data Mismatch, Netlist: 197736267776, Expected output: 197736866336, Time: 4030000
                4040  Test stimulus is: a=713907, b=195597, acc_fir=34
Data Mismatch, Netlist: 51539607552, Expected output: 51542737104, Time: 4040000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                4050  Test stimulus is: a=515598, b=73179, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 1170864, Time: 4050000
                4060  Test stimulus is: a=594130, b=162853, acc_fir=27
Data Mismatch, Netlist: 28185722880, Expected output: 28188328528, Time: 4060000
                4070  Test stimulus is: a=642674, b=59800, acc_fir=30
Data Mismatch, Netlist: 122406567936, Expected output: 122407524736, Time: 4070000
                4080  Test stimulus is: a=127041, b=24478, acc_fir=18
Data Mismatch, Netlist: 33303035904, Expected output: 33303427552, Time: 4080000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                4090  Test stimulus is: a=659887, b=132295, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 2116720, Time: 4090000
                4100  Test stimulus is: a=502931, b=126531, acc_fir=23
Data Mismatch, Netlist: 95722405888, Expected output: 95724430384, Time: 4100000
                4110  Test stimulus is: a=874499, b=106106, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 1697696, Time: 4110000
                4120  Test stimulus is: a=114834, b=125556, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 2008896, Time: 4120000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                4130  Test stimulus is: a=594181, b=14166, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 226656, Time: 4130000
                4140  Test stimulus is: a=420603, b=223079, acc_fir=13
Data Mismatch, Netlist: 3445579776, Expected output: 3449149040, Time: 4140000
                4150  Test stimulus is: a=1018321, b=150660, acc_fir=21
Data Mismatch, Netlist: 211428573184, Expected output: 211430983744, Time: 4150000
                4160  Test stimulus is: a=61498, b=74569, acc_fir=23
Data Mismatch, Netlist: 241004707840, Expected output: 241005900944, Time: 4160000
                4170  Test stimulus is: a=212191, b=105919, acc_fir=16
Data Mismatch, Netlist: 13906149376, Expected output: 13907844080, Time: 4170000
                4180  Test stimulus is: a=726927, b=100779, acc_fir=35
Data Mismatch, Netlist: 240518168576, Expected output: 240519781040, Time: 4180000
                4190  Test stimulus is: a=578314, b=132809, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 2124944, Time: 4190000
                4200  Test stimulus is: a=760135, b=12143, acc_fir=0
Data Mismatch, Netlist: 760135, Expected output: 954423, Time: 4200000
                4210  Test stimulus is: a=387324, b=68711, acc_fir=2
Data Mismatch, Netlist: 1549296, Expected output: 2648672, Time: 4210000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                4220  Test stimulus is: a=383021, b=228221, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 3651536, Time: 4220000
                4230  Test stimulus is: a=783796, b=203924, acc_fir=16
Data Mismatch, Netlist: 51366854656, Expected output: 51370117440, Time: 4230000
                4240  Test stimulus is: a=557129, b=250919, acc_fir=24
Data Mismatch, Netlist: 1224736768, Expected output: 1228751472, Time: 4240000
                4250  Test stimulus is: a=533250, b=30789, acc_fir=9
Data Mismatch, Netlist: 273024000, Expected output: 273516624, Time: 4250000
                4260  Test stimulus is: a=666702, b=172462, acc_fir=11
Data Mismatch, Netlist: 1365405696, Expected output: 1368165088, Time: 4260000
                4270  Test stimulus is: a=341554, b=259349, acc_fir=17
Data Mismatch, Netlist: 44768165888, Expected output: 44772315472, Time: 4270000
                4280  Test stimulus is: a=2780, b=51689, acc_fir=25
Data Mismatch, Netlist: 93281320960, Expected output: 93282147984, Time: 4280000
                4290  Test stimulus is: a=488593, b=223328, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 3573248, Time: 4290000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                4300  Test stimulus is: a=867640, b=161872, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 2589952, Time: 4300000
                4310  Test stimulus is: a=573962, b=11899, acc_fir=8
Data Mismatch, Netlist: 146934272, Expected output: 147124656, Time: 4310000
                4320  Test stimulus is: a=200515, b=95400, acc_fir=31
Data Mismatch, Netlist: 143881404416, Expected output: 143882930816, Time: 4320000
                4330  Test stimulus is: a=27934, b=222619, acc_fir=11
Data Mismatch, Netlist: 57208832, Expected output: 60770736, Time: 4330000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                4340  Test stimulus is: a=604976, b=186380, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 2982080, Time: 4340000
                4350  Test stimulus is: a=516463, b=215610, acc_fir=22
Data Mismatch, Netlist: 242057478144, Expected output: 242060927904, Time: 4350000
                4360  Test stimulus is: a=585196, b=207890, acc_fir=7
Data Mismatch, Netlist: 74905088, Expected output: 78231328, Time: 4360000
                4370  Test stimulus is: a=180610, b=64508, acc_fir=6
Data Mismatch, Netlist: 11559040, Expected output: 12591168, Time: 4370000
                4380  Test stimulus is: a=570925, b=65412, acc_fir=31
Data Mismatch, Netlist: 96636764160, Expected output: 96637810752, Time: 4380000
                4390  Test stimulus is: a=611164, b=93324, acc_fir=36
Data Mismatch, Netlist: 0, Expected output: 1493184, Time: 4390000
                4400  Test stimulus is: a=577847, b=60280, acc_fir=17
Data Mismatch, Netlist: 75739561984, Expected output: 75740526464, Time: 4400000
                4410  Test stimulus is: a=1015, b=170302, acc_fir=34
Data Mismatch, Netlist: 120259084288, Expected output: 120261809120, Time: 4410000
                4420  Test stimulus is: a=949292, b=178076, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 2849216, Time: 4420000
                4430  Test stimulus is: a=840159, b=102684, acc_fir=14
Data Mismatch, Netlist: 13765165056, Expected output: 13766808000, Time: 4430000
                4440  Test stimulus is: a=331613, b=31840, acc_fir=6
Data Mismatch, Netlist: 21223232, Expected output: 21732672, Time: 4440000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                4450  Test stimulus is: a=285970, b=24291, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 388656, Time: 4450000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                4460  Test stimulus is: a=559906, b=20730, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 331680, Time: 4460000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                4470  Test stimulus is: a=800343, b=41597, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 665552, Time: 4470000
                4480  Test stimulus is: a=289053, b=196384, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 3142144, Time: 4480000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 53 which is greater than 43 which serves no function
                4490  Test stimulus is: a=35165, b=91099, acc_fir=53
Data Mismatch, Netlist: 0, Expected output: 1457584, Time: 4490000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                4500  Test stimulus is: a=381460, b=112109, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 1793744, Time: 4500000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                4510  Test stimulus is: a=14171, b=24802, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 396832, Time: 4510000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                4520  Test stimulus is: a=894562, b=64514, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 1032224, Time: 4520000
                4530  Test stimulus is: a=159880, b=30484, acc_fir=3
Data Mismatch, Netlist: 1279040, Expected output: 1766784, Time: 4530000
                4540  Test stimulus is: a=118693, b=114306, acc_fir=21
Data Mismatch, Netlist: 248917262336, Expected output: 248919091232, Time: 4540000
                4550  Test stimulus is: a=362383, b=36037, acc_fir=21
Data Mismatch, Netlist: 210216419328, Expected output: 210216995920, Time: 4550000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                4560  Test stimulus is: a=699720, b=252256, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 4036096, Time: 4560000
                4570  Test stimulus is: a=53546, b=129114, acc_fir=33
Data Mismatch, Netlist: 85899345920, Expected output: 85901411744, Time: 4570000
                4580  Test stimulus is: a=937802, b=98711, acc_fir=21
Data Mismatch, Netlist: 42567991296, Expected output: 42569570672, Time: 4580000
                4590  Test stimulus is: a=112859, b=159990, acc_fir=25
Data Mismatch, Netlist: 213506850816, Expected output: 213509410656, Time: 4590000
                4600  Test stimulus is: a=469844, b=86759, acc_fir=41
Data Mismatch, Netlist: 0, Expected output: 1388144, Time: 4600000
                4610  Test stimulus is: a=512184, b=85529, acc_fir=3
Data Mismatch, Netlist: 4097472, Expected output: 5465936, Time: 4610000
                4620  Test stimulus is: a=459370, b=147574, acc_fir=26
Data Mismatch, Netlist: 41473277952, Expected output: 41475639136, Time: 4620000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                4630  Test stimulus is: a=98269, b=208078, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 3329248, Time: 4630000
                4640  Test stimulus is: a=722958, b=211910, acc_fir=0
Data Mismatch, Netlist: 722958, Expected output: 4113518, Time: 4640000
                4650  Test stimulus is: a=365742, b=155192, acc_fir=29
Data Mismatch, Netlist: 93415538688, Expected output: 93418021760, Time: 4650000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                4660  Test stimulus is: a=348683, b=206039, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 3296624, Time: 4660000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 53 which is greater than 43 which serves no function
                4670  Test stimulus is: a=721208, b=156629, acc_fir=53
Data Mismatch, Netlist: 0, Expected output: 2506064, Time: 4670000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                4680  Test stimulus is: a=12118, b=240754, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 3852064, Time: 4680000
                4690  Test stimulus is: a=678224, b=60649, acc_fir=9
Data Mismatch, Netlist: 347250688, Expected output: 348221072, Time: 4690000
                4700  Test stimulus is: a=297293, b=190960, acc_fir=16
Data Mismatch, Netlist: 19483394048, Expected output: 19486449408, Time: 4700000
                4710  Test stimulus is: a=574714, b=21529, acc_fir=16
Data Mismatch, Netlist: 37664456704, Expected output: 37664801168, Time: 4710000
                4720  Test stimulus is: a=763030, b=147250, acc_fir=36
Data Mismatch, Netlist: 137438953472, Expected output: 137441309472, Time: 4720000
                4730  Test stimulus is: a=895482, b=153448, acc_fir=26
Data Mismatch, Netlist: 171396038656, Expected output: 171398493824, Time: 4730000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                4740  Test stimulus is: a=1043492, b=18016, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 288256, Time: 4740000
                4750  Test stimulus is: a=1038322, b=243084, acc_fir=6
Data Mismatch, Netlist: 66452608, Expected output: 70341952, Time: 4750000
                4760  Test stimulus is: a=18646, b=4319, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 69104, Time: 4760000
                4770  Test stimulus is: a=870057, b=119685, acc_fir=4
Data Mismatch, Netlist: 13920912, Expected output: 15835872, Time: 4770000
                4780  Test stimulus is: a=338517, b=152039, acc_fir=29
Data Mismatch, Netlist: 45634027520, Expected output: 45636460144, Time: 4780000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                4790  Test stimulus is: a=519143, b=110688, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 1771008, Time: 4790000
                4800  Test stimulus is: a=371945, b=247485, acc_fir=29
Data Mismatch, Netlist: 125090922496, Expected output: 125094882256, Time: 4800000
                4810  Test stimulus is: a=719448, b=52978, acc_fir=9
Data Mismatch, Netlist: 368357376, Expected output: 369205024, Time: 4810000
                4820  Test stimulus is: a=790265, b=11325, acc_fir=13
Data Mismatch, Netlist: 6473850880, Expected output: 6474032080, Time: 4820000
                4830  Test stimulus is: a=76128, b=241758, acc_fir=23
Data Mismatch, Netlist: 88852135936, Expected output: 88856004064, Time: 4830000
                4840  Test stimulus is: a=654129, b=202660, acc_fir=5
Data Mismatch, Netlist: 20932128, Expected output: 24174688, Time: 4840000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                4850  Test stimulus is: a=491321, b=186356, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 2981696, Time: 4850000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                4860  Test stimulus is: a=711745, b=193417, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 3094672, Time: 4860000
                4870  Test stimulus is: a=849396, b=216560, acc_fir=13
Data Mismatch, Netlist: 6958252032, Expected output: 6961716992, Time: 4870000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 61 which is greater than 43 which serves no function
                4880  Test stimulus is: a=726138, b=110238, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 1763808, Time: 4880000
                4890  Test stimulus is: a=597011, b=262073, acc_fir=61
Data Mismatch, Netlist: 0, Expected output: 4193168, Time: 4890000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                4900  Test stimulus is: a=148179, b=20871, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 333936, Time: 4900000
                4910  Test stimulus is: a=858106, b=189544, acc_fir=26
Data Mismatch, Netlist: 137036300288, Expected output: 137039332992, Time: 4910000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                4920  Test stimulus is: a=538515, b=326, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 5216, Time: 4920000
                4930  Test stimulus is: a=743401, b=213574, acc_fir=29
Data Mismatch, Netlist: 262529875968, Expected output: 262533293152, Time: 4930000
                4940  Test stimulus is: a=253587, b=237331, acc_fir=16
Data Mismatch, Netlist: 16619077632, Expected output: 16622874928, Time: 4940000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                4950  Test stimulus is: a=458207, b=33149, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 530384, Time: 4950000
                4960  Test stimulus is: a=462541, b=191781, acc_fir=21
Data Mismatch, Netlist: 145385062400, Expected output: 145388130896, Time: 4960000
                4970  Test stimulus is: a=413694, b=48748, acc_fir=9
Data Mismatch, Netlist: 211811328, Expected output: 212591296, Time: 4970000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 49 which is greater than 43 which serves no function
                4980  Test stimulus is: a=434935, b=13476, acc_fir=49
Data Mismatch, Netlist: 0, Expected output: 215616, Time: 4980000
                4990  Test stimulus is: a=615845, b=245872, acc_fir=5
Data Mismatch, Netlist: 19707040, Expected output: 23640992, Time: 4990000
                5000  Test stimulus is: a=205055, b=49051, acc_fir=30
Data Mismatch, Netlist: 273804165120, Expected output: 273804949936, Time: 5000000
                5010  Test stimulus is: a=60312, b=139670, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 2234720, Time: 5010000
                5020  Test stimulus is: a=846675, b=211416, acc_fir=27
Data Mismatch, Netlist: 114219286528, Expected output: 114222669184, Time: 5020000
                5030  Test stimulus is: a=1006360, b=195107, acc_fir=28
Data Mismatch, Netlist: 212600881152, Expected output: 212604002864, Time: 5030000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                5040  Test stimulus is: a=787482, b=197820, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 3165120, Time: 5040000
                5050  Test stimulus is: a=1022854, b=51290, acc_fir=5
Data Mismatch, Netlist: 32731328, Expected output: 33551968, Time: 5050000
                5060  Test stimulus is: a=217826, b=146984, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 2351744, Time: 5060000
                5070  Test stimulus is: a=793716, b=240843, acc_fir=34
Data Mismatch, Netlist: 68719476736, Expected output: 68723330224, Time: 5070000
                5080  Test stimulus is: a=464002, b=121421, acc_fir=29
Data Mismatch, Netlist: 69793218560, Expected output: 69795161296, Time: 5080000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                5090  Test stimulus is: a=499146, b=160126, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 2562016, Time: 5090000
                5100  Test stimulus is: a=286574, b=135947, acc_fir=38
Data Mismatch, Netlist: 0, Expected output: 2175152, Time: 5100000
                5110  Test stimulus is: a=100064, b=195715, acc_fir=30
Data Mismatch, Netlist: 240518168576, Expected output: 240521300016, Time: 5110000
                5120  Test stimulus is: a=1006005, b=122842, acc_fir=34
Data Mismatch, Netlist: 85899345920, Expected output: 85901311392, Time: 5120000
                5130  Test stimulus is: a=590572, b=190305, acc_fir=8
Data Mismatch, Netlist: 151186432, Expected output: 154231312, Time: 5130000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                5140  Test stimulus is: a=865267, b=134879, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 2158064, Time: 5140000
                5150  Test stimulus is: a=435531, b=190673, acc_fir=4
Data Mismatch, Netlist: 6968496, Expected output: 10019264, Time: 5150000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                5160  Test stimulus is: a=596652, b=147246, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 2355936, Time: 5160000
                5170  Test stimulus is: a=685527, b=261390, acc_fir=9
Data Mismatch, Netlist: 350989824, Expected output: 355172064, Time: 5170000
                5180  Test stimulus is: a=647400, b=166987, acc_fir=10
Data Mismatch, Netlist: 662937600, Expected output: 665609392, Time: 5180000
                5190  Test stimulus is: a=973091, b=21320, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 341120, Time: 5190000
                5200  Test stimulus is: a=634955, b=206656, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 3306496, Time: 5200000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                5210  Test stimulus is: a=653627, b=55520, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 888320, Time: 5210000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 58 which is greater than 43 which serves no function
                5220  Test stimulus is: a=223680, b=171876, acc_fir=58
Data Mismatch, Netlist: 0, Expected output: 2750016, Time: 5220000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                5230  Test stimulus is: a=1009908, b=227765, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 3644240, Time: 5230000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                5240  Test stimulus is: a=995588, b=163018, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 2608288, Time: 5240000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 46 which is greater than 43 which serves no function
                5250  Test stimulus is: a=352904, b=158428, acc_fir=46
Data Mismatch, Netlist: 0, Expected output: 2534848, Time: 5250000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                5260  Test stimulus is: a=621838, b=35226, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 563616, Time: 5260000
                5270  Test stimulus is: a=753999, b=37604, acc_fir=3
Data Mismatch, Netlist: 6031992, Expected output: 6633656, Time: 5270000
                5280  Test stimulus is: a=95766, b=258157, acc_fir=36
Data Mismatch, Netlist: 137438953472, Expected output: 137443083984, Time: 5280000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 54 which is greater than 43 which serves no function
                5290  Test stimulus is: a=628405, b=48235, acc_fir=54
Data Mismatch, Netlist: 0, Expected output: 771760, Time: 5290000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                5300  Test stimulus is: a=409837, b=30993, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 495888, Time: 5300000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                5310  Test stimulus is: a=738799, b=150537, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 2408592, Time: 5310000
                5320  Test stimulus is: a=852504, b=93340, acc_fir=34
Data Mismatch, Netlist: 137438953472, Expected output: 137440446912, Time: 5320000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                5330  Test stimulus is: a=193081, b=135334, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 2165344, Time: 5330000
                5340  Test stimulus is: a=890449, b=146037, acc_fir=37
Data Mismatch, Netlist: 137438953472, Expected output: 137441290064, Time: 5340000
                5350  Test stimulus is: a=789860, b=221464, acc_fir=26
Data Mismatch, Netlist: 230049185792, Expected output: 230052729216, Time: 5350000
                5360  Test stimulus is: a=165657, b=118783, acc_fir=21
Data Mismatch, Netlist: 72530001920, Expected output: 72531902448, Time: 5360000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                5370  Test stimulus is: a=957423, b=259792, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 4156672, Time: 5370000
                5380  Test stimulus is: a=355023, b=9946, acc_fir=23
Data Mismatch, Netlist: 229369708544, Expected output: 229369867680, Time: 5380000
                5390  Test stimulus is: a=564361, b=61212, acc_fir=18
Data Mismatch, Netlist: 147943849984, Expected output: 147944829376, Time: 5390000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 55 which is greater than 43 which serves no function
                5400  Test stimulus is: a=1001470, b=193332, acc_fir=55
Data Mismatch, Netlist: 0, Expected output: 3093312, Time: 5400000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                5410  Test stimulus is: a=888258, b=256689, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 4107024, Time: 5410000
                5420  Test stimulus is: a=534902, b=102459, acc_fir=37
Data Mismatch, Netlist: 0, Expected output: 1639344, Time: 5420000
                5430  Test stimulus is: a=996895, b=50814, acc_fir=34
Data Mismatch, Netlist: 257698037760, Expected output: 257698850784, Time: 5430000
                5440  Test stimulus is: a=843562, b=59473, acc_fir=36
Data Mismatch, Netlist: 137438953472, Expected output: 137439905040, Time: 5440000
                5450  Test stimulus is: a=624682, b=56859, acc_fir=6
Data Mismatch, Netlist: 39979648, Expected output: 40889392, Time: 5450000
                5460  Test stimulus is: a=789610, b=123174, acc_fir=31
Data Mismatch, Netlist: 227633266688, Expected output: 227635237472, Time: 5460000
                5470  Test stimulus is: a=215516, b=166788, acc_fir=42
Data Mismatch, Netlist: 0, Expected output: 2668608, Time: 5470000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                5480  Test stimulus is: a=26300, b=93769, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 1500304, Time: 5480000
                5490  Test stimulus is: a=153136, b=59219, acc_fir=43
Data Mismatch, Netlist: 0, Expected output: 947504, Time: 5490000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 62 which is greater than 43 which serves no function
                5500  Test stimulus is: a=59247, b=241555, acc_fir=62
Data Mismatch, Netlist: 0, Expected output: 3864880, Time: 5500000
                5510  Test stimulus is: a=636160, b=59318, acc_fir=26
Data Mismatch, Netlist: 85899345920, Expected output: 85900295008, Time: 5510000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                5520  Test stimulus is: a=280473, b=29765, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 476240, Time: 5520000
                5530  Test stimulus is: a=610217, b=5086, acc_fir=12
Data Mismatch, Netlist: 2499448832, Expected output: 2499530208, Time: 5530000
                5540  Test stimulus is: a=976267, b=18406, acc_fir=8
Data Mismatch, Netlist: 249924352, Expected output: 250218848, Time: 5540000
                5550  Test stimulus is: a=954600, b=114523, acc_fir=3
Data Mismatch, Netlist: 7636800, Expected output: 9469168, Time: 5550000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                5560  Test stimulus is: a=104080, b=143455, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 2295280, Time: 5560000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                5570  Test stimulus is: a=309695, b=178896, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 2862336, Time: 5570000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                5580  Test stimulus is: a=610374, b=52213, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 835408, Time: 5580000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                5590  Test stimulus is: a=27297, b=28728, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 459648, Time: 5590000
                5600  Test stimulus is: a=485753, b=5632, acc_fir=18
Data Mismatch, Netlist: 127337234432, Expected output: 127337324544, Time: 5600000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 47 which is greater than 43 which serves no function
                5610  Test stimulus is: a=411162, b=215222, acc_fir=47
Data Mismatch, Netlist: 0, Expected output: 3443552, Time: 5610000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                5620  Test stimulus is: a=948222, b=158858, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 2541728, Time: 5620000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 56 which is greater than 43 which serves no function
                5630  Test stimulus is: a=565035, b=148577, acc_fir=56
Data Mismatch, Netlist: 0, Expected output: 2377232, Time: 5630000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                5640  Test stimulus is: a=630279, b=17221, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 275536, Time: 5640000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 51 which is greater than 43 which serves no function
                5650  Test stimulus is: a=106642, b=171862, acc_fir=51
Data Mismatch, Netlist: 0, Expected output: 2749792, Time: 5650000
                5660  Test stimulus is: a=659484, b=188101, acc_fir=30
Data Mismatch, Netlist: 30064771072, Expected output: 30067780688, Time: 5660000
                5670  Test stimulus is: a=660396, b=22456, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 359296, Time: 5670000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                5680  Test stimulus is: a=866712, b=190630, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 3050080, Time: 5680000
                5690  Test stimulus is: a=302003, b=217183, acc_fir=15
Data Mismatch, Netlist: 9896034304, Expected output: 9899509232, Time: 5690000
                5700  Test stimulus is: a=586570, b=80796, acc_fir=17
Data Mismatch, Netlist: 76882903040, Expected output: 76884195776, Time: 5700000
                5710  Test stimulus is: a=667853, b=16868, acc_fir=32
Data Mismatch, Netlist: 55834574848, Expected output: 55834844736, Time: 5710000
                5720  Test stimulus is: a=707531, b=123593, acc_fir=20
Data Mismatch, Netlist: 192144211968, Expected output: 192146189456, Time: 5720000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 60 which is greater than 43 which serves no function
                5730  Test stimulus is: a=749709, b=201505, acc_fir=60
Data Mismatch, Netlist: 0, Expected output: 3224080, Time: 5730000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 50 which is greater than 43 which serves no function
                5740  Test stimulus is: a=860864, b=70019, acc_fir=50
Data Mismatch, Netlist: 0, Expected output: 1120304, Time: 5740000
                5750  Test stimulus is: a=873829, b=163320, acc_fir=25
Data Mismatch, Netlist: 183777624064, Expected output: 183780237184, Time: 5750000
                5760  Test stimulus is: a=280954, b=201631, acc_fir=28
Data Mismatch, Netlist: 101468602368, Expected output: 101471828464, Time: 5760000
                5770  Test stimulus is: a=264066, b=19609, acc_fir=16
Data Mismatch, Netlist: 17305829376, Expected output: 17306143120, Time: 5770000
                5780  Test stimulus is: a=540854, b=140787, acc_fir=15
Data Mismatch, Netlist: 17722703872, Expected output: 17724956464, Time: 5780000
                5790  Test stimulus is: a=87814, b=168020, acc_fir=19
Data Mismatch, Netlist: 46039826432, Expected output: 46042514752, Time: 5790000
                5800  Test stimulus is: a=389761, b=101293, acc_fir=9
Data Mismatch, Netlist: 199557632, Expected output: 201178320, Time: 5800000
                5810  Test stimulus is: a=924658, b=165147, acc_fir=35
Data Mismatch, Netlist: 68719476736, Expected output: 68722119088, Time: 5810000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 63 which is greater than 43 which serves no function
                5820  Test stimulus is: a=25334, b=249887, acc_fir=63
Data Mismatch, Netlist: 0, Expected output: 3998192, Time: 5820000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 48 which is greater than 43 which serves no function
                5830  Test stimulus is: a=693583, b=104642, acc_fir=48
Data Mismatch, Netlist: 0, Expected output: 1674272, Time: 5830000
                5840  Test stimulus is: a=586006, b=76488, acc_fir=39
Data Mismatch, Netlist: 0, Expected output: 1223808, Time: 5840000
                5850  Test stimulus is: a=574900, b=236453, acc_fir=31
Data Mismatch, Netlist: 111669149696, Expected output: 111672932944, Time: 5850000
                5860  Test stimulus is: a=215916, b=141695, acc_fir=27
Data Mismatch, Netlist: 117574729728, Expected output: 117576996848, Time: 5860000
                5870  Test stimulus is: a=353363, b=59848, acc_fir=9
Data Mismatch, Netlist: 180921856, Expected output: 181879424, Time: 5870000
                5880  Test stimulus is: a=181700, b=150543, acc_fir=14
Data Mismatch, Netlist: 2976972800, Expected output: 2979381488, Time: 5880000
                5890  Test stimulus is: a=216902, b=239322, acc_fir=19
Data Mismatch, Netlist: 113719115776, Expected output: 113722944928, Time: 5890000
                5900  Test stimulus is: a=705136, b=204843, acc_fir=4
Data Mismatch, Netlist: 11282176, Expected output: 14559664, Time: 5900000
                5910  Test stimulus is: a=391396, b=81804, acc_fir=5
Data Mismatch, Netlist: 12524672, Expected output: 13833536, Time: 5910000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 57 which is greater than 43 which serves no function
                5920  Test stimulus is: a=340166, b=76821, acc_fir=57
Data Mismatch, Netlist: 0, Expected output: 1229136, Time: 5920000
                5930  Test stimulus is: a=676847, b=239718, acc_fir=15
Data Mismatch, Netlist: 22178922496, Expected output: 22182757984, Time: 5930000
                5940  Test stimulus is: a=251439, b=183418, acc_fir=25
Data Mismatch, Netlist: 190555619328, Expected output: 190558554016, Time: 5940000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 44 which is greater than 43 which serves no function
                5950  Test stimulus is: a=585636, b=198657, acc_fir=44
Data Mismatch, Netlist: 0, Expected output: 3178512, Time: 5950000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 59 which is greater than 43 which serves no function
                5960  Test stimulus is: a=627050, b=206624, acc_fir=59
Data Mismatch, Netlist: 0, Expected output: 3305984, Time: 5960000
                5970  Test stimulus is: a=966892, b=126146, acc_fir=13
Data Mismatch, Netlist: 7920779264, Expected output: 7922797600, Time: 5970000
                5980  Test stimulus is: a=1043104, b=139962, acc_fir=23
Data Mismatch, Netlist: 228975443968, Expected output: 228977683360, Time: 5980000
WARNING: DSP38 instance TOP.co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.netlist.RS_DSP_MULTADD_REGIN_$auto$hierarchy.cc:1408:execute$1[16].genblk1.DSP38_MULTADD_REGIN ACC_FIR input is 45 which is greater than 43 which serves no function
                5990  Test stimulus is: a=519341, b=14543, acc_fir=45
Data Mismatch, Netlist: 0, Expected output: 232688, Time: 5990000
                6000  Test stimulus is: a=519306, b=151776, acc_fir=40
Data Mismatch, Netlist: 0, Expected output: 2428416, Time: 6000000
                6010  Test stimulus is: a=378904, b=472, acc_fir=24
Data Mismatch, Netlist: 34762391552, Expected output: 34762399104, Time: 6010000
                6020  Test stimulus is: a=434386, b=65713, acc_fir=29
Data Mismatch, Netlist: 112742891520, Expected output: 112743942928, Time: 6020000
                6030  Test stimulus is: a=973279, b=82056, acc_fir=32
Data Mismatch, Netlist: 133143986176, Expected output: 133145299072, Time: 6030000
                6040  Test stimulus is: a=741392, b=164602, acc_fir=31
Data Mismatch, Netlist: 34359738368, Expected output: 34362372000, Time: 6040000
                6050  Test stimulus is: a=661057, b=215520, acc_fir=11
Data Mismatch, Netlist: 1353844736, Expected output: 1357293056, Time: 6050000
                6060  Test stimulus is: a=504106, b=44004, acc_fir=36
Data Mismatch, Netlist: 137438953472, Expected output: 137439657536, Time: 6060000


***Random Functionality Tests with random inputs for multiplier and acc_fir are ended***


602 comparison(s) mismatched
ERROR: SIM: Simulation Failed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_instantiation_new_primitives/add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_add_shifted_a_to_mult_output_coeff1_input_registered_new_primitive.v:162: Verilog $finish
