\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EMR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RTSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FTSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SWIER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External Interrupt/\+Event Controller. 

\doxysubsection{Field Documentation}
\label{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR@{EMR}}
\index{EMR@{EMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{EMR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EMR}

EXTI Event mask register, Address offset\+: 0x04 \label{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{FTSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FTSR}

EXTI Falling trigger selection register, Address offset\+: 0x0C \label{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{IMR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR}

EXTI Interrupt mask register, Address offset\+: 0x00 \label{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR@{PR}}
\index{PR@{PR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{PR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PR}

EXTI Pending register, Address offset\+: 0x14 \label{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RTSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RTSR}

EXTI Rising trigger selection register, Address offset\+: 0x08 \label{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{SWIER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SWIER}

EXTI Software interrupt event register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
