{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Schematic Generators"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## What you will learn\n",
    "* How to write schematic generators\n",
    "* Write a schematic generator for a source follower"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Schematic Generation Flow\n",
    "1. Create schematic in virtuoso\n",
    "2. Import schematic from virtuoso to Python\n",
    "3. Implement schematic design method\n",
    "4. Use BAG to create new instances of the schematic"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## bag_libs.def file\n",
    "```\n",
    "BAG_prim $BAG_TECH_CONFIG_DIR/DesignModules\n",
    "logic_templates laygo/generators/logic/BagModules\n",
    "adc_sar_templates BagModules\n",
    "clk_dis_templates BagModules\n",
    "cds_ff_mpt_microtemplates_dense BagModules\n",
    "bag_testbenches_ec $BAG_WORK_DIR/bag_testbenches_ec/BagModules\n",
    "demo_templates $BAG_WORK_DIR/BAG_XBase_demo/BagModules\n",
    "```\n",
    "* The \"cds.lib\" file for BAG\n",
    "* Each schematic library in virtuoso is converted to a Python package\n",
    "* bag_libs.def lists locations to save/load schematic generators"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## CS Amplifier Schematic Generator\n",
    "```python\n",
    "class demo_templates__amp_cs(Module):\n",
    "\n",
    "    # list of schematic parameters\n",
    "    param_list = ['lch', 'w_dict', 'intent_dict', 'fg_dict', ]\n",
    "\n",
    "    def __init__(self, bag_config, parent=None, prj=None, **kwargs):\n",
    "        Module.__init__(self, bag_config, yaml_file, parent=parent,\n",
    "                        prj=prj, **kwargs)\n",
    "        # initialize self.parameters dictionary\n",
    "        for par in self.param_list:\n",
    "            self.parameters[par] = None\n",
    "```\n",
    "* BAG_XBase_demo/BagModules/demo_templates/amp_cs.py\n",
    "* Schematic generators are subclass of Module\n",
    "* self.parameters is a dictionary from parameter names to values"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## The Design Method\n",
    "```python\n",
    "def design(self, lch=18e-9, w_dict=None, intent_dict=None, fg_dict=None):\n",
    "    # populate self.parameters dictionary\n",
    "    local_dict = locals()\n",
    "    for name in self.param_list:\n",
    "        if name not in local_dict:\n",
    "            raise ValueError('Parameter %s not specified.' % name)\n",
    "        self.parameters[name] = local_dict[name]\n",
    "```\n",
    "* design() method declares parameter names and assign default values\n",
    "* The first five lines populates self.parameters dictionary"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Setting Transistor Parameters\n",
    "```python\n",
    "# set transistor parameters\n",
    "self.instances['XP'].design(w=wp, l=lch, intent=intentp, nf=fg_load)\n",
    "self.instances['XPD'].design(w=wp, l=lch, intent=intentp, nf=fg_dump)\n",
    "self.instances['XN'].design(w=wn, l=lch, intent=intentn, nf=fg_amp)\n",
    "\n",
    "if len(fg_dumn_list) == 1:\n",
    "    self.instances['XND'].design(w=wn, l=lch, intent=intentn, nf=fg_dumn_list[0])\n",
    "```\n",
    "* self.instances is a dictionary of all instances in this schematic, which are Module objects\n",
    "* BAG_prim transistors have design() method that takes w, l, intent, and nf, and will set the transistor parameters accordingly"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Dummies and array_instance()\n",
    "```python\n",
    "else:\n",
    "    # we have two types of dummies.  Use array_instance to add a new\n",
    "    # dummy transistor.\n",
    "    name_list = ['XND0', 'XND1']\n",
    "    term_list = [{}, dict(D='vout')]\n",
    "    self.array_instance('XND', name_list, term_list=term_list)\n",
    "    self.instances['XND'][0].design(w=wn, l=lch, intent=intentn, nf=fg_dumn_list[0])\n",
    "    self.instances['XND'][1].design(w=wn, l=lch, intent=intentn, nf=fg_dumn_list[1])\n",
    "```\n",
    "* Recall that for CS amplifier, dummies have to change depending on (fg_load-fg_amp) % 4\n",
    "* self.array_instance() convert a single instance to a list of instances\n",
    "    * Used here to add a new dummy transistor"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## SF Schematic Exercise\n",
    "* Open demo_templates/amp_sf in virtuoso\n",
    "* Put in the non-dummy transistors and proper connections\n",
    "    * Named the amplifying transistor XAMP, then bias transistor XBIAS\n",
    "* See schematic for amp_sf_soln if you're stuck\n",
    "* Note: don't move pin locations, use stub connection by name\n",
    "* After completing the schematic, run the following cell which will update the netlist associated with amp_sf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "creating BagProject\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "sys.path.append('BAG_XBase_demo/demo_scripts')\n",
    "sys.path.append('BAG_XBase_demo/xbase_demo/demo_layout')\n",
    "import bootcamp_demo as d\n",
    "#import core\n",
    "from __future__ import (absolute_import, division,\n",
    "                        print_function, unicode_literals)\n",
    "# noinspection PyUnresolvedReferences,PyCompatibility\n",
    "from builtins import *\n",
    "\n",
    "from bag.layout.routing import TrackID\n",
    "from bag.layout.template import TemplateBase\n",
    "\n",
    "from abs_templates_ec.analog_core import AnalogBase\n",
    "\n",
    "# create BagProject object\n",
    "local_dict = locals()\n",
    "if 'bprj' in local_dict:\n",
    "    print('using existing BagProject')\n",
    "    bprj = local_dict['bprj']\n",
    "else:\n",
    "    print('creating BagProject')\n",
    "    bprj = d.BagProject()\n",
    "    \n",
    "bprj.import_design_library('demo_templates')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## Implement Schematic Generator\n",
    "* Fill in the missing parts of the following cell\n",
    "* When finished, run the cell below it to run the flow\n",
    "* LVS should pass and characterization should finish successfully\n",
    "* The solution is listed at the bottom\n",
    "* NOTE: whenever you change the schematic in virtuoso, you have to import the schematic to Python again"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "from __future__ import (absolute_import, division,\n",
    "                        print_function, unicode_literals)\n",
    "# noinspection PyUnresolvedReferences,PyCompatibility\n",
    "from builtins import *\n",
    "\n",
    "import os\n",
    "import pkg_resources\n",
    "\n",
    "from bag.design import Module\n",
    "\n",
    "\n",
    "yaml_file = pkg_resources.resource_filename(__name__, os.path.join('netlist_info', 'amp_sf.yaml'))\n",
    "\n",
    "\n",
    "# noinspection PyPep8Naming\n",
    "class demo_templates__amp_sf(Module):\n",
    "    \"\"\"Module for library demo_templates cell amp_sf.\n",
    "    Fill in high level description here.\n",
    "    \"\"\"\n",
    "\n",
    "    param_list = ['lch', 'w_dict', 'intent_dict', 'fg_dict', ]\n",
    "\n",
    "    def __init__(self, bag_config, parent=None, prj=None, **kwargs):\n",
    "        Module.__init__(self, bag_config, yaml_file, parent=parent, prj=prj, **kwargs)\n",
    "        for par in self.param_list:\n",
    "            self.parameters[par] = None\n",
    "\n",
    "    def design(self, lch=18e-9, w_dict=None, intent_dict=None, fg_dict=None):\n",
    "        \"\"\"To be overridden by subclasses to design this module.\n",
    "        This method should fill in values for all parameters in\n",
    "        self.parameters.  To design instances of this module, you can\n",
    "        call their design() method or any other ways you coded.\n",
    "        To modify schematic structure, call:\n",
    "        rename_pin()\n",
    "        delete_instance()\n",
    "        replace_instance_master()\n",
    "        reconnect_instance_terminal()\n",
    "        restore_instance()\n",
    "        array_instance()\n",
    "        \"\"\"\n",
    "        local_dict = locals()\n",
    "        for name in self.param_list:\n",
    "            if name not in local_dict:\n",
    "                raise ValueError('Parameter %s not specified.' % name)\n",
    "            self.parameters[name] = local_dict[name]\n",
    "\n",
    "        w_amp = w_dict['amp']\n",
    "        w_bias = w_dict['bias']\n",
    "        intent_amp = intent_dict['amp']\n",
    "        intent_bias = intent_dict['bias']\n",
    "        fg_amp = fg_dict['amp']\n",
    "        fg_bias = fg_dict['bias']\n",
    "\n",
    "        # TODO: design XAMP and XBIAS transistors\n",
    "        # related code from amp_cs schematic generator are copied below\n",
    "        # for reference\n",
    "        # self.instances['XP'].design(w=wp, l=lch, intent=intentp, nf=fg_load)\n",
    "        # self.instances['XPD'].design(w=wp, l=lch, intent=intentp, nf=fg_dump)\n",
    "        # self.instances['XN'].design(w=wn, l=lch, intent=intentn, nf=fg_amp)\n",
    "\n",
    "        # algorithm for drawing dummies\n",
    "        fg_dum_list = fg_dict['dum_list']\n",
    "        num_dummies = len(fg_dum_list)\n",
    "        name_list = ['XDUM%d' % idx for idx in range(num_dummies)]\n",
    "\n",
    "        if (fg_amp - fg_bias) % 4 == 0:\n",
    "            term_list = [{}, {}, dict(D='VDD')]\n",
    "        else:\n",
    "            term_list = [{}, {}, dict(D='vout')]\n",
    "\n",
    "        self.array_instance('XDUM', name_list, term_list=term_list)\n",
    "        self.instances['XDUM'][0].design(w=w_bias, l=lch, intent=intent_bias, nf=fg_dum_list[0])\n",
    "        self.instances['XDUM'][1].design(w=w_amp, l=lch, intent=intent_amp, nf=fg_dum_list[1])\n",
    "        self.instances['XDUM'][2].design(w=w_amp, l=lch, intent=intent_amp, nf=fg_dum_list[2])\n",
    "\n",
    "    def get_layout_params(self, **kwargs):\n",
    "        \"\"\"Returns a dictionary with layout parameters.\n",
    "        This method computes the layout parameters used to generate implementation's\n",
    "        layout.  Subclasses should override this method if you need to run post-extraction\n",
    "        layout.\n",
    "        Parameters\n",
    "        ----------\n",
    "        kwargs :\n",
    "            any extra parameters you need to generate the layout parameters dictionary.\n",
    "            Usually you specify layout-specific parameters here, like metal layers of\n",
    "            input/output, customizable wire sizes, and so on.\n",
    "        Returns\n",
    "        -------\n",
    "        params : dict[str, any]\n",
    "            the layout parameters dictionary.\n",
    "        \"\"\"\n",
    "        return {}\n",
    "\n",
    "    def get_layout_pin_mapping(self):\n",
    "        \"\"\"Returns the layout pin mapping dictionary.\n",
    "        This method returns a dictionary used to rename the layout pins, in case they are different\n",
    "        than the schematic pins.\n",
    "        Returns\n",
    "        -------\n",
    "        pin_mapping : dict[str, str]\n",
    "            a dictionary from layout pin names to schematic pin names.\n",
    "        \"\"\"\n",
    "        return {}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "d.run_flow(bprj, top_specs, 'amp_sf', demo_templates__amp_sf)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Solution\n",
    "```python\n",
    "class demo_templates__amp_sf_soln(Module):\n",
    "    \"\"\"Module for library demo_templates cell amp_sf_soln.\n",
    "    Fill in high level description here.\n",
    "    \"\"\"\n",
    "\n",
    "    param_list = ['lch', 'w_dict', 'intent_dict', 'fg_dict', ]\n",
    "\n",
    "    def __init__(self, bag_config, parent=None, prj=None, **kwargs):\n",
    "        Module.__init__(self, bag_config, yaml_file, parent=parent, prj=prj, **kwargs)\n",
    "        for par in self.param_list:\n",
    "            self.parameters[par] = None\n",
    "\n",
    "    def design(self, lch=18e-9, w_dict=None, intent_dict=None, fg_dict=None):\n",
    "        \"\"\"To be overridden by subclasses to design this module.\n",
    "        This method should fill in values for all parameters in\n",
    "        self.parameters.  To design instances of this module, you can\n",
    "        call their design() method or any other ways you coded.\n",
    "        To modify schematic structure, call:\n",
    "        rename_pin()\n",
    "        delete_instance()\n",
    "        replace_instance_master()\n",
    "        reconnect_instance_terminal()\n",
    "        restore_instance()\n",
    "        array_instance()\n",
    "        \"\"\"\n",
    "        local_dict = locals()\n",
    "        for name in self.param_list:\n",
    "            if name not in local_dict:\n",
    "                raise ValueError('Parameter %s not specified.' % name)\n",
    "            self.parameters[name] = local_dict[name]\n",
    "\n",
    "        w_amp = w_dict['amp']\n",
    "        w_bias = w_dict['bias']\n",
    "        intent_amp = intent_dict['amp']\n",
    "        intent_bias = intent_dict['bias']\n",
    "\n",
    "        fg_amp = fg_dict['amp']\n",
    "        fg_bias = fg_dict['bias']\n",
    "\n",
    "        self.instances['XAMP'].design(w=w_amp, l=lch, intent=intent_amp, nf=fg_amp)\n",
    "        self.instances['XBIAS'].design(w=w_bias, l=lch, intent=intent_bias, nf=fg_bias)\n",
    "\n",
    "        # design dummies\n",
    "        fg_dum_list = fg_dict['dum_list']\n",
    "        num_dummies = len(fg_dum_list)\n",
    "        name_list = ['XDUM%d' % idx for idx in range(num_dummies)]\n",
    "\n",
    "        if (fg_amp - fg_bias) % 4 == 0:\n",
    "            term_list = [{}, {}, dict(D='VDD')]\n",
    "        else:\n",
    "            term_list = [{}, {}, dict(D='vout')]\n",
    "\n",
    "        self.array_instance('XDUM', name_list, term_list=term_list)\n",
    "        self.instances['XDUM'][0].design(w=w_bias, l=lch, intent=intent_bias, nf=fg_dum_list[0])\n",
    "        self.instances['XDUM'][1].design(w=w_amp, l=lch, intent=intent_amp, nf=fg_dum_list[1])\n",
    "        self.instances['XDUM'][2].design(w=w_amp, l=lch, intent=intent_amp, nf=fg_dum_list[2])\n",
    "\n",
    "    def get_layout_params(self, **kwargs):\n",
    "        \"\"\"Returns a dictionary with layout parameters.\n",
    "        This method computes the layout parameters used to generate implementation's\n",
    "        layout.  Subclasses should override this method if you need to run post-extraction\n",
    "        layout.\n",
    "        Parameters\n",
    "        ----------\n",
    "        kwargs :\n",
    "            any extra parameters you need to generate the layout parameters dictionary.\n",
    "            Usually you specify layout-specific parameters here, like metal layers of\n",
    "            input/output, customizable wire sizes, and so on.\n",
    "        Returns\n",
    "        -------\n",
    "        params : dict[str, any]\n",
    "            the layout parameters dictionary.\n",
    "        \"\"\"\n",
    "        return {}\n",
    "\n",
    "    def get_layout_pin_mapping(self):\n",
    "        \"\"\"Returns the layout pin mapping dictionary.\n",
    "        This method returns a dictionary used to rename the layout pins, in case they are different\n",
    "        than the schematic pins.\n",
    "        Returns\n",
    "        -------\n",
    "        pin_mapping : dict[str, str]\n",
    "            a dictionary from layout pin names to schematic pin names.\n",
    "        \"\"\"\n",
    "        return {}\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
