{"sha": "089a05b8d7a14016a8bb36c94170a1c0e72872da", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDg5YTA1YjhkN2ExNDAxNmE4YmIzNmM5NDE3MGExYzBlNzI4NzJkYQ==", "commit": {"author": {"name": "Stan Shebs", "email": "shebs@apple.com", "date": "2001-11-17T21:17:53Z"}, "committer": {"name": "Stan Shebs", "email": "shebs@gcc.gnu.org", "date": "2001-11-17T21:17:53Z"}, "message": "rs6000.h (REG_CLASS_CONTENTS): Fix the AltiVec-related bitfields.\n\n        * config/rs6000/rs6000.h (REG_CLASS_CONTENTS): Fix the\n        AltiVec-related bitfields.\n\nFrom-SVN: r47127", "tree": {"sha": "a46d5a672601b078108980c013ee485d27bfed02", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a46d5a672601b078108980c013ee485d27bfed02"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/089a05b8d7a14016a8bb36c94170a1c0e72872da", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/089a05b8d7a14016a8bb36c94170a1c0e72872da", "html_url": "https://github.com/Rust-GCC/gccrs/commit/089a05b8d7a14016a8bb36c94170a1c0e72872da", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/089a05b8d7a14016a8bb36c94170a1c0e72872da/comments", "author": null, "committer": null, "parents": [{"sha": "572202a718776c8d1a7d7f467652a2faff940c6c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/572202a718776c8d1a7d7f467652a2faff940c6c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/572202a718776c8d1a7d7f467652a2faff940c6c"}], "stats": {"total": 17, "additions": 11, "deletions": 6}, "files": [{"sha": "bdf40d71751bc5b53b5364aec8caf747fcfb461f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/089a05b8d7a14016a8bb36c94170a1c0e72872da/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/089a05b8d7a14016a8bb36c94170a1c0e72872da/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=089a05b8d7a14016a8bb36c94170a1c0e72872da", "patch": "@@ -1,3 +1,8 @@\n+2001-11-17  Stan Shebs  <shebs@apple.com>\n+\n+\t* config/rs6000/rs6000.h (REG_CLASS_CONTENTS): Fix the\n+\tAltiVec-related bitfields.\n+\n Sat Nov 17 12:06:31 2001  Richard Kenner  <kenner@vlsi1.ultra.nyu.edu>\n \n \t* except.c (enum eh_region_type): Add ERT_UNKNOWN."}, {"sha": "238cedc456217bcda1b37cc0e5295bb71d4f8fc0", "filename": "gcc/config/rs6000/rs6000.h", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/089a05b8d7a14016a8bb36c94170a1c0e72872da/gcc%2Fconfig%2Frs6000%2Frs6000.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/089a05b8d7a14016a8bb36c94170a1c0e72872da/gcc%2Fconfig%2Frs6000%2Frs6000.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.h?ref=089a05b8d7a14016a8bb36c94170a1c0e72872da", "patch": "@@ -1055,8 +1055,8 @@ enum reg_class\n   { 0xfffffffe, 0x00000000, 0x00000008, 0x00000000 }, /* BASE_REGS */\t     \\\n   { 0xffffffff, 0x00000000, 0x00000008, 0x00000000 }, /* GENERAL_REGS */     \\\n   { 0x00000000, 0xffffffff, 0x00000000, 0x00000000 }, /* FLOAT_REGS */       \\\n-  { 0x00000000, 0x00000000, 0xffffe000, 0x0001ffff }, /* ALTIVEC_REGS */     \\\n-  { 0x00000000, 0x00000000, 0x00000000, 0x00020000 }, /* VRSAVE_REGS */\t     \\\n+  { 0x00000000, 0x00000000, 0xffffe000, 0x00001fff }, /* ALTIVEC_REGS */     \\\n+  { 0x00000000, 0x00000000, 0x00000000, 0x00002000 }, /* VRSAVE_REGS */\t     \\\n   { 0xffffffff, 0xffffffff, 0x00000008, 0x00000000 }, /* NON_SPECIAL_REGS */ \\\n   { 0x00000000, 0x00000000, 0x00000001, 0x00000000 }, /* MQ_REGS */\t     \\\n   { 0x00000000, 0x00000000, 0x00000002, 0x00000000 }, /* LINK_REGS */\t     \\\n@@ -1066,9 +1066,9 @@ enum reg_class\n   { 0xffffffff, 0x00000000, 0x0000000f, 0x00000000 }, /* SPEC_OR_GEN_REGS */ \\\n   { 0x00000000, 0x00000000, 0x00000010, 0x00000000 }, /* CR0_REGS */\t     \\\n   { 0x00000000, 0x00000000, 0x00000ff0, 0x00000000 }, /* CR_REGS */\t     \\\n-  { 0xffffffff, 0x00000000, 0x0000ffff, 0x00000000 }, /* NON_FLOAT_REGS */   \\\n-  { 0x00000000, 0x00000000, 0x00010000, 0x00000000 }, /* XER_REGS */\t     \\\n-  { 0xffffffff, 0xffffffff, 0xffffffff, 0x0003ffff }  /* ALL_REGS */\t     \\\n+  { 0xffffffff, 0x00000000, 0x0000efff, 0x00000000 }, /* NON_FLOAT_REGS */   \\\n+  { 0x00000000, 0x00000000, 0x00001000, 0x00000000 }, /* XER_REGS */\t     \\\n+  { 0xffffffff, 0xffffffff, 0xffffffff, 0x00003fff }  /* ALL_REGS */\t     \\\n }\n \n /* The same information, inverted:\n@@ -2069,7 +2069,7 @@ do {\t\t\t\t\t\t\t\t\t     \\\n \n /* Define this macro if the register defined by\n    `PIC_OFFSET_TABLE_REGNUM' is clobbered by calls.  Do not define\n-   this macro if `PIC_OFFSET_TABLE_REGNUM' is not defined. */\n+   this macro if `PIC_OFFSET_TABLE_REGNUM' is not defined.  */\n \n /* #define PIC_OFFSET_TABLE_REG_CALL_CLOBBERED */\n "}]}