-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dma_demo_v_tpg_0_2_tpgBackground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    bck_motion_en : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId : IN STD_LOGIC_VECTOR (7 downto 0);
    ZplateHorContStart : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateHorContDelta : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContDelta : IN STD_LOGIC_VECTOR (15 downto 0);
    dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat : IN STD_LOGIC_VECTOR (7 downto 0);
    outImg_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    outImg_full_n : IN STD_LOGIC;
    outImg_write : OUT STD_LOGIC );
end;


architecture behav of dma_demo_v_tpg_0_2_tpgBackground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4C : STD_LOGIC_VECTOR (7 downto 0) := "01001100";
    constant ap_const_lv8_95 : STD_LOGIC_VECTOR (7 downto 0) := "10010101";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv8_1D : STD_LOGIC_VECTOR (7 downto 0) := "00011101";
    constant ap_const_lv8_6B : STD_LOGIC_VECTOR (7 downto 0) := "01101011";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv14_F : STD_LOGIC_VECTOR (13 downto 0) := "00000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv29_1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal rampStart : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal rampVal_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rampVal : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal s : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal hBarSel_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal zonePlateVAddr : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hBarSel : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hdata : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_3 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal rampVal_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal xBar_V : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal yCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgSinTableArray_9bit_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_9bit_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal yCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal rSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal outImg_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln527_reg_4606 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_reg_904 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_reg_904_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_reg_904_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1299 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal patternId_read_read_fu_510_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i209_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1303 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_1307 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_1311 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_1315 : STD_LOGIC_VECTOR (1 downto 0);
    signal outpix_val_V_0_fu_1343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln573_fu_1357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp6_i_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_1_fu_1371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln589_cast_fu_1379_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln589_cast_cast_cast_cast_fu_1387_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_1_fu_1395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_2_fu_1403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_3_fu_1411_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidthMinSamples_fu_1435_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp196_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal barWidth_fu_1485_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal barWidth_cast_fu_1495_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp56_i_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_i_i_fu_1519_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rampStart_1_reg_4488 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1098_fu_1529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1098_reg_4495 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_val_V_1_16_fu_1597_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_16_reg_4500 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_1605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_reg_4506 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1150_1_fu_1613_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_2_fu_1711_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_2_reg_4521 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln525_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp11_i304_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp11_i304_reg_4530 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1517_fu_1742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1517_reg_4535 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1607_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1607_reg_4540 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1607_1_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1607_1_reg_4546 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1607_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1607_reg_4552 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1607_2_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1607_2_reg_4557 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_1842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_reg_4580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal outpix_val_V_0_20_fu_1848_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_0_20_reg_4585_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln527_reg_4606_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_fu_1873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1089_reg_4610_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1599_reg_4618_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1545_reg_4623_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1386_reg_4642_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_reg_4646 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_reg_4646_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_reg_4646_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_reg_4646_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1342_reg_4646_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_reg_4650 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_reg_4650_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_reg_4650_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_reg_4650_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1348_reg_4650_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_reg_4659_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln213_fu_2011_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln213_reg_4663 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1110_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_reg_4669_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1550_reg_4673_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_reg_4677_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tpgSinTableArray_9bit_load_reg_4681 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tpgSinTableArray_9bit_load_1_reg_4687 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_load_2_reg_4693 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln1391_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1391_reg_4699_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_reg_4703_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_2240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4707 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4707_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4707_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4707_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4707_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_2270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4713 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4713_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4713_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4713_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4713_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_2300_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4718_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1301_fu_2308_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1301_reg_4726 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1301_1_fu_2312_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1301_1_reg_4732 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4016_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal grp_fu_4024_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_reg_4759_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal zonePlateVAddr_loc_0_load_1_reg_4765 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln537_fu_2400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal mul_ln1301_2_fu_2408_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1301_2_reg_4775 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4032_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1301_1_reg_4781 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4039_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1302_1_reg_4787 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_val_V_0_19_fu_2511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_19_reg_4797_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_fu_2517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_4802_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_reg_4808 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_load_reg_4818 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_i5_fu_2563_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1557_fu_2571_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_i4_fu_2593_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_i2_fu_2607_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1398_fu_2625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1405_fu_2643_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1225_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1225_reg_4870 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_reg_4877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_reg_4877_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_reg_4877_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_reg_4877_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1256_reg_4877_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_reg_4881 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_reg_4881_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_reg_4881_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_reg_4881_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1258_reg_4881_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1260_fu_2683_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1260_reg_4885 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1225_1_fu_2809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1225_1_reg_4897 : STD_LOGIC_VECTOR (31 downto 0);
    signal guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2816_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1229_fu_2820_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1262_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_4913 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_4913_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_4913_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_4913_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1264_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1264_reg_4917 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1264_reg_4917_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1264_reg_4917_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1264_reg_4917_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_fu_1223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal grp_load_fu_1220_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_64_fu_2945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1248_fu_2948_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1248_reg_4947 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4054_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1363_reg_5012 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1363_reg_5012_pp0_iter14_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1363_fu_2998_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1363_reg_5018 : STD_LOGIC_VECTOR (26 downto 0);
    signal outpix_val_V_2_13_fu_3110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_13_reg_5078 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_15_fu_3145_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_15_reg_5083 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_9_fu_3156_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_9_reg_5088 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1581_fu_3184_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1581_reg_5093 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_12_fu_3199_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_12_reg_5098 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4061_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1303_1_reg_5104 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_val_V_0_4_reg_5110 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_reg_5115 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_6_reg_5120 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1423_fu_3241_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1423_reg_5125 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1363_2_reg_5130 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_10_fu_3288_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_10_reg_5135 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_14_fu_3295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_14_reg_5140 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_15_fu_3302_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_15_reg_5145 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_load_reg_5150 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_load_reg_5155 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_load_reg_5160 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_load_reg_5165 : STD_LOGIC_VECTOR (7 downto 0);
    signal redYuv_load_reg_5170 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_5_fu_3353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_5_reg_5175 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_8_fu_3623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_8_reg_5181 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_18_fu_3757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_18_reg_5186 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1324_fu_3767_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1324_reg_5191 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_18_fu_3849_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_18_reg_5196 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_3_load_reg_5202 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_1_load_reg_5207 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_4_load_reg_5212 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter12_state15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_start : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_done : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_idle : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_ready : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_ce : STD_LOGIC;
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op391_call_state13 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp391 : BOOLEAN;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_start : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_done : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_idle : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_ready : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_ce : STD_LOGIC;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_1199_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternCrossHatch_fu_1199_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op404_call_state13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp404 : BOOLEAN;
    signal grp_reg_int_s_fu_2329_d : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_2329_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_2329_ap_ce : STD_LOGIC;
    signal ap_predicate_op316_call_state6 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call6 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1_ignore_call6 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3_ignore_call6 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call6 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call6 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call6 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call6 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call6 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call6 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call6 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call6 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call6 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp316 : BOOLEAN;
    signal grp_reg_unsigned_short_s_fu_2548_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_unsigned_short_s_fu_2548_ap_ce : STD_LOGIC;
    signal ap_predicate_op388_call_state12 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call3 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call3 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call3 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call3 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call3 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call3 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call3 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp388 : BOOLEAN;
    signal grp_reg_int_s_fu_2867_d : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_2867_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_2867_ap_ce : STD_LOGIC;
    signal ap_predicate_op506_call_state14 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0_ignore_call1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1_ignore_call1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2_ignore_call1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3_ignore_call1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call1 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call1 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call1 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call1 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call1 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call1 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call1 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp506 : BOOLEAN;
    signal y_reg_892 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_phi_mux_x_phi_fu_908_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_shl_i386478_phi_fu_951_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter2_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter3_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter4_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter5_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter6_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter7_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter8_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter9_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter10_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter11_shl_i386478_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_i3_fu_2693_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_shl_i386474_phi_fu_971_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter2_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter3_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter4_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter5_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter6_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter7_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter8_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter9_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter10_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter11_shl_i386474_reg_968 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_2_loc_5_reg_978 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_shl_i321458_phi_fu_1016_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter0_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter1_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter2_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter3_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter4_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter5_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter6_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter7_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter8_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter9_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter10_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter11_shl_i321458_reg_1013 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_i_fu_2744_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_shl_i321454_phi_fu_1036_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter0_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter1_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter2_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter3_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter4_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter5_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter6_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter7_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter8_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter9_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter10_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter11_shl_i321454_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_vBarSel_loc_5_reg_1043 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter1_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter2_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter3_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter4_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter5_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter6_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter7_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter8_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter9_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter10_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter11_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_reg_pp0_iter12_shl_i321453_reg_1071 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_hBarSel_4_loc_2_phi_fu_1088_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1248_cast_fu_3001_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter11_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter12_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op391_call_state13_state12 : BOOLEAN;
    signal grp_tpgPatternCrossHatch_fu_1199_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op404_call_state13_state12 : BOOLEAN;
    signal zext_ln1287_fu_1909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1288_fu_1920_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_1931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1363_fu_2532_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom47_i_fu_2900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom51_i_fu_2936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom53_i_fu_2988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom38_i_fu_3006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1214_fu_3027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1198_fu_3043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1182_fu_3059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1166_fu_3075_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1150_fu_3091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln711_fu_1774_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal rampVal_3_flag_0_load_load_fu_1830_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1116_fu_3316_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_fu_1229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_fu_1226_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_flag_0_load_load_fu_1806_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1352_fu_2369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1398_fu_2619_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1417_fu_2761_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal hdata_flag_0_load_load_fu_1794_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1575_fu_2710_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal rampVal_2_flag_0_load_load_fu_1771_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln213_fu_2171_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_lhs : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1354_fu_2381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln691_fu_2127_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln692_fu_2148_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln691_4_fu_2159_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln691_3_fu_2059_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln692_1_fu_2080_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln691_5_fu_2091_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_4_fu_3485_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_5_fu_3521_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_6_fu_3557_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal outpix_val_V_0_3_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_outpix_val_V_0_3_load : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln300_fu_3406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_8_fu_3575_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_3793_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_0_17_fu_3900_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_1_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_outpix_val_V_1_1_load : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_17_fu_3963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign_25_cast_fu_3667_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_18_fu_3690_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign_22_cast_fu_3797_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_15_fu_3904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_1_14_fu_3926_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_4_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_outpix_val_V_2_4_load : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_2_12_fu_3597_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_3671_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_3801_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rampVal_2_loc_0_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1632_fu_3164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_new_0_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_0_fu_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal hBarSel_3_loc_0_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1575_fu_2716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1632_fu_1589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal vBarSel_2_loc_0_fu_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_vBarSel_2_loc_0_load : STD_LOGIC_VECTOR (7 downto 0);
    signal hdata_loc_0_fu_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln653_fu_3211_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal hdata_new_0_fu_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal hdata_flag_0_fu_430 : STD_LOGIC_VECTOR (0 downto 0);
    signal hBarSel_loc_0_fu_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1417_1_fu_2767_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1526_fu_1573_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal vBarSel_loc_0_fu_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_vBarSel_loc_0_load : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1417_fu_1565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zonePlateVAddr_loc_0_fu_442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_loc_0_fu_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_count_loc_0_load : STD_LOGIC_VECTOR (31 downto 0);
    signal count_new_0_fu_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_flag_0_fu_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal hBarSel_4_loc_0_fu_458 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_hBarSel_4_loc_0_load : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_4_new_0_fu_462 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_hBarSel_4_new_0_load_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal hBarSel_4_flag_0_fu_466 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_hBarSel_4_flag_0_load_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_loc_0_fu_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_s_loc_0_load : STD_LOGIC_VECTOR (31 downto 0);
    signal s_new_0_fu_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_s_new_0_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1225_fu_2801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_flag_0_fu_478 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1225_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_loc_0_fu_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1116_fu_3322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln525_fu_1541_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_3_loc_0_fu_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln549_fu_3365_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_3_new_0_fu_490 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_3_flag_0_fu_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal outpix_val_V_2_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_63_fu_1333_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add2_i_fu_1419_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_cast_fu_1425_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_1329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_11_fu_1447_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_1463_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_i_fu_1479_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add5_i_fu_1441_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_fu_1505_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal barHeight_cast_cast_fu_1515_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln525_fu_1717_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Sel_fu_1732_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln527_1_fu_1860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1545_fu_1885_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln527_2_fu_1864_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1288_fu_1914_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1289_fu_1925_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1386_fu_1936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1342_fu_1960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln527_1_fu_1856_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1357_fu_1982_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1346_fu_1996_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_fu_2000_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1110_fu_2023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln878_1_fu_2039_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln878_2_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln878_fu_2107_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln878_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1287_fu_2218_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1287_fu_2221_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_2232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1287_fu_2226_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1288_fu_2248_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1288_1_fu_2251_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_2262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1288_fu_2256_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1289_fu_2278_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_1_fu_2281_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_fu_2292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1289_fu_2286_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_2316_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln2_fu_2335_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4007_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1301_2_fu_2408_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1301_2_fu_2408_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1301_6_fu_2422_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1301_4_fu_2419_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1301_7_fu_2425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_2439_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_2450_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1302_fu_2446_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1301_2_fu_2428_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1301_3_fu_2434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1301_3_fu_2434_p2 : signal is "no";
    signal tmp_16_fu_2459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_2467_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1302_2_fu_2453_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_2485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_2493_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_2477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_2503_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4046_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_65_fu_2559_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln527_6_fu_2577_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1557_fu_2581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln527_5_fu_2615_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_i1_fu_2635_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1258_fu_2668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_66_fu_2689_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln527_8_fu_2706_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln527_7_fu_2757_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_23_fu_2835_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln1578_fu_2890_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2894_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1420_fu_2908_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_2918_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1420_fu_2912_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_2928_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1232_fu_2941_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal idxprom49_i_cast_cast_cast_cast_fu_2974_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1214_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1214_fu_3020_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1198_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1198_fu_3036_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1182_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1182_fu_3052_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1166_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1166_fu_3068_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1150_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1150_fu_3084_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1599_fu_3099_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_val_V_fu_3106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1607_1_fu_3117_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1607_2_fu_3124_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1607_4_fu_3138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1630_fu_3152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1607_3_fu_3131_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1581_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln527_4_fu_3195_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1526_fu_3205_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1423_fu_3237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1363_fu_3249_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal and_ln1252_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_assign_19_cast_fu_3268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1252_fu_3280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_3264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_3272_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln527_fu_3312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln527_3_fu_3349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1098_fu_3359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_3461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1350_fu_3457_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1349_fu_3479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3469_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_20_fu_3497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1350_1_fu_3493_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1349_1_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1349_1_fu_3505_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_21_fu_3533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1350_2_fu_3529_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1349_2_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1349_2_fu_3541_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_6_fu_3565_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_3587_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_3605_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1819_fu_3583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_3615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1303_1_fu_3718_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1303_1_fu_3715_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_3725_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_3_fu_3721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln1303_3_fu_3721_p2 : signal is "no";
    signal tmp_18_fu_3731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_fu_3739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_3749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_3820_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1363_1_fu_3827_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1363_3_fu_3832_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1363_fu_3841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4007_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4007_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4007_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4016_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4024_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4024_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4024_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4032_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4032_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4032_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4039_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4039_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4046_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4054_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4061_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4061_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4000_ce : STD_LOGIC;
    signal grp_fu_4007_ce : STD_LOGIC;
    signal grp_fu_4016_ce : STD_LOGIC;
    signal grp_fu_4024_ce : STD_LOGIC;
    signal grp_fu_4032_ce : STD_LOGIC;
    signal grp_fu_4039_ce : STD_LOGIC;
    signal grp_fu_4046_ce : STD_LOGIC;
    signal grp_fu_4054_ce : STD_LOGIC;
    signal grp_fu_4061_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_4000_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4007_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4024_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4032_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4061_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1301_2_fu_2408_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_1717 : BOOLEAN;
    signal ap_condition_880 : BOOLEAN;
    signal ap_condition_874 : BOOLEAN;
    signal ap_condition_863 : BOOLEAN;
    signal ap_condition_858 : BOOLEAN;
    signal ap_condition_1433 : BOOLEAN;
    signal ap_condition_1536 : BOOLEAN;
    signal ap_condition_935 : BOOLEAN;
    signal ap_condition_1649 : BOOLEAN;
    signal ap_condition_1712 : BOOLEAN;
    signal ap_condition_1428 : BOOLEAN;
    signal ap_condition_420 : BOOLEAN;
    signal ap_condition_1532 : BOOLEAN;
    signal ap_condition_3883 : BOOLEAN;
    signal ap_condition_3889 : BOOLEAN;
    signal ap_condition_3893 : BOOLEAN;
    signal ap_condition_3899 : BOOLEAN;
    signal ap_condition_3902 : BOOLEAN;
    signal ap_condition_3907 : BOOLEAN;
    signal ap_condition_3911 : BOOLEAN;
    signal ap_condition_3915 : BOOLEAN;
    signal ap_condition_3919 : BOOLEAN;
    signal ap_condition_3923 : BOOLEAN;
    signal ap_condition_3927 : BOOLEAN;
    signal ap_condition_3933 : BOOLEAN;
    signal ap_condition_3938 : BOOLEAN;
    signal ap_condition_3942 : BOOLEAN;
    signal ap_condition_3930 : BOOLEAN;
    signal ap_condition_3950 : BOOLEAN;
    signal ap_condition_3955 : BOOLEAN;
    signal ap_condition_3947 : BOOLEAN;
    signal ap_condition_3963 : BOOLEAN;
    signal ap_condition_3968 : BOOLEAN;
    signal ap_condition_3960 : BOOLEAN;
    signal ap_condition_3975 : BOOLEAN;
    signal ap_condition_3979 : BOOLEAN;
    signal ap_condition_3984 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        dpDynamicRange : IN STD_LOGIC_VECTOR (7 downto 0);
        dpYUVCoef : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternCrossHatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        width : IN STD_LOGIC_VECTOR (15 downto 0);
        height : IN STD_LOGIC_VECTOR (15 downto 0);
        color : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dma_demo_v_tpg_0_2_reg_unsigned_short_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_redYuv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_grnYuv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_bluYuv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    redYuv_U : component dma_demo_v_tpg_0_2_tpgBackground_redYuv
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component dma_demo_v_tpg_0_2_tpgBackground_grnYuv
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component dma_demo_v_tpg_0_2_tpgBackground_bluYuv
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component dma_demo_v_tpg_0_2_tpgPatternCrossHatch_blkYuv_1
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component dma_demo_v_tpg_0_2_tpgPatternCrossHatch_whiYuv_1
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelRgb_g_U : component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelRgb_b_U : component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgBarSelYuv_y_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_y
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelYuv_v_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_v
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelYuv_u_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgBarSelYuv_u
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgSinTableArray_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgTartanBarArray
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    tpgSinTableArray_9bit_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgSinTableArray_9bit
    generic map (
        DataWidth => 9,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_address0,
        ce0 => tpgSinTableArray_9bit_ce0,
        q0 => tpgSinTableArray_9bit_q0,
        address1 => tpgSinTableArray_9bit_address1,
        ce1 => tpgSinTableArray_9bit_ce1,
        q1 => tpgSinTableArray_9bit_q1,
        address2 => tpgSinTableArray_9bit_address2,
        ce2 => tpgSinTableArray_9bit_ce2,
        q2 => tpgSinTableArray_9bit_q2);

    tpgCheckerBoardArray_U : component dma_demo_v_tpg_0_2_tpgBackground_tpgCheckerBoardArray
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    grp_tpgPatternDPColorSquare_fu_1154 : component dma_demo_v_tpg_0_2_tpgPatternDPColorSquare
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternDPColorSquare_fu_1154_ap_start,
        ap_done => grp_tpgPatternDPColorSquare_fu_1154_ap_done,
        ap_idle => grp_tpgPatternDPColorSquare_fu_1154_ap_idle,
        ap_ready => grp_tpgPatternDPColorSquare_fu_1154_ap_ready,
        ap_ce => grp_tpgPatternDPColorSquare_fu_1154_ap_ce,
        y => y_reg_892,
        x => x_reg_904_pp0_iter9_reg,
        color => colorFormat,
        dpDynamicRange => dpDynamicRange,
        dpYUVCoef => dpYUVCoef,
        ap_return_0 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_0,
        ap_return_1 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_1,
        ap_return_2 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2);

    grp_tpgPatternCrossHatch_fu_1199 : component dma_demo_v_tpg_0_2_tpgPatternCrossHatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgPatternCrossHatch_fu_1199_ap_start,
        ap_done => grp_tpgPatternCrossHatch_fu_1199_ap_done,
        ap_idle => grp_tpgPatternCrossHatch_fu_1199_ap_idle,
        ap_ready => grp_tpgPatternCrossHatch_fu_1199_ap_ready,
        ap_ce => grp_tpgPatternCrossHatch_fu_1199_ap_ce,
        y => y_reg_892,
        x => x_reg_904_pp0_iter9_reg,
        width => width,
        height => height,
        color => colorFormat,
        ap_return_0 => grp_tpgPatternCrossHatch_fu_1199_ap_return_0,
        ap_return_1 => grp_tpgPatternCrossHatch_fu_1199_ap_return_1,
        ap_return_2 => grp_tpgPatternCrossHatch_fu_1199_ap_return_2);

    grp_reg_int_s_fu_2329 : component dma_demo_v_tpg_0_2_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2329_d,
        ap_return => grp_reg_int_s_fu_2329_ap_return,
        ap_ce => grp_reg_int_s_fu_2329_ap_ce);

    grp_reg_unsigned_short_s_fu_2548 : component dma_demo_v_tpg_0_2_reg_unsigned_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => bck_motion_en,
        ap_return => grp_reg_unsigned_short_s_fu_2548_ap_return,
        ap_ce => grp_reg_unsigned_short_s_fu_2548_ap_ce);

    grp_reg_int_s_fu_2867 : component dma_demo_v_tpg_0_2_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2867_d,
        ap_return => grp_reg_int_s_fu_2867_ap_return,
        ap_ce => grp_reg_int_s_fu_2867_ap_ce);

    mul_8ns_6ns_13_1_1_U29 : component dma_demo_v_tpg_0_2_mul_8ns_6ns_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln1301_2_fu_2408_p0,
        din1 => mul_ln1301_2_fu_2408_p1,
        dout => mul_ln1301_2_fu_2408_p2);

    mul_mul_17s_16ns_32_4_1_U30 : component dma_demo_v_tpg_0_2_mul_mul_17s_16ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_ln1357_fu_1982_p2,
        din1 => grp_fu_4000_p1,
        ce => grp_fu_4000_ce,
        dout => grp_fu_4000_p2);

    mac_muladd_8ns_8ns_14ns_15_4_1_U31 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_8ns_14ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4007_p0,
        din1 => grp_fu_4007_p1,
        din2 => grp_fu_4007_p2,
        ce => grp_fu_4007_ce,
        dout => grp_fu_4007_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U32 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4016_p0,
        din1 => grp_fu_4016_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4016_ce,
        dout => grp_fu_4016_p3);

    mac_muladd_8ns_8s_15ns_16_4_1_U33 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_8s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4024_p0,
        din1 => grp_fu_4024_p1,
        din2 => grp_fu_4024_p2,
        ce => grp_fu_4024_ce,
        dout => grp_fu_4024_p3);

    mac_muladd_8ns_9ns_15ns_16_4_1_U34 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_9ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4032_p0,
        din1 => grp_fu_4032_p1,
        din2 => grp_fu_4032_p2,
        ce => grp_fu_4032_ce,
        dout => grp_fu_4032_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U35 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4039_p0,
        din1 => grp_fu_4039_p1,
        din2 => grp_fu_4016_p3,
        ce => grp_fu_4039_ce,
        dout => grp_fu_4039_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U36 : component dma_demo_v_tpg_0_2_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ZplateHorContDelta,
        din1 => grp_fu_4046_p1,
        din2 => grp_fu_4046_p2,
        ce => grp_fu_4046_ce,
        dout => grp_fu_4046_p3);

    mul_mul_20s_9ns_28_4_1_U37 : component dma_demo_v_tpg_0_2_mul_mul_20s_9ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_load_reg_4818,
        din1 => grp_fu_4054_p1,
        ce => grp_fu_4054_ce,
        dout => grp_fu_4054_p2);

    mac_muladd_8ns_6s_16s_16_4_1_U38 : component dma_demo_v_tpg_0_2_mac_muladd_8ns_6s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4061_p0,
        din1 => grp_fu_4061_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4061_ce,
        dout => grp_fu_4061_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp0_flush_enable)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter12_state15)) then 
                        ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter11;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternCrossHatch_fu_1199_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op404_call_state13_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    grp_tpgPatternCrossHatch_fu_1199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternCrossHatch_fu_1199_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternCrossHatch_fu_1199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op391_call_state13_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
                    grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgPatternDPColorSquare_fu_1154_ap_ready = ap_const_logic_1)) then 
                    grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_880)) then 
                    ap_phi_reg_pp0_iter11_shl_i321454_reg_1033 <= zext_ln1405_fu_2643_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter10_shl_i321454_reg_1033;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_shl_i321458_reg_1013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_874)) then 
                    ap_phi_reg_pp0_iter11_shl_i321458_reg_1013 <= shl_i2_fu_2607_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter10_shl_i321458_reg_1013;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_shl_i386474_reg_968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_863)) then 
                    ap_phi_reg_pp0_iter11_shl_i386474_reg_968 <= shl_i4_fu_2593_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter10_shl_i386474_reg_968;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_shl_i386478_reg_948_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_858)) then 
                    ap_phi_reg_pp0_iter11_shl_i386478_reg_948 <= shl_i5_fu_2563_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter10_shl_i386478_reg_948;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1433)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter10_vBarSel_2_loc_2_reg_927;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_863)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958 <= add_ln1557_fu_2571_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter10_vBarSel_2_loc_3_reg_958;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_858)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938 <= ap_sig_allocacmp_vBarSel_2_loc_0_load;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter10_vBarSel_2_loc_4_reg_938;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_1536)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992 <= ap_sig_allocacmp_vBarSel_loc_0_load;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter10_vBarSel_loc_2_reg_992;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_880)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023 <= zext_ln1398_fu_2625_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter10_vBarSel_loc_3_reg_1023;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_874)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003 <= ap_sig_allocacmp_vBarSel_loc_0_load;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter10_vBarSel_loc_4_reg_1003;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_935)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter11_hBarSel_4_flag_2_reg_1095;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_935)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085 <= trunc_ln1229_fu_2820_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter11_hBarSel_4_loc_2_reg_1085;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_935)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106 <= trunc_ln1229_fu_2820_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter11_hBarSel_4_new_2_reg_1106;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 <= ap_phi_mux_shl_i386478_phi_fu_951_p4;
            elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 <= ap_phi_mux_shl_i386474_phi_fu_971_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter11_phi_ln1578_reg_1057;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter12_shl_i321453_reg_1071_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter12_shl_i321453_reg_1071 <= ap_phi_mux_shl_i321458_phi_fu_1016_p4;
            elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter12_shl_i321453_reg_1071 <= ap_phi_mux_shl_i321454_phi_fu_1036_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter12_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter11_shl_i321453_reg_1071;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1649)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095 <= grp_load_fu_1220_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1712)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter12_hBarSel_4_flag_3_reg_1115;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1712)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142 <= empty_64_fu_2945_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter12_hBarSel_4_loc_3_reg_1142;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1649)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106 <= grp_load_fu_1223_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1712)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130 <= empty_64_fu_2945_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter12_hBarSel_4_new_3_reg_1130;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_420)) then
                if ((ap_const_boolean_1 = ap_condition_1428)) then 
                    ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_420)) then
                if ((ap_const_boolean_1 = ap_condition_1532)) then 
                    ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992;
                end if;
            end if; 
        end if;
    end process;

    count_flag_0_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                count_flag_0_fu_454 <= ap_const_lv1_0;
            elsif ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_0) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                count_flag_0_fu_454 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    count_loc_0_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                count_loc_0_fu_446 <= count;
            elsif (((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                count_loc_0_fu_446 <= ap_const_lv32_0;
            elsif ((((icmp_ln1264_fu_2856_p2 = ap_const_lv1_0) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                count_loc_0_fu_446 <= add_ln1260_reg_4885;
            end if; 
        end if;
    end process;

    count_new_0_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                count_new_0_fu_450 <= ap_const_lv32_0;
            elsif ((((icmp_ln1264_fu_2856_p2 = ap_const_lv1_0) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                count_new_0_fu_450 <= add_ln1260_reg_4885;
            end if; 
        end if;
    end process;

    hBarSel_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3893)) then 
                    hBarSel <= ap_const_lv3_0;
                elsif ((ap_const_boolean_1 = ap_condition_3889)) then 
                    hBarSel <= add_ln1417_fu_2761_p2;
                end if;
            end if; 
        end if;
    end process;

    hBarSel_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3893)) then 
                    hBarSel_3 <= ap_const_lv3_0;
                elsif ((ap_const_boolean_1 = ap_condition_3899)) then 
                    hBarSel_3 <= add_ln1575_fu_2710_p2;
                end if;
            end if; 
        end if;
    end process;

    hBarSel_3_loc_0_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                hBarSel_3_loc_0_fu_414(2 downto 0) <= zext_ln1632_fu_1589_p1(2 downto 0);
            elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                hBarSel_3_loc_0_fu_414(0) <= '0';
                hBarSel_3_loc_0_fu_414(1) <= '0';
                hBarSel_3_loc_0_fu_414(2) <= '0';
            elsif (((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                                hBarSel_3_loc_0_fu_414(2 downto 0) <= zext_ln1575_fu_2716_p1(2 downto 0);
            end if; 
        end if;
    end process;

    hBarSel_4_flag_0_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_4_flag_0_fu_466 <= ap_const_lv1_0;
            elsif ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
                hBarSel_4_flag_0_fu_466 <= ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6;
            end if; 
        end if;
    end process;

    hBarSel_4_loc_0_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_4_loc_0_fu_458 <= hBarSel_2;
            elsif ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
                hBarSel_4_loc_0_fu_458 <= ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6;
            end if; 
        end if;
    end process;

    hBarSel_4_loc_2_reg_1085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1649)) then 
                    hBarSel_4_loc_2_reg_1085 <= ap_sig_allocacmp_hBarSel_4_loc_0_load;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085;
                end if;
            end if; 
        end if;
    end process;

    hBarSel_loc_0_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                hBarSel_loc_0_fu_434(2 downto 0) <= zext_ln1526_fu_1573_p1(2 downto 0);
            elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                hBarSel_loc_0_fu_434(0) <= '0';
                hBarSel_loc_0_fu_434(1) <= '0';
                hBarSel_loc_0_fu_434(2) <= '0';
            elsif (((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                                hBarSel_loc_0_fu_434(2 downto 0) <= zext_ln1417_1_fu_2767_p1(2 downto 0);
            end if; 
        end if;
    end process;

    hdata_flag_0_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hdata_flag_0_fu_430 <= ap_const_lv1_0;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                hdata_flag_0_fu_430 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    hdata_loc_0_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                hdata_loc_0_fu_422(7 downto 0) <= hdata(7 downto 0);
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                                hdata_loc_0_fu_422(7 downto 0) <= zext_ln653_fu_3211_p1(7 downto 0);
            end if; 
        end if;
    end process;

    outpix_val_V_0_3_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_4) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_fu_1343_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_5) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_1_fu_1371_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_6) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_0_3_fu_390 <= select_ln589_cast_cast_cast_cast_fu_1387_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_5_reg_5175;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_17_fu_3900_p1;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= rampStart_1_reg_4488;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= ap_const_lv8_0;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= ap_const_lv8_FF;
            elsif ((((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_14_reg_5140;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= tpgBarSelRgb_r_load_1_cast_fu_3793_p1;
            elsif (((patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_4_reg_5110;
            elsif (((patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_19_reg_4797_pp0_iter14_reg;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_12_reg_5098;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= tpgBarSelRgb_r_load_2_cast_fu_3663_p1;
            elsif ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_0_3_fu_390 <= reg_1299;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_8_fu_3575_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_15_reg_5083;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= select_ln300_fu_3406_p3;
            elsif (((patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= grp_tpgPatternDPColorSquare_fu_1154_ap_return_0;
            elsif (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_0_3_fu_390 <= outpix_val_V_0_18_reg_5196;
            end if; 
        end if;
    end process;

    outpix_val_V_1_1_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_14_fu_3926_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_15_fu_3904_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_16_reg_4500;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= redYuv_load_reg_5170;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= grnYuv_load_reg_5165;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= bluYuv_load_reg_5160;
            elsif ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_1_1_fu_394 <= ap_const_lv8_0;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= blkYuv_load_reg_5155;
            elsif ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_1_1_fu_394 <= ap_const_lv8_FF;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= whiYuv_load_reg_5150;
            elsif ((((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_10_reg_5135;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= val_assign_22_cast_fu_3797_p1;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= select_ln1423_reg_5125;
            elsif (((patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_reg_5115;
            elsif (((icmp_fu_1457_p2 = ap_const_lv1_1) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= g_2_reg_4802_pp0_iter14_reg;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_18_fu_3690_p3;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= val_assign_25_cast_fu_3667_p1;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= select_ln1581_reg_5093;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_9_reg_5088;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= select_ln300_fu_3406_p3;
            elsif (((patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= grp_tpgPatternDPColorSquare_fu_1154_ap_return_1;
            elsif (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_17_fu_3963_p3;
            elsif (((icmp_fu_1457_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= select_ln1324_reg_5191;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_1_1_fu_394 <= outpix_val_V_1_8_reg_5181;
            end if; 
        end if;
    end process;

    outpix_val_V_2_4_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_4) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_2_4_fu_398 <= select_ln573_fu_1357_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_5) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_2_4_fu_398 <= select_ln589_cast_fu_1379_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_6) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_1_fu_1395_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_7) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_2_fu_1403_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_8) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_3_fu_1411_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_1_14_fu_3926_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_1_15_fu_3904_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_1_16_reg_4500;
            elsif ((((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter14_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_15_reg_5145;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= tpgBarSelRgb_b_load_1_cast_fu_3801_p1;
            elsif (((patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_6_reg_5120;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_1_18_fu_3690_p3;
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= tpgBarSelRgb_b_load_2_cast_fu_3671_p1;
            elsif ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1)))) then 
                outpix_val_V_2_4_fu_398 <= reg_1303;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_12_fu_3597_p3;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_13_reg_5078;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= select_ln300_fu_3406_p3;
            elsif (((patternId = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= grp_tpgPatternDPColorSquare_fu_1154_ap_return_2;
            elsif (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_1_17_fu_3963_p3;
            elsif (((patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
                outpix_val_V_2_4_fu_398 <= outpix_val_V_2_18_reg_5186;
            end if; 
        end if;
    end process;

    phi_mul_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln527_reg_4606_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                phi_mul_reg_916 <= add_ln537_fu_2400_p2;
            elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_reg_916 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    rampVal_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3902)) then
                if ((icmp_ln1110_reg_4669_pp0_iter13_reg = ap_const_lv1_1)) then 
                    rampVal <= rampStart_1_reg_4488;
                elsif (((icmp_ln1110_reg_4669_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter13_reg = ap_const_lv1_1))) then 
                    rampVal <= add_ln1116_fu_3316_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_0_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_2_flag_0_fu_410 <= ap_const_lv1_0;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                rampVal_2_flag_0_fu_410 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    rampVal_2_loc_0_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_2_loc_0_fu_402 <= rampVal_2;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                rampVal_2_loc_0_fu_402 <= add_ln1632_fu_3164_p2;
            end if; 
        end if;
    end process;

    rampVal_3_flag_0_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_3_flag_0_fu_494 <= ap_const_lv1_0;
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then 
                rampVal_3_flag_0_fu_494 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    rampVal_3_loc_0_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                rampVal_3_loc_0_fu_486(7 downto 0) <= rampVal_1(7 downto 0);
            elsif (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                                rampVal_3_loc_0_fu_486(7 downto 0) <= zext_ln549_fu_3365_p1(7 downto 0);
            end if; 
        end if;
    end process;

    rampVal_loc_0_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                rampVal_loc_0_fu_482(7 downto 0) <= zext_ln525_fu_1541_p1(7 downto 0);
            elsif (((icmp_ln1110_reg_4669_pp0_iter13_reg = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                                rampVal_loc_0_fu_482(7 downto 0) <= zext_ln1098_reg_4495(7 downto 0);
            elsif (((icmp_ln1110_reg_4669_pp0_iter13_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter13_reg = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                                rampVal_loc_0_fu_482(7 downto 0) <= zext_ln1116_fu_3322_p1(7 downto 0);
            end if; 
        end if;
    end process;

    s_flag_0_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                s_flag_0_fu_478 <= ap_const_lv1_0;
            elsif ((((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                s_flag_0_fu_478 <= ap_const_lv1_1;
            elsif ((((icmp_ln1256_reg_4877 = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881 = ap_const_lv1_0) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1264_fu_2856_p2 = ap_const_lv1_0) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                s_flag_0_fu_478 <= or_ln1225_fu_2795_p2;
            end if; 
        end if;
    end process;

    s_loc_0_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                s_loc_0_fu_470 <= s;
            elsif (((icmp_ln1258_reg_4881 = ap_const_lv1_0) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                s_loc_0_fu_470 <= select_ln1225_1_fu_2809_p3;
            elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                s_loc_0_fu_470 <= grp_reg_int_s_fu_2867_ap_return;
            elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                s_loc_0_fu_470 <= ap_const_lv32_0;
            elsif ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_0) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                s_loc_0_fu_470 <= select_ln1225_1_reg_4897;
            end if; 
        end if;
    end process;

    s_new_0_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                s_new_0_fu_474 <= ap_const_lv32_0;
            elsif ((((icmp_ln1256_reg_4877 = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881 = ap_const_lv1_0) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1264_fu_2856_p2 = ap_const_lv1_0) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
                s_new_0_fu_474 <= select_ln1225_fu_2801_p3;
            elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                s_new_0_fu_474 <= grp_reg_int_s_fu_2867_ap_return;
            end if; 
        end if;
    end process;

    vBarSel_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3919)) then 
                    vBarSel <= ap_const_lv3_0;
                elsif ((ap_const_boolean_1 = ap_condition_3915)) then 
                    vBarSel <= add_ln1398_fu_2619_p2;
                end if;
            end if; 
        end if;
    end process;

    vBarSel_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3927)) then 
                    vBarSel_2 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3923)) then 
                    vBarSel_2 <= add_ln1557_fu_2571_p2;
                end if;
            end if; 
        end if;
    end process;

    vBarSel_2_loc_0_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_2_loc_0_fu_418 <= vBarSel_2;
            elsif (((icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                vBarSel_2_loc_0_fu_418 <= ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6;
            end if; 
        end if;
    end process;

    vBarSel_loc_0_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_loc_0_fu_438 <= zext_ln1417_fu_1565_p1;
            elsif (((icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                vBarSel_loc_0_fu_438 <= ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6;
            end if; 
        end if;
    end process;

    xBar_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3930)) then
                if ((ap_const_boolean_1 = ap_condition_3942)) then 
                    xBar_V <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_3938)) then 
                    xBar_V <= add_ln213_reg_4663;
                elsif ((ap_const_boolean_1 = ap_condition_3933)) then 
                    xBar_V <= sub_ln213_fu_2171_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3947)) then
                if ((ap_const_boolean_1 = ap_condition_3942)) then 
                    xCount_V <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3955)) then 
                    xCount_V <= add_ln691_4_fu_2159_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3950)) then 
                    xCount_V <= sub_ln692_fu_2148_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_3960)) then
                if ((ap_const_boolean_1 = ap_condition_3942)) then 
                    xCount_V_3 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3968)) then 
                    xCount_V_3 <= add_ln691_5_fu_2091_p2;
                elsif ((ap_const_boolean_1 = ap_condition_3963)) then 
                    xCount_V_3 <= sub_ln692_1_fu_2080_p2;
                end if;
            end if; 
        end if;
    end process;

    x_reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                x_reg_904 <= x_2_reg_4580;
            elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                x_reg_904 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    yCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1386_reg_4642 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_fu_2116_p2) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                yCount_V <= add_ln691_fu_2127_p2;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1386_reg_4642 = ap_const_lv1_0) and (icmp_ln1089_reg_4610 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln1391_fu_2116_p2)) or ((icmp_ln1386_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                yCount_V <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    yCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1545_reg_4623 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_fu_2048_p2) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                yCount_V_3 <= add_ln691_3_fu_2059_p2;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1545_reg_4623 = ap_const_lv1_0) and (icmp_ln1089_reg_4610 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln1550_fu_2048_p2)) or ((icmp_ln1545_fu_1891_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                yCount_V_3 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    y_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                y_reg_892 <= y_2_reg_4521;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_reg_892 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    zonePlateVAddr_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3979)) then 
                    zonePlateVAddr <= shl_ln_reg_4506;
                elsif ((ap_const_boolean_1 = ap_condition_3975)) then 
                    zonePlateVAddr <= add_ln1352_fu_2369_p2;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVAddr_loc_0_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                zonePlateVAddr_loc_0_fu_442 <= zonePlateVAddr;
            elsif (((icmp_ln1342_reg_4646_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter3_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                zonePlateVAddr_loc_0_fu_442 <= shl_ln_reg_4506;
            elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1342_reg_4646_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1348_reg_4650_pp0_iter4_reg) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                zonePlateVAddr_loc_0_fu_442 <= add_ln1352_fu_2369_p2;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_3984)) then 
                    zonePlateVDelta <= ZplateVerContStart;
                elsif ((ap_const_boolean_1 = ap_condition_3975)) then 
                    zonePlateVDelta <= add_ln1354_fu_2381_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln878_3_reg_4659_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1248_reg_4947 <= add_ln1248_fu_2948_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1258_fu_2674_p2 = ap_const_lv1_1) and (icmp_ln1256_fu_2662_p2 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1260_reg_4885 <= add_ln1260_fu_2683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln527_reg_4606_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1301_1_reg_4781 <= grp_fu_4032_p3;
                add_ln1302_1_reg_4787 <= grp_fu_4039_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1303_1_reg_5104 <= grp_fu_4061_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln527_reg_4606_pp0_iter4_reg = ap_const_lv1_0) and (cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1303_reg_4759 <= grp_fu_4024_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1303_reg_4759_pp0_iter10_reg <= add_ln1303_reg_4759_pp0_iter9_reg;
                add_ln1303_reg_4759_pp0_iter11_reg <= add_ln1303_reg_4759_pp0_iter10_reg;
                add_ln1303_reg_4759_pp0_iter12_reg <= add_ln1303_reg_4759_pp0_iter11_reg;
                add_ln1303_reg_4759_pp0_iter13_reg <= add_ln1303_reg_4759_pp0_iter12_reg;
                add_ln1303_reg_4759_pp0_iter14_reg <= add_ln1303_reg_4759_pp0_iter13_reg;
                add_ln1303_reg_4759_pp0_iter6_reg <= add_ln1303_reg_4759;
                add_ln1303_reg_4759_pp0_iter7_reg <= add_ln1303_reg_4759_pp0_iter6_reg;
                add_ln1303_reg_4759_pp0_iter8_reg <= add_ln1303_reg_4759_pp0_iter7_reg;
                add_ln1303_reg_4759_pp0_iter9_reg <= add_ln1303_reg_4759_pp0_iter8_reg;
                and_ln1348_reg_4650_pp0_iter2_reg <= and_ln1348_reg_4650_pp0_iter1_reg;
                and_ln1348_reg_4650_pp0_iter3_reg <= and_ln1348_reg_4650_pp0_iter2_reg;
                and_ln1348_reg_4650_pp0_iter4_reg <= and_ln1348_reg_4650_pp0_iter3_reg;
                and_ln1391_reg_4699_pp0_iter10_reg <= and_ln1391_reg_4699_pp0_iter9_reg;
                and_ln1391_reg_4699_pp0_iter2_reg <= and_ln1391_reg_4699;
                and_ln1391_reg_4699_pp0_iter3_reg <= and_ln1391_reg_4699_pp0_iter2_reg;
                and_ln1391_reg_4699_pp0_iter4_reg <= and_ln1391_reg_4699_pp0_iter3_reg;
                and_ln1391_reg_4699_pp0_iter5_reg <= and_ln1391_reg_4699_pp0_iter4_reg;
                and_ln1391_reg_4699_pp0_iter6_reg <= and_ln1391_reg_4699_pp0_iter5_reg;
                and_ln1391_reg_4699_pp0_iter7_reg <= and_ln1391_reg_4699_pp0_iter6_reg;
                and_ln1391_reg_4699_pp0_iter8_reg <= and_ln1391_reg_4699_pp0_iter7_reg;
                and_ln1391_reg_4699_pp0_iter9_reg <= and_ln1391_reg_4699_pp0_iter8_reg;
                and_ln1550_reg_4673_pp0_iter10_reg <= and_ln1550_reg_4673_pp0_iter9_reg;
                and_ln1550_reg_4673_pp0_iter2_reg <= and_ln1550_reg_4673;
                and_ln1550_reg_4673_pp0_iter3_reg <= and_ln1550_reg_4673_pp0_iter2_reg;
                and_ln1550_reg_4673_pp0_iter4_reg <= and_ln1550_reg_4673_pp0_iter3_reg;
                and_ln1550_reg_4673_pp0_iter5_reg <= and_ln1550_reg_4673_pp0_iter4_reg;
                and_ln1550_reg_4673_pp0_iter6_reg <= and_ln1550_reg_4673_pp0_iter5_reg;
                and_ln1550_reg_4673_pp0_iter7_reg <= and_ln1550_reg_4673_pp0_iter6_reg;
                and_ln1550_reg_4673_pp0_iter8_reg <= and_ln1550_reg_4673_pp0_iter7_reg;
                and_ln1550_reg_4673_pp0_iter9_reg <= and_ln1550_reg_4673_pp0_iter8_reg;
                b_reg_4718_pp0_iter10_reg <= b_reg_4718_pp0_iter9_reg;
                b_reg_4718_pp0_iter11_reg <= b_reg_4718_pp0_iter10_reg;
                b_reg_4718_pp0_iter12_reg <= b_reg_4718_pp0_iter11_reg;
                b_reg_4718_pp0_iter13_reg <= b_reg_4718_pp0_iter12_reg;
                b_reg_4718_pp0_iter14_reg <= b_reg_4718_pp0_iter13_reg;
                b_reg_4718_pp0_iter3_reg <= b_reg_4718;
                b_reg_4718_pp0_iter4_reg <= b_reg_4718_pp0_iter3_reg;
                b_reg_4718_pp0_iter5_reg <= b_reg_4718_pp0_iter4_reg;
                b_reg_4718_pp0_iter6_reg <= b_reg_4718_pp0_iter5_reg;
                b_reg_4718_pp0_iter7_reg <= b_reg_4718_pp0_iter6_reg;
                b_reg_4718_pp0_iter8_reg <= b_reg_4718_pp0_iter7_reg;
                b_reg_4718_pp0_iter9_reg <= b_reg_4718_pp0_iter8_reg;
                g_2_reg_4802_pp0_iter10_reg <= g_2_reg_4802_pp0_iter9_reg;
                g_2_reg_4802_pp0_iter11_reg <= g_2_reg_4802_pp0_iter10_reg;
                g_2_reg_4802_pp0_iter12_reg <= g_2_reg_4802_pp0_iter11_reg;
                g_2_reg_4802_pp0_iter13_reg <= g_2_reg_4802_pp0_iter12_reg;
                g_2_reg_4802_pp0_iter14_reg <= g_2_reg_4802_pp0_iter13_reg;
                g_2_reg_4802_pp0_iter8_reg <= g_2_reg_4802;
                g_2_reg_4802_pp0_iter9_reg <= g_2_reg_4802_pp0_iter8_reg;
                g_reg_4713_pp0_iter3_reg <= g_reg_4713;
                g_reg_4713_pp0_iter4_reg <= g_reg_4713_pp0_iter3_reg;
                g_reg_4713_pp0_iter5_reg <= g_reg_4713_pp0_iter4_reg;
                g_reg_4713_pp0_iter6_reg <= g_reg_4713_pp0_iter5_reg;
                icmp_ln1089_reg_4610_pp0_iter10_reg <= icmp_ln1089_reg_4610_pp0_iter9_reg;
                icmp_ln1089_reg_4610_pp0_iter11_reg <= icmp_ln1089_reg_4610_pp0_iter10_reg;
                icmp_ln1089_reg_4610_pp0_iter12_reg <= icmp_ln1089_reg_4610_pp0_iter11_reg;
                icmp_ln1089_reg_4610_pp0_iter13_reg <= icmp_ln1089_reg_4610_pp0_iter12_reg;
                icmp_ln1089_reg_4610_pp0_iter2_reg <= icmp_ln1089_reg_4610_pp0_iter1_reg;
                icmp_ln1089_reg_4610_pp0_iter3_reg <= icmp_ln1089_reg_4610_pp0_iter2_reg;
                icmp_ln1089_reg_4610_pp0_iter4_reg <= icmp_ln1089_reg_4610_pp0_iter3_reg;
                icmp_ln1089_reg_4610_pp0_iter5_reg <= icmp_ln1089_reg_4610_pp0_iter4_reg;
                icmp_ln1089_reg_4610_pp0_iter6_reg <= icmp_ln1089_reg_4610_pp0_iter5_reg;
                icmp_ln1089_reg_4610_pp0_iter7_reg <= icmp_ln1089_reg_4610_pp0_iter6_reg;
                icmp_ln1089_reg_4610_pp0_iter8_reg <= icmp_ln1089_reg_4610_pp0_iter7_reg;
                icmp_ln1089_reg_4610_pp0_iter9_reg <= icmp_ln1089_reg_4610_pp0_iter8_reg;
                icmp_ln1110_reg_4669_pp0_iter10_reg <= icmp_ln1110_reg_4669_pp0_iter9_reg;
                icmp_ln1110_reg_4669_pp0_iter11_reg <= icmp_ln1110_reg_4669_pp0_iter10_reg;
                icmp_ln1110_reg_4669_pp0_iter12_reg <= icmp_ln1110_reg_4669_pp0_iter11_reg;
                icmp_ln1110_reg_4669_pp0_iter13_reg <= icmp_ln1110_reg_4669_pp0_iter12_reg;
                icmp_ln1110_reg_4669_pp0_iter2_reg <= icmp_ln1110_reg_4669_pp0_iter1_reg;
                icmp_ln1110_reg_4669_pp0_iter3_reg <= icmp_ln1110_reg_4669_pp0_iter2_reg;
                icmp_ln1110_reg_4669_pp0_iter4_reg <= icmp_ln1110_reg_4669_pp0_iter3_reg;
                icmp_ln1110_reg_4669_pp0_iter5_reg <= icmp_ln1110_reg_4669_pp0_iter4_reg;
                icmp_ln1110_reg_4669_pp0_iter6_reg <= icmp_ln1110_reg_4669_pp0_iter5_reg;
                icmp_ln1110_reg_4669_pp0_iter7_reg <= icmp_ln1110_reg_4669_pp0_iter6_reg;
                icmp_ln1110_reg_4669_pp0_iter8_reg <= icmp_ln1110_reg_4669_pp0_iter7_reg;
                icmp_ln1110_reg_4669_pp0_iter9_reg <= icmp_ln1110_reg_4669_pp0_iter8_reg;
                icmp_ln1256_reg_4877_pp0_iter11_reg <= icmp_ln1256_reg_4877;
                icmp_ln1256_reg_4877_pp0_iter12_reg <= icmp_ln1256_reg_4877_pp0_iter11_reg;
                icmp_ln1256_reg_4877_pp0_iter13_reg <= icmp_ln1256_reg_4877_pp0_iter12_reg;
                icmp_ln1256_reg_4877_pp0_iter14_reg <= icmp_ln1256_reg_4877_pp0_iter13_reg;
                icmp_ln1258_reg_4881_pp0_iter11_reg <= icmp_ln1258_reg_4881;
                icmp_ln1258_reg_4881_pp0_iter12_reg <= icmp_ln1258_reg_4881_pp0_iter11_reg;
                icmp_ln1258_reg_4881_pp0_iter13_reg <= icmp_ln1258_reg_4881_pp0_iter12_reg;
                icmp_ln1258_reg_4881_pp0_iter14_reg <= icmp_ln1258_reg_4881_pp0_iter13_reg;
                icmp_ln1262_reg_4913_pp0_iter12_reg <= icmp_ln1262_reg_4913;
                icmp_ln1262_reg_4913_pp0_iter13_reg <= icmp_ln1262_reg_4913_pp0_iter12_reg;
                icmp_ln1262_reg_4913_pp0_iter14_reg <= icmp_ln1262_reg_4913_pp0_iter13_reg;
                icmp_ln1264_reg_4917_pp0_iter12_reg <= icmp_ln1264_reg_4917;
                icmp_ln1264_reg_4917_pp0_iter13_reg <= icmp_ln1264_reg_4917_pp0_iter12_reg;
                icmp_ln1264_reg_4917_pp0_iter14_reg <= icmp_ln1264_reg_4917_pp0_iter13_reg;
                icmp_ln1342_reg_4646_pp0_iter2_reg <= icmp_ln1342_reg_4646_pp0_iter1_reg;
                icmp_ln1342_reg_4646_pp0_iter3_reg <= icmp_ln1342_reg_4646_pp0_iter2_reg;
                icmp_ln1342_reg_4646_pp0_iter4_reg <= icmp_ln1342_reg_4646_pp0_iter3_reg;
                icmp_ln1386_reg_4642_pp0_iter10_reg <= icmp_ln1386_reg_4642_pp0_iter9_reg;
                icmp_ln1386_reg_4642_pp0_iter2_reg <= icmp_ln1386_reg_4642_pp0_iter1_reg;
                icmp_ln1386_reg_4642_pp0_iter3_reg <= icmp_ln1386_reg_4642_pp0_iter2_reg;
                icmp_ln1386_reg_4642_pp0_iter4_reg <= icmp_ln1386_reg_4642_pp0_iter3_reg;
                icmp_ln1386_reg_4642_pp0_iter5_reg <= icmp_ln1386_reg_4642_pp0_iter4_reg;
                icmp_ln1386_reg_4642_pp0_iter6_reg <= icmp_ln1386_reg_4642_pp0_iter5_reg;
                icmp_ln1386_reg_4642_pp0_iter7_reg <= icmp_ln1386_reg_4642_pp0_iter6_reg;
                icmp_ln1386_reg_4642_pp0_iter8_reg <= icmp_ln1386_reg_4642_pp0_iter7_reg;
                icmp_ln1386_reg_4642_pp0_iter9_reg <= icmp_ln1386_reg_4642_pp0_iter8_reg;
                icmp_ln1545_reg_4623_pp0_iter10_reg <= icmp_ln1545_reg_4623_pp0_iter9_reg;
                icmp_ln1545_reg_4623_pp0_iter2_reg <= icmp_ln1545_reg_4623_pp0_iter1_reg;
                icmp_ln1545_reg_4623_pp0_iter3_reg <= icmp_ln1545_reg_4623_pp0_iter2_reg;
                icmp_ln1545_reg_4623_pp0_iter4_reg <= icmp_ln1545_reg_4623_pp0_iter3_reg;
                icmp_ln1545_reg_4623_pp0_iter5_reg <= icmp_ln1545_reg_4623_pp0_iter4_reg;
                icmp_ln1545_reg_4623_pp0_iter6_reg <= icmp_ln1545_reg_4623_pp0_iter5_reg;
                icmp_ln1545_reg_4623_pp0_iter7_reg <= icmp_ln1545_reg_4623_pp0_iter6_reg;
                icmp_ln1545_reg_4623_pp0_iter8_reg <= icmp_ln1545_reg_4623_pp0_iter7_reg;
                icmp_ln1545_reg_4623_pp0_iter9_reg <= icmp_ln1545_reg_4623_pp0_iter8_reg;
                icmp_ln1599_reg_4618_pp0_iter10_reg <= icmp_ln1599_reg_4618_pp0_iter9_reg;
                icmp_ln1599_reg_4618_pp0_iter11_reg <= icmp_ln1599_reg_4618_pp0_iter10_reg;
                icmp_ln1599_reg_4618_pp0_iter12_reg <= icmp_ln1599_reg_4618_pp0_iter11_reg;
                icmp_ln1599_reg_4618_pp0_iter13_reg <= icmp_ln1599_reg_4618_pp0_iter12_reg;
                icmp_ln1599_reg_4618_pp0_iter2_reg <= icmp_ln1599_reg_4618_pp0_iter1_reg;
                icmp_ln1599_reg_4618_pp0_iter3_reg <= icmp_ln1599_reg_4618_pp0_iter2_reg;
                icmp_ln1599_reg_4618_pp0_iter4_reg <= icmp_ln1599_reg_4618_pp0_iter3_reg;
                icmp_ln1599_reg_4618_pp0_iter5_reg <= icmp_ln1599_reg_4618_pp0_iter4_reg;
                icmp_ln1599_reg_4618_pp0_iter6_reg <= icmp_ln1599_reg_4618_pp0_iter5_reg;
                icmp_ln1599_reg_4618_pp0_iter7_reg <= icmp_ln1599_reg_4618_pp0_iter6_reg;
                icmp_ln1599_reg_4618_pp0_iter8_reg <= icmp_ln1599_reg_4618_pp0_iter7_reg;
                icmp_ln1599_reg_4618_pp0_iter9_reg <= icmp_ln1599_reg_4618_pp0_iter8_reg;
                icmp_ln527_reg_4606_pp0_iter10_reg <= icmp_ln527_reg_4606_pp0_iter9_reg;
                icmp_ln527_reg_4606_pp0_iter11_reg <= icmp_ln527_reg_4606_pp0_iter10_reg;
                icmp_ln527_reg_4606_pp0_iter12_reg <= icmp_ln527_reg_4606_pp0_iter11_reg;
                icmp_ln527_reg_4606_pp0_iter13_reg <= icmp_ln527_reg_4606_pp0_iter12_reg;
                icmp_ln527_reg_4606_pp0_iter14_reg <= icmp_ln527_reg_4606_pp0_iter13_reg;
                icmp_ln527_reg_4606_pp0_iter15_reg <= icmp_ln527_reg_4606_pp0_iter14_reg;
                icmp_ln527_reg_4606_pp0_iter16_reg <= icmp_ln527_reg_4606_pp0_iter15_reg;
                icmp_ln527_reg_4606_pp0_iter2_reg <= icmp_ln527_reg_4606_pp0_iter1_reg;
                icmp_ln527_reg_4606_pp0_iter3_reg <= icmp_ln527_reg_4606_pp0_iter2_reg;
                icmp_ln527_reg_4606_pp0_iter4_reg <= icmp_ln527_reg_4606_pp0_iter3_reg;
                icmp_ln527_reg_4606_pp0_iter5_reg <= icmp_ln527_reg_4606_pp0_iter4_reg;
                icmp_ln527_reg_4606_pp0_iter6_reg <= icmp_ln527_reg_4606_pp0_iter5_reg;
                icmp_ln527_reg_4606_pp0_iter7_reg <= icmp_ln527_reg_4606_pp0_iter6_reg;
                icmp_ln527_reg_4606_pp0_iter8_reg <= icmp_ln527_reg_4606_pp0_iter7_reg;
                icmp_ln527_reg_4606_pp0_iter9_reg <= icmp_ln527_reg_4606_pp0_iter8_reg;
                icmp_ln878_3_reg_4659_pp0_iter10_reg <= icmp_ln878_3_reg_4659_pp0_iter9_reg;
                icmp_ln878_3_reg_4659_pp0_iter11_reg <= icmp_ln878_3_reg_4659_pp0_iter10_reg;
                icmp_ln878_3_reg_4659_pp0_iter12_reg <= icmp_ln878_3_reg_4659_pp0_iter11_reg;
                icmp_ln878_3_reg_4659_pp0_iter2_reg <= icmp_ln878_3_reg_4659_pp0_iter1_reg;
                icmp_ln878_3_reg_4659_pp0_iter3_reg <= icmp_ln878_3_reg_4659_pp0_iter2_reg;
                icmp_ln878_3_reg_4659_pp0_iter4_reg <= icmp_ln878_3_reg_4659_pp0_iter3_reg;
                icmp_ln878_3_reg_4659_pp0_iter5_reg <= icmp_ln878_3_reg_4659_pp0_iter4_reg;
                icmp_ln878_3_reg_4659_pp0_iter6_reg <= icmp_ln878_3_reg_4659_pp0_iter5_reg;
                icmp_ln878_3_reg_4659_pp0_iter7_reg <= icmp_ln878_3_reg_4659_pp0_iter6_reg;
                icmp_ln878_3_reg_4659_pp0_iter8_reg <= icmp_ln878_3_reg_4659_pp0_iter7_reg;
                icmp_ln878_3_reg_4659_pp0_iter9_reg <= icmp_ln878_3_reg_4659_pp0_iter8_reg;
                icmp_ln878_4_reg_4703_pp0_iter10_reg <= icmp_ln878_4_reg_4703_pp0_iter9_reg;
                icmp_ln878_4_reg_4703_pp0_iter2_reg <= icmp_ln878_4_reg_4703;
                icmp_ln878_4_reg_4703_pp0_iter3_reg <= icmp_ln878_4_reg_4703_pp0_iter2_reg;
                icmp_ln878_4_reg_4703_pp0_iter4_reg <= icmp_ln878_4_reg_4703_pp0_iter3_reg;
                icmp_ln878_4_reg_4703_pp0_iter5_reg <= icmp_ln878_4_reg_4703_pp0_iter4_reg;
                icmp_ln878_4_reg_4703_pp0_iter6_reg <= icmp_ln878_4_reg_4703_pp0_iter5_reg;
                icmp_ln878_4_reg_4703_pp0_iter7_reg <= icmp_ln878_4_reg_4703_pp0_iter6_reg;
                icmp_ln878_4_reg_4703_pp0_iter8_reg <= icmp_ln878_4_reg_4703_pp0_iter7_reg;
                icmp_ln878_4_reg_4703_pp0_iter9_reg <= icmp_ln878_4_reg_4703_pp0_iter8_reg;
                icmp_ln878_5_reg_4677_pp0_iter10_reg <= icmp_ln878_5_reg_4677_pp0_iter9_reg;
                icmp_ln878_5_reg_4677_pp0_iter2_reg <= icmp_ln878_5_reg_4677;
                icmp_ln878_5_reg_4677_pp0_iter3_reg <= icmp_ln878_5_reg_4677_pp0_iter2_reg;
                icmp_ln878_5_reg_4677_pp0_iter4_reg <= icmp_ln878_5_reg_4677_pp0_iter3_reg;
                icmp_ln878_5_reg_4677_pp0_iter5_reg <= icmp_ln878_5_reg_4677_pp0_iter4_reg;
                icmp_ln878_5_reg_4677_pp0_iter6_reg <= icmp_ln878_5_reg_4677_pp0_iter5_reg;
                icmp_ln878_5_reg_4677_pp0_iter7_reg <= icmp_ln878_5_reg_4677_pp0_iter6_reg;
                icmp_ln878_5_reg_4677_pp0_iter8_reg <= icmp_ln878_5_reg_4677_pp0_iter7_reg;
                icmp_ln878_5_reg_4677_pp0_iter9_reg <= icmp_ln878_5_reg_4677_pp0_iter8_reg;
                mul_ln1363_reg_5012_pp0_iter14_reg <= mul_ln1363_reg_5012;
                outpix_val_V_0_19_reg_4797_pp0_iter10_reg <= outpix_val_V_0_19_reg_4797_pp0_iter9_reg;
                outpix_val_V_0_19_reg_4797_pp0_iter11_reg <= outpix_val_V_0_19_reg_4797_pp0_iter10_reg;
                outpix_val_V_0_19_reg_4797_pp0_iter12_reg <= outpix_val_V_0_19_reg_4797_pp0_iter11_reg;
                outpix_val_V_0_19_reg_4797_pp0_iter13_reg <= outpix_val_V_0_19_reg_4797_pp0_iter12_reg;
                outpix_val_V_0_19_reg_4797_pp0_iter14_reg <= outpix_val_V_0_19_reg_4797_pp0_iter13_reg;
                outpix_val_V_0_19_reg_4797_pp0_iter8_reg <= outpix_val_V_0_19_reg_4797;
                outpix_val_V_0_19_reg_4797_pp0_iter9_reg <= outpix_val_V_0_19_reg_4797_pp0_iter8_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter10_reg <= outpix_val_V_0_20_reg_4585_pp0_iter9_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter11_reg <= outpix_val_V_0_20_reg_4585_pp0_iter10_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter12_reg <= outpix_val_V_0_20_reg_4585_pp0_iter11_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter13_reg <= outpix_val_V_0_20_reg_4585_pp0_iter12_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter14_reg <= outpix_val_V_0_20_reg_4585_pp0_iter13_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter2_reg <= outpix_val_V_0_20_reg_4585_pp0_iter1_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter3_reg <= outpix_val_V_0_20_reg_4585_pp0_iter2_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter4_reg <= outpix_val_V_0_20_reg_4585_pp0_iter3_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter5_reg <= outpix_val_V_0_20_reg_4585_pp0_iter4_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter6_reg <= outpix_val_V_0_20_reg_4585_pp0_iter5_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter7_reg <= outpix_val_V_0_20_reg_4585_pp0_iter6_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter8_reg <= outpix_val_V_0_20_reg_4585_pp0_iter7_reg;
                outpix_val_V_0_20_reg_4585_pp0_iter9_reg <= outpix_val_V_0_20_reg_4585_pp0_iter8_reg;
                r_reg_4707_pp0_iter3_reg <= r_reg_4707;
                r_reg_4707_pp0_iter4_reg <= r_reg_4707_pp0_iter3_reg;
                r_reg_4707_pp0_iter5_reg <= r_reg_4707_pp0_iter4_reg;
                r_reg_4707_pp0_iter6_reg <= r_reg_4707_pp0_iter5_reg;
                x_reg_904_pp0_iter2_reg <= x_reg_904_pp0_iter1_reg;
                x_reg_904_pp0_iter3_reg <= x_reg_904_pp0_iter2_reg;
                x_reg_904_pp0_iter4_reg <= x_reg_904_pp0_iter3_reg;
                x_reg_904_pp0_iter5_reg <= x_reg_904_pp0_iter4_reg;
                x_reg_904_pp0_iter6_reg <= x_reg_904_pp0_iter5_reg;
                x_reg_904_pp0_iter7_reg <= x_reg_904_pp0_iter6_reg;
                x_reg_904_pp0_iter8_reg <= x_reg_904_pp0_iter7_reg;
                x_reg_904_pp0_iter9_reg <= x_reg_904_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln1517_reg_4535 <= add_ln1517_fu_1742_p2;
                cmp11_i304_reg_4530 <= cmp11_i304_fu_1726_p2;
                icmp_ln1607_1_reg_4546 <= icmp_ln1607_1_fu_1753_p2;
                icmp_ln1607_2_reg_4557 <= icmp_ln1607_2_fu_1765_p2;
                icmp_ln1607_reg_4540 <= icmp_ln1607_fu_1747_p2;
                or_ln1607_reg_4552 <= or_ln1607_fu_1759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1089_fu_1873_p2 = ap_const_lv1_0) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln213_reg_4663 <= add_ln213_fu_2011_p2;
                icmp_ln878_3_reg_4659 <= icmp_ln878_3_fu_2006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1342_fu_1966_p2 = ap_const_lv1_0) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1348_reg_4650 <= and_ln1348_fu_1972_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1348_reg_4650_pp0_iter1_reg <= and_ln1348_reg_4650;
                icmp_ln1089_reg_4610 <= icmp_ln1089_fu_1873_p2;
                icmp_ln1089_reg_4610_pp0_iter1_reg <= icmp_ln1089_reg_4610;
                icmp_ln1110_reg_4669_pp0_iter1_reg <= icmp_ln1110_reg_4669;
                icmp_ln1342_reg_4646_pp0_iter1_reg <= icmp_ln1342_reg_4646;
                icmp_ln1386_reg_4642_pp0_iter1_reg <= icmp_ln1386_reg_4642;
                icmp_ln1545_reg_4623_pp0_iter1_reg <= icmp_ln1545_reg_4623;
                icmp_ln1599_reg_4618_pp0_iter1_reg <= icmp_ln1599_reg_4618;
                icmp_ln527_reg_4606 <= icmp_ln527_fu_1868_p2;
                icmp_ln527_reg_4606_pp0_iter1_reg <= icmp_ln527_reg_4606;
                icmp_ln878_3_reg_4659_pp0_iter1_reg <= icmp_ln878_3_reg_4659;
                outpix_val_V_0_20_reg_4585 <= outpix_val_V_0_20_fu_1848_p1;
                outpix_val_V_0_20_reg_4585_pp0_iter1_reg <= outpix_val_V_0_20_reg_4585;
                x_reg_904_pp0_iter1_reg <= x_reg_904;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1386_reg_4642 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1391_reg_4699 <= and_ln1391_fu_2116_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1545_reg_4623 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1550_reg_4673 <= and_ln1550_fu_2048_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter10_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter10_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter9_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter10_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter9_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter10_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter9_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter10_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter9_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter10_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter9_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter10_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter9_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter10_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter9_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter10_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter9_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter10_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter9_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter10_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter9_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter10_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter9_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter11_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter10_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter11_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter10_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter11_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter10_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter11_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter10_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter11_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter10_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter11_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter10_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter11_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter10_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter11_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter10_shl_i321453_reg_1071;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter12_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter11_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter12_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter11_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter12_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter11_hBarSel_4_new_3_reg_1130;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter1_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter0_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter1_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter0_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter1_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter0_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter1_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter0_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter1_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter0_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003;
                x_2_reg_4580 <= x_2_fu_1842_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter1_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter1_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter1_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter1_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter2_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter1_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter2_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter1_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter2_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter1_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter2_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter1_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter2_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter1_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter1_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter1_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter1_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter1_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter2_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter2_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter2_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter2_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter3_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter2_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter3_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter2_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter3_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter2_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter3_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter2_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter3_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter2_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter2_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter2_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter2_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter3_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter3_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter3_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter3_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter4_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter3_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter4_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter3_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter4_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter3_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter4_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter3_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter4_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter3_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter3_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter3_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter3_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter3_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter4_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter4_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter4_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter4_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter5_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter4_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter5_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter4_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter5_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter4_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter5_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter4_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter5_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter4_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter4_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter4_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter4_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter4_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter5_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter5_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter5_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter5_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter6_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter5_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter6_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter5_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter6_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter5_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter6_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter5_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter6_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter5_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter5_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter5_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter5_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter5_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter6_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter6_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter6_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter6_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter7_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter6_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter7_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter6_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter7_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter6_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter7_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter6_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter7_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter6_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter6_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter6_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter6_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter6_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter7_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter7_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter7_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter7_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter8_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter7_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter8_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter7_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter8_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter7_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter8_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter7_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter8_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter7_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter7_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter7_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter7_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter7_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter9_hBarSel_4_flag_2_reg_1095 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_2_reg_1095;
                ap_phi_reg_pp0_iter9_hBarSel_4_flag_3_reg_1115 <= ap_phi_reg_pp0_iter8_hBarSel_4_flag_3_reg_1115;
                ap_phi_reg_pp0_iter9_hBarSel_4_loc_2_reg_1085 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_2_reg_1085;
                ap_phi_reg_pp0_iter9_hBarSel_4_loc_3_reg_1142 <= ap_phi_reg_pp0_iter8_hBarSel_4_loc_3_reg_1142;
                ap_phi_reg_pp0_iter9_hBarSel_4_new_2_reg_1106 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_2_reg_1106;
                ap_phi_reg_pp0_iter9_hBarSel_4_new_3_reg_1130 <= ap_phi_reg_pp0_iter8_hBarSel_4_new_3_reg_1130;
                ap_phi_reg_pp0_iter9_phi_ln1578_reg_1057 <= ap_phi_reg_pp0_iter8_phi_ln1578_reg_1057;
                ap_phi_reg_pp0_iter9_shl_i321453_reg_1071 <= ap_phi_reg_pp0_iter8_shl_i321453_reg_1071;
                ap_phi_reg_pp0_iter9_shl_i321454_reg_1033 <= ap_phi_reg_pp0_iter8_shl_i321454_reg_1033;
                ap_phi_reg_pp0_iter9_shl_i321458_reg_1013 <= ap_phi_reg_pp0_iter8_shl_i321458_reg_1013;
                ap_phi_reg_pp0_iter9_shl_i386474_reg_968 <= ap_phi_reg_pp0_iter8_shl_i386474_reg_968;
                ap_phi_reg_pp0_iter9_shl_i386478_reg_948 <= ap_phi_reg_pp0_iter8_shl_i386478_reg_948;
                ap_phi_reg_pp0_iter9_vBarSel_2_loc_2_reg_927 <= ap_phi_reg_pp0_iter8_vBarSel_2_loc_2_reg_927;
                ap_phi_reg_pp0_iter9_vBarSel_2_loc_3_reg_958 <= ap_phi_reg_pp0_iter8_vBarSel_2_loc_3_reg_958;
                ap_phi_reg_pp0_iter9_vBarSel_2_loc_4_reg_938 <= ap_phi_reg_pp0_iter8_vBarSel_2_loc_4_reg_938;
                ap_phi_reg_pp0_iter9_vBarSel_loc_2_reg_992 <= ap_phi_reg_pp0_iter8_vBarSel_loc_2_reg_992;
                ap_phi_reg_pp0_iter9_vBarSel_loc_3_reg_1023 <= ap_phi_reg_pp0_iter8_vBarSel_loc_3_reg_1023;
                ap_phi_reg_pp0_iter9_vBarSel_loc_4_reg_1003 <= ap_phi_reg_pp0_iter8_vBarSel_loc_4_reg_1003;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1))) then
                bSerie_V <= ret_6_fu_3557_p3;
                gSerie_V <= ret_5_fu_3521_p3;
                rSerie_V <= ret_4_fu_3485_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter1_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_reg_4718 <= b_fu_2300_p3;
                g_reg_4713 <= g_fu_2270_p3;
                r_reg_4707 <= r_fu_2240_p3;
                    zext_ln1301_1_reg_4732(7 downto 0) <= zext_ln1301_1_fu_2312_p1(7 downto 0);
                    zext_ln1301_reg_4726(7 downto 0) <= zext_ln1301_fu_2308_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                blkYuv_load_reg_5155 <= blkYuv_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bluYuv_load_reg_5160 <= bluYuv_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (count_flag_0_load_load_fu_1806_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                count <= count_new_0_fu_450;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter6_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                g_2_reg_4802 <= g_2_fu_2517_p3;
                outpix_val_V_0_19_reg_4797 <= outpix_val_V_0_19_fu_2511_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                grnYuv_load_reg_5165 <= grnYuv_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2816_p1 = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903 <= guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;
                select_ln1225_1_reg_4897 <= select_ln1225_1_fu_2809_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_fu_1220_p1 = ap_const_lv1_1) and (icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                hBarSel_2 <= grp_load_fu_1223_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then
                hBarSel_4_new_0_fu_462 <= ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (hdata_flag_0_load_load_fu_1794_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    hdata(7 downto 0) <= hdata_new_0_fu_426(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    hdata_new_0_fu_426(7 downto 0) <= zext_ln653_fu_3211_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1110_reg_4669 <= icmp_ln1110_fu_2029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1225_reg_4870 <= icmp_ln1225_fu_2656_p2;
                icmp_ln1256_reg_4877 <= icmp_ln1256_fu_2662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1256_fu_2662_p2 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1258_reg_4881 <= icmp_ln1258_fu_2674_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1262_reg_4913 <= icmp_ln1262_fu_2845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1264_reg_4917 <= icmp_ln1264_fu_2856_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1342_reg_4646 <= icmp_ln1342_fu_1966_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1386_reg_4642 <= icmp_ln1386_fu_1942_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1545_reg_4623 <= icmp_ln1545_fu_1891_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1599_reg_4618 <= icmp_ln1599_fu_1879_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1089_reg_4610 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln878_4_reg_4703 <= icmp_ln878_4_fu_2143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1089_reg_4610 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln878_5_reg_4677 <= icmp_ln878_5_fu_2075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter6_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln1_reg_4808 <= grp_fu_4046_p3(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter5_reg = ap_const_lv1_0) and (cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1301_2_reg_4775 <= mul_ln1301_2_fu_2408_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_ln1363_reg_5012 <= grp_fu_4054_p2;
                outpix_val_V_0_18_reg_5196 <= outpix_val_V_0_18_fu_3849_p2;
                trunc_ln1363_2_reg_5130 <= sub_ln1363_fu_3249_p2(26 downto 19);
                trunc_ln1363_reg_5018 <= trunc_ln1363_fu_2998_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_12_reg_5098 <= outpix_val_V_0_12_fu_3199_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_14_reg_5140 <= outpix_val_V_0_14_fu_3295_p3;
                outpix_val_V_1_10_reg_5135 <= outpix_val_V_1_10_fu_3288_p3;
                outpix_val_V_2_15_reg_5145 <= outpix_val_V_2_15_fu_3302_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_15_reg_5083 <= outpix_val_V_0_15_fu_3145_p3;
                outpix_val_V_1_9_reg_5088 <= outpix_val_V_1_9_fu_3156_p3;
                outpix_val_V_2_13_reg_5078 <= outpix_val_V_2_13_fu_3110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_3_load_reg_5202 <= ap_sig_allocacmp_outpix_val_V_0_3_load;
                outpix_val_V_1_1_load_reg_5207 <= ap_sig_allocacmp_outpix_val_V_1_1_load;
                outpix_val_V_2_4_load_reg_5212 <= ap_sig_allocacmp_outpix_val_V_2_4_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_4_reg_5110 <= grp_tpgPatternCrossHatch_fu_1199_ap_return_0;
                outpix_val_V_1_reg_5115 <= grp_tpgPatternCrossHatch_fu_1199_ap_return_1;
                outpix_val_V_2_6_reg_5120 <= grp_tpgPatternCrossHatch_fu_1199_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_0_5_reg_5175 <= outpix_val_V_0_5_fu_3353_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                outpix_val_V_1_16_reg_4500 <= outpix_val_V_1_16_fu_1597_p3;
                rampStart_1_reg_4488 <= rampStart;
                    shl_ln_reg_4506(15 downto 8) <= shl_ln_fu_1605_p3(15 downto 8);
                    zext_ln1098_reg_4495(7 downto 0) <= zext_ln1098_fu_1529_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_1_8_reg_5181 <= outpix_val_V_1_8_fu_3623_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outpix_val_V_2_18_reg_5186 <= outpix_val_V_2_18_fu_3757_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                rampStart <= add_ln711_fu_1774_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (rampVal_3_flag_0_load_load_fu_1830_p1 = ap_const_lv1_1))) then
                    rampVal_1(7 downto 0) <= rampVal_3_new_0_fu_490(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (rampVal_2_flag_0_load_load_fu_1771_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                rampVal_2 <= rampVal_2_new_0_fu_406;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rampVal_2_new_0_fu_406 <= add_ln1632_fu_3164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((patternId_read_read_fu_510_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rampVal_3_new_0_fu_490(7 downto 0) <= zext_ln549_fu_3365_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                redYuv_load_reg_5170 <= redYuv_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1299 <= tpgBarSelYuv_y_q0;
                reg_1303 <= tpgBarSelYuv_v_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1307 <= tpgBarSelRgb_r_q0;
                reg_1311 <= tpgBarSelRgb_g_q0;
                reg_1315 <= tpgBarSelRgb_b_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_fu_1226_p1 = ap_const_lv1_1))) then
                s <= grp_load_fu_1229_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_fu_1457_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1324_reg_5191 <= select_ln1324_fu_3767_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1423_reg_5125 <= select_ln1423_fu_3241_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1581_reg_5093 <= select_ln1581_fu_3184_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (patternId = ap_const_lv8_D) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tpgSinTableArray_9bit_load_1_reg_4687 <= tpgSinTableArray_9bit_q1;
                tpgSinTableArray_9bit_load_2_reg_4693 <= tpgSinTableArray_9bit_q0;
                tpgSinTableArray_9bit_load_reg_4681 <= tpgSinTableArray_9bit_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tpgSinTableArray_load_reg_4818 <= tpgSinTableArray_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                whiYuv_load_reg_5150 <= whiYuv_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_2_reg_4521 <= y_2_fu_1711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln527_reg_4606_pp0_iter4_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                zonePlateVAddr_loc_0_load_1_reg_4765 <= ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1;
            end if;
        end if;
    end process;
    rampVal_1(15 downto 8) <= "00000000";
    hdata(15 downto 8) <= "00000000";
    zext_ln1098_reg_4495(15 downto 8) <= "00000000";
    shl_ln_reg_4506(7 downto 0) <= "00000000";
    zext_ln1301_reg_4726(14 downto 8) <= "0000000";
    zext_ln1301_1_reg_4732(15 downto 8) <= "00000000";
    hBarSel_3_loc_0_fu_414(7 downto 3) <= "00000";
    hdata_loc_0_fu_422(15 downto 8) <= "00000000";
    hdata_new_0_fu_426(15 downto 8) <= "00000000";
    hBarSel_loc_0_fu_434(7 downto 3) <= "00000";
    rampVal_loc_0_fu_482(15 downto 8) <= "00000000";
    rampVal_3_loc_0_fu_486(15 downto 8) <= "00000000";
    rampVal_3_new_0_fu_490(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter17, ap_CS_fsm_state2, icmp_ln525_fu_1721_p2, ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter16)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    Sel_fu_1732_p4 <= y_reg_892(7 downto 6);
    add2_i_fu_1419_p2 <= std_logic_vector(unsigned(empty_63_fu_1333_p1) + unsigned(ap_const_lv14_F));
    add5_i_fu_1441_p2 <= std_logic_vector(unsigned(empty_fu_1329_p1) + unsigned(ap_const_lv14_F));
    add_i_fu_1479_p2 <= std_logic_vector(unsigned(empty_63_fu_1333_p1) + unsigned(ap_const_lv14_7));
    add_ln1098_fu_3359_p2 <= std_logic_vector(unsigned(outpix_val_V_0_5_fu_3353_p3) + unsigned(ap_const_lv8_1));
    add_ln1116_fu_3316_p2 <= std_logic_vector(unsigned(trunc_ln527_fu_3312_p1) + unsigned(ap_const_lv8_1));
    add_ln1248_fu_2948_p2 <= std_logic_vector(unsigned(trunc_ln1232_fu_2941_p1) + unsigned(ap_const_lv3_1));
    add_ln1260_fu_2683_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_count_loc_0_load) + unsigned(ap_const_lv32_1));
    add_ln1287_fu_2221_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_load_reg_4681) + unsigned(ap_const_lv9_80));
    add_ln1288_1_fu_2251_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_load_1_reg_4687) + unsigned(ap_const_lv9_80));
    add_ln1288_fu_1914_p2 <= std_logic_vector(unsigned(trunc_ln527_2_fu_1864_p1) + unsigned(ap_const_lv11_2AA));
    add_ln1289_1_fu_2281_p2 <= std_logic_vector(unsigned(tpgSinTableArray_9bit_load_2_reg_4693) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_1925_p2 <= std_logic_vector(unsigned(trunc_ln527_2_fu_1864_p1) + unsigned(ap_const_lv11_554));
    add_ln1301_2_fu_2428_p2 <= std_logic_vector(unsigned(zext_ln1301_6_fu_2422_p1) + unsigned(zext_ln1301_4_fu_2419_p1));
    add_ln1301_3_fu_2434_p2 <= std_logic_vector(unsigned(add_ln1301_1_reg_4781) + unsigned(zext_ln1301_7_fu_2425_p1));
    add_ln1302_2_fu_2453_p2 <= std_logic_vector(unsigned(zext_ln1302_1_fu_2450_p1) + unsigned(zext_ln1302_fu_2446_p1));
    add_ln1303_2_fu_3725_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_3718_p1) + unsigned(sext_ln1303_1_fu_3715_p1));
    add_ln1303_3_fu_3721_p2 <= std_logic_vector(signed(add_ln1303_1_reg_5104) + signed(add_ln1303_reg_4759_pp0_iter14_reg));
    add_ln1352_fu_2369_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_0_fu_442));
    add_ln1354_fu_2381_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(ZplateVerContDelta));
    add_ln1357_fu_1982_p2 <= std_logic_vector(unsigned(zext_ln527_1_fu_1856_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1398_fu_2619_p2 <= std_logic_vector(unsigned(trunc_ln527_5_fu_2615_p1) + unsigned(ap_const_lv3_1));
    add_ln1417_fu_2761_p2 <= std_logic_vector(unsigned(trunc_ln527_7_fu_2757_p1) + unsigned(ap_const_lv3_1));
    add_ln1517_fu_1742_p2 <= std_logic_vector(unsigned(rampStart) + unsigned(trunc_ln525_fu_1717_p1));
    add_ln1526_fu_3205_p2 <= std_logic_vector(unsigned(outpix_val_V_0_12_fu_3199_p3) + unsigned(ap_const_lv8_1));
    add_ln1557_fu_2571_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_vBarSel_2_loc_0_load) + unsigned(ap_const_lv8_1));
    add_ln1575_fu_2710_p2 <= std_logic_vector(unsigned(trunc_ln527_8_fu_2706_p1) + unsigned(ap_const_lv3_1));
    add_ln1632_fu_3164_p2 <= std_logic_vector(unsigned(select_ln1599_fu_3099_p3) + unsigned(ap_const_lv16_1));
    add_ln213_fu_2011_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_lhs) + unsigned(ap_const_lv11_1));
    add_ln537_fu_2400_p2 <= std_logic_vector(unsigned(phi_mul_reg_916) + unsigned(ZplateHorContStart));
    add_ln691_3_fu_2059_p2 <= std_logic_vector(unsigned(yCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln691_4_fu_2159_p2 <= std_logic_vector(unsigned(xCount_V) + unsigned(ap_const_lv10_1));
    add_ln691_5_fu_2091_p2 <= std_logic_vector(unsigned(xCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln691_fu_2127_p2 <= std_logic_vector(unsigned(yCount_V) + unsigned(ap_const_lv10_1));
    add_ln711_fu_1774_p2 <= std_logic_vector(unsigned(motionSpeed) + unsigned(rampStart));
    and_ln1248_cast_fu_3001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1248_reg_4947),8));
    and_ln1252_fu_3276_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter13_reg and cmp56_i_fu_1499_p2);
    and_ln1348_fu_1972_p2 <= (icmp_ln1089_fu_1873_p2 and cmp11_i304_reg_4530);
    and_ln1391_fu_2116_p2 <= (icmp_ln878_fu_2111_p2 and icmp_ln1089_reg_4610);
    and_ln1423_fu_3237_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter13_reg and cmp56_i_fu_1499_p2);
    and_ln1550_fu_2048_p2 <= (icmp_ln878_2_fu_2043_p2 and icmp_ln1089_reg_4610);
    and_ln1581_fu_3180_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter13_reg and cmp56_i_fu_1499_p2);
    and_ln1630_fu_3152_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter13_reg and icmp196_fu_1473_p2);
    and_ln1819_fu_3583_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter14_reg and icmp196_fu_1473_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_01001 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp316_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp316 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp388_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp388 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp391_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp391 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp404_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp404 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp506_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp506 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage0_iter17_assign_proc : process(outImg_full_n, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_state20_pp0_stage0_iter17 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage0_iter17_ignore_call0_assign_proc : process(outImg_full_n, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_state20_pp0_stage0_iter17_ignore_call0 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage0_iter17_ignore_call1_assign_proc : process(outImg_full_n, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_state20_pp0_stage0_iter17_ignore_call1 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage0_iter17_ignore_call3_assign_proc : process(outImg_full_n, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_state20_pp0_stage0_iter17_ignore_call3 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage0_iter17_ignore_call6_assign_proc : process(outImg_full_n, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
                ap_block_state20_pp0_stage0_iter17_ignore_call6 <= ((outImg_full_n = ap_const_logic_0) and (icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1428_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_fu_1868_p2, icmp_ln1545_fu_1891_p2)
    begin
                ap_condition_1428 <= ((icmp_ln1545_fu_1891_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F));
    end process;


    ap_condition_1433_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1545_reg_4623_pp0_iter9_reg, and_ln1550_reg_4673_pp0_iter9_reg)
    begin
                ap_condition_1433 <= ((icmp_ln1545_reg_4623_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_reg_4673_pp0_iter9_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F));
    end process;


    ap_condition_1532_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_fu_1868_p2, icmp_ln1386_fu_1942_p2)
    begin
                ap_condition_1532 <= ((icmp_ln1386_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B));
    end process;


    ap_condition_1536_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1386_reg_4642_pp0_iter9_reg, and_ln1391_reg_4699_pp0_iter9_reg)
    begin
                ap_condition_1536 <= ((icmp_ln1386_reg_4642_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_reg_4699_pp0_iter9_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B));
    end process;


    ap_condition_1649_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter11_reg, guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903)
    begin
                ap_condition_1649 <= ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_condition_1712_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter11_reg, icmp_ln1089_reg_4610_pp0_iter11_reg)
    begin
                ap_condition_1712 <= ((icmp_ln1089_reg_4610_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_condition_1717_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter12_reg, icmp_ln1089_reg_4610_pp0_iter12_reg)
    begin
                ap_condition_1717 <= ((icmp_ln1089_reg_4610_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_condition_3883_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln527_reg_4606, ap_CS_fsm_pp0_stage0, icmp_ln1089_reg_4610, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_3883 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3889_assign_proc : process(icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln878_4_reg_4703_pp0_iter10_reg, ap_enable_reg_pp0_iter11)
    begin
                ap_condition_3889 <= ((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1));
    end process;


    ap_condition_3893_assign_proc : process(icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, ap_enable_reg_pp0_iter10)
    begin
                ap_condition_3893 <= ((icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1));
    end process;


    ap_condition_3899_assign_proc : process(icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln878_5_reg_4677_pp0_iter10_reg, ap_enable_reg_pp0_iter11)
    begin
                ap_condition_3899 <= ((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1));
    end process;


    ap_condition_3902_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter14, patternId_read_read_fu_510_p2)
    begin
                ap_condition_3902 <= ((patternId_read_read_fu_510_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_3907_assign_proc : process(ap_block_pp0_stage0, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
                ap_condition_3907 <= ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1));
    end process;


    ap_condition_3911_assign_proc : process(ap_block_pp0_stage0, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
                ap_condition_3911 <= ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1));
    end process;


    ap_condition_3915_assign_proc : process(icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1386_reg_4642_pp0_iter9_reg, and_ln1391_reg_4699_pp0_iter9_reg, ap_enable_reg_pp0_iter10)
    begin
                ap_condition_3915 <= ((icmp_ln1386_reg_4642_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1391_reg_4699_pp0_iter9_reg));
    end process;


    ap_condition_3919_assign_proc : process(icmp_ln527_reg_4606_pp0_iter8_reg, icmp_ln1386_reg_4642_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_condition_3919 <= ((icmp_ln1386_reg_4642_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_3923_assign_proc : process(icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1545_reg_4623_pp0_iter9_reg, and_ln1550_reg_4673_pp0_iter9_reg, ap_enable_reg_pp0_iter10)
    begin
                ap_condition_3923 <= ((icmp_ln1545_reg_4623_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1550_reg_4673_pp0_iter9_reg));
    end process;


    ap_condition_3927_assign_proc : process(icmp_ln527_reg_4606_pp0_iter8_reg, icmp_ln1545_reg_4623_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_condition_3927 <= ((icmp_ln1545_reg_4623_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_3930_assign_proc : process(patternId, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_3930 <= ((patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3933_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, icmp_ln878_3_reg_4659, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_3933 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln878_3_reg_4659 = ap_const_lv1_0) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3938_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, icmp_ln878_3_reg_4659, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_3938 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln878_3_reg_4659 = ap_const_lv1_1) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3942_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln527_fu_1868_p2, icmp_ln1089_fu_1873_p2)
    begin
                ap_condition_3942 <= ((icmp_ln1089_fu_1873_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_3947_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2)
    begin
                ap_condition_3947 <= ((patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3950_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, ap_enable_reg_pp0_iter1, icmp_ln878_4_fu_2143_p2)
    begin
                ap_condition_3950 <= ((icmp_ln878_4_fu_2143_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3955_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, ap_enable_reg_pp0_iter1, icmp_ln878_4_fu_2143_p2)
    begin
                ap_condition_3955 <= ((icmp_ln878_4_fu_2143_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3960_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2)
    begin
                ap_condition_3960 <= ((patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_3963_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, icmp_ln878_5_fu_2075_p2, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_3963 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln878_5_fu_2075_p2 = ap_const_lv1_0) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3968_assign_proc : process(icmp_ln527_reg_4606, icmp_ln1089_reg_4610, icmp_ln878_5_fu_2075_p2, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_3968 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln878_5_fu_2075_p2 = ap_const_lv1_1) and (icmp_ln1089_reg_4610 = ap_const_lv1_0) and (icmp_ln527_reg_4606 = ap_const_lv1_0));
    end process;


    ap_condition_3975_assign_proc : process(icmp_ln527_reg_4606_pp0_iter4_reg, icmp_ln1342_reg_4646_pp0_iter4_reg, and_ln1348_reg_4650_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
                ap_condition_3975 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1342_reg_4646_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1348_reg_4650_pp0_iter4_reg));
    end process;


    ap_condition_3979_assign_proc : process(icmp_ln527_reg_4606_pp0_iter3_reg, icmp_ln1342_reg_4646_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_3979 <= ((icmp_ln1342_reg_4646_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_3984_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln527_fu_1868_p2, icmp_ln1342_fu_1966_p2)
    begin
                ap_condition_3984 <= ((icmp_ln1342_fu_1966_p2 = ap_const_lv1_1) and (icmp_ln527_fu_1868_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_420_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_420 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_858_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1545_reg_4623_pp0_iter9_reg, and_ln1550_reg_4673_pp0_iter9_reg)
    begin
                ap_condition_858 <= ((icmp_ln1545_reg_4623_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1550_reg_4673_pp0_iter9_reg));
    end process;


    ap_condition_863_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1545_reg_4623_pp0_iter9_reg, and_ln1550_reg_4673_pp0_iter9_reg)
    begin
                ap_condition_863 <= ((icmp_ln1545_reg_4623_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1550_reg_4673_pp0_iter9_reg));
    end process;


    ap_condition_874_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1386_reg_4642_pp0_iter9_reg, and_ln1391_reg_4699_pp0_iter9_reg)
    begin
                ap_condition_874 <= ((icmp_ln1386_reg_4642_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1391_reg_4699_pp0_iter9_reg));
    end process;


    ap_condition_880_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter9_reg, icmp_ln1089_reg_4610_pp0_iter9_reg, icmp_ln1386_reg_4642_pp0_iter9_reg, and_ln1391_reg_4699_pp0_iter9_reg)
    begin
                ap_condition_880 <= ((icmp_ln1386_reg_4642_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1391_reg_4699_pp0_iter9_reg));
    end process;


    ap_condition_935_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter10_reg, guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2816_p1)
    begin
                ap_condition_935 <= ((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2816_p1 = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_condition_pp0_exit_iter12_state15_assign_proc : process(ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter12_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter12_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp0_flush_enable_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln527_fu_1868_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln527_fu_1868_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_pp0_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp0_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln525_fu_1721_p2)
    begin
        if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6_assign_proc : process(icmp_ln878_3_reg_4659_pp0_iter12_reg, ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095, ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115, ap_condition_1717)
    begin
        if ((ap_const_boolean_1 = ap_condition_1717)) then
            if ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_0)) then 
                ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_1)) then 
                ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095;
            else 
                ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115;
            end if;
        else 
            ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115;
        end if; 
    end process;


    ap_phi_mux_hBarSel_4_loc_2_phi_fu_1088_p4_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter11_reg, guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903, ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085, ap_sig_allocacmp_hBarSel_4_loc_0_load)
    begin
        if (((guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4903 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9))) then 
            ap_phi_mux_hBarSel_4_loc_2_phi_fu_1088_p4 <= ap_sig_allocacmp_hBarSel_4_loc_0_load;
        else 
            ap_phi_mux_hBarSel_4_loc_2_phi_fu_1088_p4 <= ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085;
        end if; 
    end process;


    ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6_assign_proc : process(hBarSel_4_loc_2_reg_1085, icmp_ln878_3_reg_4659_pp0_iter12_reg, and_ln1248_cast_fu_3001_p1, ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142, ap_condition_1717)
    begin
        if ((ap_const_boolean_1 = ap_condition_1717)) then
            if ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_0)) then 
                ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6 <= and_ln1248_cast_fu_3001_p1;
            elsif ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_1)) then 
                ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6 <= hBarSel_4_loc_2_reg_1085;
            else 
                ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142;
            end if;
        else 
            ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142;
        end if; 
    end process;


    ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6_assign_proc : process(icmp_ln878_3_reg_4659_pp0_iter12_reg, ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106, ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130, and_ln1248_cast_fu_3001_p1, ap_condition_1717)
    begin
        if ((ap_const_boolean_1 = ap_condition_1717)) then
            if ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_0)) then 
                ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 <= and_ln1248_cast_fu_3001_p1;
            elsif ((icmp_ln878_3_reg_4659_pp0_iter12_reg = ap_const_lv1_1)) then 
                ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106;
            else 
                ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130;
            end if;
        else 
            ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 <= ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130;
        end if; 
    end process;


    ap_phi_mux_shl_i321454_phi_fu_1036_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1386_reg_4642_pp0_iter10_reg, and_ln1391_reg_4699_pp0_iter10_reg, shl_i_fu_2744_p3, ap_phi_reg_pp0_iter11_shl_i321454_reg_1033)
    begin
        if ((((icmp_ln1386_reg_4642_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_reg_4699_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)))) then 
            ap_phi_mux_shl_i321454_phi_fu_1036_p4 <= shl_i_fu_2744_p3;
        else 
            ap_phi_mux_shl_i321454_phi_fu_1036_p4 <= ap_phi_reg_pp0_iter11_shl_i321454_reg_1033;
        end if; 
    end process;


    ap_phi_mux_shl_i321458_phi_fu_1016_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1386_reg_4642_pp0_iter10_reg, and_ln1391_reg_4699_pp0_iter10_reg, ap_phi_reg_pp0_iter11_shl_i321458_reg_1013, shl_i_fu_2744_p3)
    begin
        if ((((icmp_ln1386_reg_4642_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_reg_4699_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)))) then 
            ap_phi_mux_shl_i321458_phi_fu_1016_p4 <= shl_i_fu_2744_p3;
        else 
            ap_phi_mux_shl_i321458_phi_fu_1016_p4 <= ap_phi_reg_pp0_iter11_shl_i321458_reg_1013;
        end if; 
    end process;


    ap_phi_mux_shl_i386474_phi_fu_971_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1545_reg_4623_pp0_iter10_reg, and_ln1550_reg_4673_pp0_iter10_reg, shl_i3_fu_2693_p3, ap_phi_reg_pp0_iter11_shl_i386474_reg_968)
    begin
        if ((((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_reg_4673_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)) or ((icmp_ln1545_reg_4623_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)))) then 
            ap_phi_mux_shl_i386474_phi_fu_971_p4 <= shl_i3_fu_2693_p3;
        else 
            ap_phi_mux_shl_i386474_phi_fu_971_p4 <= ap_phi_reg_pp0_iter11_shl_i386474_reg_968;
        end if; 
    end process;


    ap_phi_mux_shl_i386478_phi_fu_951_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1545_reg_4623_pp0_iter10_reg, and_ln1550_reg_4673_pp0_iter10_reg, ap_phi_reg_pp0_iter11_shl_i386478_reg_948, shl_i3_fu_2693_p3)
    begin
        if ((((icmp_ln1545_reg_4623_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_reg_4673_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)))) then 
            ap_phi_mux_shl_i386478_phi_fu_951_p4 <= shl_i3_fu_2693_p3;
        else 
            ap_phi_mux_shl_i386478_phi_fu_951_p4 <= ap_phi_reg_pp0_iter11_shl_i386478_reg_948;
        end if; 
    end process;


    ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1545_reg_4623_pp0_iter10_reg, and_ln1550_reg_4673_pp0_iter10_reg, ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927, ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958)
    begin
        if ((((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_reg_4673_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)) or ((icmp_ln1545_reg_4623_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)))) then 
            ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927;
        else 
            ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_3_reg_958;
        end if; 
    end process;


    ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1545_reg_4623_pp0_iter10_reg, and_ln1550_reg_4673_pp0_iter10_reg, ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927, ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938)
    begin
        if ((((icmp_ln1545_reg_4623_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1550_reg_4673_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)))) then 
            ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927;
        else 
            ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_4_reg_938;
        end if; 
    end process;


    ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln878_5_reg_4677_pp0_iter10_reg, ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4, ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4, ap_phi_reg_pp0_iter11_vBarSel_2_loc_5_reg_978)
    begin
        if ((((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)) or ((icmp_ln878_5_reg_4677_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F)))) then 
            ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 <= ap_phi_mux_vBarSel_2_loc_4_phi_fu_941_p4;
        elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F))) then 
            ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 <= ap_phi_mux_vBarSel_2_loc_3_phi_fu_961_p4;
        else 
            ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_5_reg_978;
        end if; 
    end process;


    ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1386_reg_4642_pp0_iter10_reg, and_ln1391_reg_4699_pp0_iter10_reg, ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992, ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023)
    begin
        if ((((icmp_ln1386_reg_4642_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_reg_4699_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)))) then 
            ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4 <= ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992;
        else 
            ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4 <= ap_phi_reg_pp0_iter11_vBarSel_loc_3_reg_1023;
        end if; 
    end process;


    ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln1386_reg_4642_pp0_iter10_reg, and_ln1391_reg_4699_pp0_iter10_reg, ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992, ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003)
    begin
        if ((((icmp_ln1386_reg_4642_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)) or ((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1391_reg_4699_pp0_iter10_reg) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)))) then 
            ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4 <= ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992;
        else 
            ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4 <= ap_phi_reg_pp0_iter11_vBarSel_loc_4_reg_1003;
        end if; 
    end process;


    ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6_assign_proc : process(patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1089_reg_4610_pp0_iter10_reg, icmp_ln878_4_reg_4703_pp0_iter10_reg, ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4, ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4, ap_phi_reg_pp0_iter11_vBarSel_loc_5_reg_1043)
    begin
        if ((((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)) or ((icmp_ln878_4_reg_4703_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B)))) then 
            ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 <= ap_phi_mux_vBarSel_loc_4_phi_fu_1006_p4;
        elsif (((icmp_ln1089_reg_4610_pp0_iter10_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B))) then 
            ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 <= ap_phi_mux_vBarSel_loc_3_phi_fu_1026_p4;
        else 
            ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6 <= ap_phi_reg_pp0_iter11_vBarSel_loc_5_reg_1043;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_908_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln527_reg_4606, x_reg_904, ap_CS_fsm_pp0_stage0, x_2_reg_4580, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln527_reg_4606 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_x_phi_fu_908_p4 <= x_2_reg_4580;
        else 
            ap_phi_mux_x_phi_fu_908_p4 <= x_reg_904;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hBarSel_4_flag_2_reg_1095 <= "X";
    ap_phi_reg_pp0_iter0_hBarSel_4_flag_3_reg_1115 <= "X";
    ap_phi_reg_pp0_iter0_hBarSel_4_loc_2_reg_1085 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_hBarSel_4_loc_3_reg_1142 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_hBarSel_4_new_2_reg_1106 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_hBarSel_4_new_3_reg_1130 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1578_reg_1057 <= "XXXXX";
    ap_phi_reg_pp0_iter0_shl_i321453_reg_1071 <= "XXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_shl_i321454_reg_1033 <= "XXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_shl_i321458_reg_1013 <= "XXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_shl_i386474_reg_968 <= "XXXXX";
    ap_phi_reg_pp0_iter0_shl_i386478_reg_948 <= "XXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_927 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_2_loc_3_reg_958 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_2_loc_4_reg_938 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_loc_2_reg_992 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_loc_3_reg_1023 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_vBarSel_loc_4_reg_1003 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter11_vBarSel_2_loc_5_reg_978 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter11_vBarSel_loc_5_reg_1043 <= "XXXXXXXX";

    ap_predicate_op316_call_state6_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter2_reg)
    begin
                ap_predicate_op316_call_state6 <= ((icmp_ln527_reg_4606_pp0_iter2_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_A));
    end process;


    ap_predicate_op388_call_state12_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter8_reg)
    begin
                ap_predicate_op388_call_state12 <= ((icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;


    ap_predicate_op391_call_state13_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter9_reg)
    begin
                ap_predicate_op391_call_state13 <= ((icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_13));
    end process;


    ap_predicate_op391_call_state13_state12_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter8_reg)
    begin
                ap_predicate_op391_call_state13_state12 <= ((icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_13));
    end process;


    ap_predicate_op404_call_state13_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter9_reg)
    begin
                ap_predicate_op404_call_state13 <= ((icmp_ln527_reg_4606_pp0_iter9_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_C));
    end process;


    ap_predicate_op404_call_state13_state12_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter8_reg)
    begin
                ap_predicate_op404_call_state13_state12 <= ((icmp_ln527_reg_4606_pp0_iter8_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_C));
    end process;


    ap_predicate_op506_call_state14_assign_proc : process(patternId, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1256_reg_4877, icmp_ln1258_reg_4881, icmp_ln1262_fu_2845_p2, icmp_ln1264_fu_2856_p2)
    begin
                ap_predicate_op506_call_state14 <= ((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9));
    end process;

    ap_ready <= internal_ap_ready;

    ap_sig_allocacmp_count_loc_0_load_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1256_reg_4877, icmp_ln1258_reg_4881, add_ln1260_reg_4885, icmp_ln1262_fu_2845_p2, icmp_ln1264_fu_2856_p2, ap_enable_reg_pp0_iter11, count_loc_0_fu_446)
    begin
        if (((icmp_ln1264_fu_2856_p2 = ap_const_lv1_1) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_sig_allocacmp_count_loc_0_load <= ap_const_lv32_0;
        elsif ((((icmp_ln1264_fu_2856_p2 = ap_const_lv1_0) and (icmp_ln1262_fu_2845_p2 = ap_const_lv1_1) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)) or ((icmp_ln1262_fu_2845_p2 = ap_const_lv1_0) and (icmp_ln1258_reg_4881 = ap_const_lv1_1) and (icmp_ln1256_reg_4877 = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            ap_sig_allocacmp_count_loc_0_load <= add_ln1260_reg_4885;
        else 
            ap_sig_allocacmp_count_loc_0_load <= count_loc_0_fu_446;
        end if; 
    end process;


    ap_sig_allocacmp_hBarSel_4_flag_0_load_1_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln1256_reg_4877_pp0_iter12_reg, icmp_ln1258_reg_4881_pp0_iter12_reg, icmp_ln1262_reg_4913_pp0_iter12_reg, icmp_ln1264_reg_4917_pp0_iter12_reg, ap_enable_reg_pp0_iter13, ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6, hBarSel_4_flag_0_fu_466)
    begin
        if ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            ap_sig_allocacmp_hBarSel_4_flag_0_load_1 <= ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6;
        else 
            ap_sig_allocacmp_hBarSel_4_flag_0_load_1 <= hBarSel_4_flag_0_fu_466;
        end if; 
    end process;


    ap_sig_allocacmp_hBarSel_4_loc_0_load_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln1256_reg_4877_pp0_iter12_reg, icmp_ln1258_reg_4881_pp0_iter12_reg, icmp_ln1262_reg_4913_pp0_iter12_reg, icmp_ln1264_reg_4917_pp0_iter12_reg, ap_enable_reg_pp0_iter13, ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6, hBarSel_4_loc_0_fu_458)
    begin
        if ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            ap_sig_allocacmp_hBarSel_4_loc_0_load <= ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6;
        else 
            ap_sig_allocacmp_hBarSel_4_loc_0_load <= hBarSel_4_loc_0_fu_458;
        end if; 
    end process;


    ap_sig_allocacmp_hBarSel_4_new_0_load_1_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln1256_reg_4877_pp0_iter12_reg, icmp_ln1258_reg_4881_pp0_iter12_reg, icmp_ln1262_reg_4913_pp0_iter12_reg, icmp_ln1264_reg_4917_pp0_iter12_reg, ap_enable_reg_pp0_iter13, ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6, hBarSel_4_new_0_fu_462)
    begin
        if ((((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1264_reg_4917_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1262_reg_4913_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1258_reg_4881_pp0_iter12_reg = ap_const_lv1_0) and (icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((icmp_ln1256_reg_4877_pp0_iter12_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            ap_sig_allocacmp_hBarSel_4_new_0_load_1 <= ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6;
        else 
            ap_sig_allocacmp_hBarSel_4_new_0_load_1 <= hBarSel_4_new_0_fu_462;
        end if; 
    end process;


    ap_sig_allocacmp_lhs_assign_proc : process(xBar_V, icmp_ln878_3_reg_4659, add_ln213_reg_4663, sub_ln213_fu_2171_p2, ap_condition_3883)
    begin
        if ((ap_const_boolean_1 = ap_condition_3883)) then
            if ((icmp_ln878_3_reg_4659 = ap_const_lv1_1)) then 
                ap_sig_allocacmp_lhs <= add_ln213_reg_4663;
            elsif ((icmp_ln878_3_reg_4659 = ap_const_lv1_0)) then 
                ap_sig_allocacmp_lhs <= sub_ln213_fu_2171_p2;
            else 
                ap_sig_allocacmp_lhs <= xBar_V;
            end if;
        else 
            ap_sig_allocacmp_lhs <= xBar_V;
        end if; 
    end process;


    ap_sig_allocacmp_outpix_val_V_0_3_load_assign_proc : process(patternId, ap_block_pp0_stage0, outpix_val_V_0_18_reg_5196, ap_enable_reg_pp0_iter16, outpix_val_V_0_3_fu_390)
    begin
        if (((patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            ap_sig_allocacmp_outpix_val_V_0_3_load <= outpix_val_V_0_18_reg_5196;
        else 
            ap_sig_allocacmp_outpix_val_V_0_3_load <= outpix_val_V_0_3_fu_390;
        end if; 
    end process;


    ap_sig_allocacmp_outpix_val_V_1_1_load_assign_proc : process(patternId, ap_block_pp0_stage0, patternId_read_read_fu_510_p2, icmp_fu_1457_p2, outpix_val_V_1_8_reg_5181, select_ln1324_reg_5191, ap_enable_reg_pp0_iter16, outpix_val_V_1_1_fu_394, outpix_val_V_1_17_fu_3963_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
            if ((patternId = ap_const_lv8_A)) then 
                ap_sig_allocacmp_outpix_val_V_1_1_load <= outpix_val_V_1_17_fu_3963_p3;
            elsif (((icmp_fu_1457_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_D))) then 
                ap_sig_allocacmp_outpix_val_V_1_1_load <= select_ln1324_reg_5191;
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_10)) then 
                ap_sig_allocacmp_outpix_val_V_1_1_load <= outpix_val_V_1_8_reg_5181;
            else 
                ap_sig_allocacmp_outpix_val_V_1_1_load <= outpix_val_V_1_1_fu_394;
            end if;
        else 
            ap_sig_allocacmp_outpix_val_V_1_1_load <= outpix_val_V_1_1_fu_394;
        end if; 
    end process;


    ap_sig_allocacmp_outpix_val_V_2_4_load_assign_proc : process(patternId, ap_block_pp0_stage0, outpix_val_V_2_18_reg_5186, ap_enable_reg_pp0_iter16, outpix_val_V_1_17_fu_3963_p3, outpix_val_V_2_4_fu_398)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then
            if ((patternId = ap_const_lv8_A)) then 
                ap_sig_allocacmp_outpix_val_V_2_4_load <= outpix_val_V_1_17_fu_3963_p3;
            elsif ((patternId = ap_const_lv8_D)) then 
                ap_sig_allocacmp_outpix_val_V_2_4_load <= outpix_val_V_2_18_reg_5186;
            else 
                ap_sig_allocacmp_outpix_val_V_2_4_load <= outpix_val_V_2_4_fu_398;
            end if;
        else 
            ap_sig_allocacmp_outpix_val_V_2_4_load <= outpix_val_V_2_4_fu_398;
        end if; 
    end process;


    ap_sig_allocacmp_s_loc_0_load_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln527_reg_4606_pp0_iter11_reg, icmp_ln1256_reg_4877_pp0_iter11_reg, icmp_ln1258_reg_4881_pp0_iter11_reg, select_ln1225_1_reg_4897, icmp_ln1262_reg_4913, icmp_ln1264_reg_4917, ap_enable_reg_pp0_iter12, grp_reg_int_s_fu_2867_ap_return, s_loc_0_fu_470)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_s_loc_0_load <= grp_reg_int_s_fu_2867_ap_return;
        elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_0) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_s_loc_0_load <= ap_const_lv32_0;
        elsif ((((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_0) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_sig_allocacmp_s_loc_0_load <= select_ln1225_1_reg_4897;
        else 
            ap_sig_allocacmp_s_loc_0_load <= s_loc_0_fu_470;
        end if; 
    end process;


    ap_sig_allocacmp_s_new_0_load_1_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln527_reg_4606_pp0_iter11_reg, icmp_ln1256_reg_4877_pp0_iter11_reg, icmp_ln1258_reg_4881_pp0_iter11_reg, icmp_ln1262_reg_4913, icmp_ln1264_reg_4917, ap_enable_reg_pp0_iter12, grp_reg_int_s_fu_2867_ap_return, s_new_0_fu_474)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln1264_reg_4917 = ap_const_lv1_1) and (icmp_ln1262_reg_4913 = ap_const_lv1_1) and (icmp_ln1258_reg_4881_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln1256_reg_4877_pp0_iter11_reg = ap_const_lv1_1) and (icmp_ln527_reg_4606_pp0_iter11_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_s_new_0_load_1 <= grp_reg_int_s_fu_2867_ap_return;
        else 
            ap_sig_allocacmp_s_new_0_load_1 <= s_new_0_fu_474;
        end if; 
    end process;


    ap_sig_allocacmp_vBarSel_2_loc_0_load_assign_proc : process(ap_block_pp0_stage0, patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, ap_enable_reg_pp0_iter11, ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6, vBarSel_2_loc_0_fu_418)
    begin
        if (((icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_sig_allocacmp_vBarSel_2_loc_0_load <= ap_phi_mux_vBarSel_2_loc_5_phi_fu_981_p6;
        else 
            ap_sig_allocacmp_vBarSel_2_loc_0_load <= vBarSel_2_loc_0_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_vBarSel_loc_0_load_assign_proc : process(ap_block_pp0_stage0, patternId_read_read_fu_510_p2, icmp_ln527_reg_4606_pp0_iter10_reg, ap_enable_reg_pp0_iter11, ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6, vBarSel_loc_0_fu_438)
    begin
        if (((icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_sig_allocacmp_vBarSel_loc_0_load <= ap_phi_mux_vBarSel_loc_5_phi_fu_1046_p6;
        else 
            ap_sig_allocacmp_vBarSel_loc_0_load <= vBarSel_loc_0_fu_438;
        end if; 
    end process;


    ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1_assign_proc : process(patternId, ap_block_pp0_stage0, icmp_ln527_reg_4606_pp0_iter4_reg, icmp_ln1342_reg_4646_pp0_iter4_reg, and_ln1348_reg_4650_pp0_iter4_reg, ap_enable_reg_pp0_iter5, add_ln1352_fu_2369_p2, zonePlateVAddr_loc_0_fu_442)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1342_reg_4646_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1348_reg_4650_pp0_iter4_reg) and (patternId = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 <= add_ln1352_fu_2369_p2;
        else 
            ap_sig_allocacmp_zonePlateVAddr_loc_0_load_1 <= zonePlateVAddr_loc_0_fu_442;
        end if; 
    end process;

    b_1_fu_3749_p3 <= 
        ap_const_lv8_FF when (tmp_18_fu_3731_p3(0) = '1') else 
        trunc_ln9_fu_3739_p4;
    b_fu_2300_p3 <= 
        ap_const_lv8_FF when (tmp_15_fu_2292_p3(0) = '1') else 
        xor_ln1289_fu_2286_p2;
    barHeight_cast_cast_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1505_p4),11));
    barWidthMinSamples_fu_1435_p2 <= std_logic_vector(unsigned(p_cast_fu_1425_p4) + unsigned(ap_const_lv10_3FF));
    barWidth_cast_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_fu_1485_p4),12));
    barWidth_fu_1485_p4 <= add_i_fu_1479_p2(13 downto 3);
    blkYuv_address0 <= zext_ln1198_fu_3043_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1182_fu_3059_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp11_i304_fu_1726_p2 <= "0" when (y_reg_892 = ap_const_lv16_0) else "1";
    cmp2_i209_fu_1337_p2 <= "1" when (colorFormat = ap_const_lv8_0) else "0";
    cmp56_i_fu_1499_p2 <= "0" when (colorFormat = ap_const_lv8_1) else "1";
    cmp6_i_fu_1365_p2 <= "1" when (colorFormat = ap_const_lv8_1) else "0";
    count_flag_0_load_load_fu_1806_p1 <= count_flag_0_fu_454;
    empty_63_fu_1333_p1 <= width(14 - 1 downto 0);
    empty_64_fu_2945_p1 <= select_ln1225_1_reg_4897(8 - 1 downto 0);
    empty_65_fu_2559_p1 <= ap_sig_allocacmp_vBarSel_2_loc_0_load(1 - 1 downto 0);
    empty_66_fu_2689_p1 <= ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927(1 - 1 downto 0);
    empty_fu_1329_p1 <= height(14 - 1 downto 0);
    g_1_fu_2503_p3 <= 
        ap_const_lv8_FF when (tmp_17_fu_2485_p3(0) = '1') else 
        trunc_ln8_fu_2493_p4;
    g_2_fu_2517_p3 <= 
        g_reg_4713_pp0_iter6_reg when (cmp2_i209_fu_1337_p2(0) = '1') else 
        g_1_fu_2503_p3;
    g_fu_2270_p3 <= 
        ap_const_lv8_FF when (tmp_14_fu_2262_p3(0) = '1') else 
        xor_ln1288_fu_2256_p2;
    grnYuv_address0 <= zext_ln1166_fu_3075_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4000_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4000_ce <= ap_const_logic_1;
        else 
            grp_fu_4000_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4000_p1 <= grp_fu_4000_p10(16 - 1 downto 0);
    grp_fu_4000_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_x_phi_fu_908_p4),32));

    grp_fu_4007_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4007_ce <= ap_const_logic_1;
        else 
            grp_fu_4007_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4007_p0 <= grp_fu_4007_p00(8 - 1 downto 0);
    grp_fu_4007_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2240_p3),15));
    grp_fu_4007_p1 <= ap_const_lv15_4D(8 - 1 downto 0);
    grp_fu_4007_p2 <= ap_const_lv15_1080(14 - 1 downto 0);

    grp_fu_4016_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4016_ce <= ap_const_logic_1;
        else 
            grp_fu_4016_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4016_p0 <= zext_ln1301_1_fu_2312_p1(8 - 1 downto 0);
    grp_fu_4016_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_4024_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4024_ce <= ap_const_logic_1;
        else 
            grp_fu_4024_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4024_p0 <= zext_ln1301_1_fu_2312_p1(8 - 1 downto 0);
    grp_fu_4024_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);
    grp_fu_4024_p2 <= grp_fu_4024_p20(15 - 1 downto 0);
    grp_fu_4024_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_2335_p3),16));

    grp_fu_4032_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4032_ce <= ap_const_logic_1;
        else 
            grp_fu_4032_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4032_p0 <= zext_ln1301_1_reg_4732(8 - 1 downto 0);
    grp_fu_4032_p1 <= ap_const_lv16_96(9 - 1 downto 0);
    grp_fu_4032_p2 <= grp_fu_4032_p20(15 - 1 downto 0);
    grp_fu_4032_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4007_p3),16));

    grp_fu_4039_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4039_ce <= ap_const_logic_1;
        else 
            grp_fu_4039_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4039_p0 <= zext_ln1301_reg_4726(8 - 1 downto 0);
    grp_fu_4039_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_4046_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4046_ce <= ap_const_logic_1;
        else 
            grp_fu_4046_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4046_p1 <= grp_reg_int_s_fu_2329_ap_return(16 - 1 downto 0);
    grp_fu_4046_p2 <= std_logic_vector(unsigned(phi_mul_reg_916) + unsigned(zonePlateVAddr_loc_0_load_1_reg_4765));

    grp_fu_4054_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4054_ce <= ap_const_logic_1;
        else 
            grp_fu_4054_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4054_p1 <= ap_const_lv28_DD(9 - 1 downto 0);

    grp_fu_4061_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_4061_ce <= ap_const_logic_1;
        else 
            grp_fu_4061_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4061_p0 <= grp_fu_4061_p00(8 - 1 downto 0);
    grp_fu_4061_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_4718_pp0_iter10_reg),14));
    grp_fu_4061_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);

    grp_load_fu_1220_p1_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state2, icmp_ln525_fu_1721_p2, ap_enable_reg_pp0_iter12, hBarSel_4_flag_0_fu_466, ap_sig_allocacmp_hBarSel_4_flag_0_load_1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_load_fu_1220_p1 <= ap_sig_allocacmp_hBarSel_4_flag_0_load_1;
        elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_load_fu_1220_p1 <= hBarSel_4_flag_0_fu_466;
        else 
            grp_load_fu_1220_p1 <= "X";
        end if; 
    end process;


    grp_load_fu_1223_p1_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state2, icmp_ln525_fu_1721_p2, ap_enable_reg_pp0_iter12, grp_load_fu_1220_p1, hBarSel_4_new_0_fu_462, ap_sig_allocacmp_hBarSel_4_new_0_load_1)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_load_fu_1223_p1 <= ap_sig_allocacmp_hBarSel_4_new_0_load_1;
        elsif (((grp_load_fu_1220_p1 = ap_const_lv1_1) and (icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            grp_load_fu_1223_p1 <= hBarSel_4_new_0_fu_462;
        else 
            grp_load_fu_1223_p1 <= "XXXXXXXX";
        end if; 
    end process;

    grp_load_fu_1226_p1 <= s_flag_0_fu_478;

    grp_load_fu_1229_p1_assign_proc : process(patternId, ap_block_pp0_stage0, ap_CS_fsm_state2, icmp_ln525_fu_1721_p2, icmp_ln527_reg_4606_pp0_iter10_reg, icmp_ln1225_reg_4870, ap_enable_reg_pp0_iter11, grp_load_fu_1226_p1, s_new_0_fu_474, ap_sig_allocacmp_s_new_0_load_1)
    begin
        if (((icmp_ln1225_reg_4870 = ap_const_lv1_0) and (icmp_ln527_reg_4606_pp0_iter10_reg = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            grp_load_fu_1229_p1 <= ap_sig_allocacmp_s_new_0_load_1;
        elsif (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_fu_1226_p1 = ap_const_lv1_1))) then 
            grp_load_fu_1229_p1 <= s_new_0_fu_474;
        else 
            grp_load_fu_1229_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_reg_int_s_fu_2329_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp316)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp316) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_int_s_fu_2329_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2329_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_reg_int_s_fu_2329_d <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_2316_p4),32));


    grp_reg_int_s_fu_2867_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp506)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp506) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_int_s_fu_2867_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2867_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2867_d <= std_logic_vector(unsigned(select_ln1225_1_fu_2809_p3) + unsigned(ap_const_lv32_1));

    grp_reg_unsigned_short_s_fu_2548_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp388)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp388) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_unsigned_short_s_fu_2548_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_unsigned_short_s_fu_2548_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_tpgPatternCrossHatch_fu_1199_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp404)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp404) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternCrossHatch_fu_1199_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternCrossHatch_fu_1199_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternCrossHatch_fu_1199_ap_start <= grp_tpgPatternCrossHatch_fu_1199_ap_start_reg;

    grp_tpgPatternDPColorSquare_fu_1154_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp391)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp391) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_tpgPatternDPColorSquare_fu_1154_ap_ce <= ap_const_logic_1;
        else 
            grp_tpgPatternDPColorSquare_fu_1154_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgPatternDPColorSquare_fu_1154_ap_start <= grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg;
    guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_load_fu_2816_p1 <= guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel;
    hdata_flag_0_load_load_fu_1794_p1 <= hdata_flag_0_fu_430;
    icmp196_fu_1473_p2 <= "0" when (tmp_12_fu_1463_p4 = ap_const_lv7_0) else "1";
    icmp_fu_1457_p2 <= "1" when (tmp_11_fu_1447_p4 = ap_const_lv7_0) else "0";
    icmp_ln1089_fu_1873_p2 <= "1" when (ap_phi_mux_x_phi_fu_908_p4 = ap_const_lv16_0) else "0";
    icmp_ln1110_fu_2029_p2 <= "1" when (or_ln1110_fu_2023_p2 = ap_const_lv16_0) else "0";
    icmp_ln1225_fu_2656_p2 <= "1" when (grp_reg_unsigned_short_s_fu_2548_ap_return = ap_const_lv16_0) else "0";
    icmp_ln1256_fu_2662_p2 <= "1" when (grp_reg_unsigned_short_s_fu_2548_ap_return = ap_const_lv16_1) else "0";
    icmp_ln1258_fu_2674_p2 <= "1" when (or_ln1258_fu_2668_p2 = ap_const_lv16_0) else "0";
    icmp_ln1262_fu_2845_p2 <= "1" when (signed(tmp_23_fu_2835_p4) < signed(ap_const_lv29_1)) else "0";
    icmp_ln1264_fu_2856_p2 <= "1" when (add_ln1260_reg_4885 = ap_const_lv32_A) else "0";
    icmp_ln1342_fu_1966_p2 <= "1" when (or_ln1342_fu_1960_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_1942_p2 <= "1" when (or_ln1386_fu_1936_p2 = ap_const_lv16_0) else "0";
    icmp_ln1545_fu_1891_p2 <= "1" when (or_ln1545_fu_1885_p2 = ap_const_lv16_0) else "0";
    icmp_ln1599_fu_1879_p2 <= "1" when (trunc_ln527_1_fu_1860_p1 = ap_const_lv8_0) else "0";
    icmp_ln1607_1_fu_1753_p2 <= "1" when (Sel_fu_1732_p4 = ap_const_lv2_0) else "0";
    icmp_ln1607_2_fu_1765_p2 <= "1" when (Sel_fu_1732_p4 = ap_const_lv2_2) else "0";
    icmp_ln1607_fu_1747_p2 <= "1" when (Sel_fu_1732_p4 = ap_const_lv2_1) else "0";
    icmp_ln525_fu_1721_p2 <= "1" when (y_reg_892 = height) else "0";
    icmp_ln527_fu_1868_p2 <= "1" when (ap_phi_mux_x_phi_fu_908_p4 = width) else "0";
    icmp_ln878_2_fu_2043_p2 <= "1" when (signed(zext_ln878_1_fu_2039_p1) < signed(sub_i_i_i_fu_1519_p2)) else "0";
    icmp_ln878_3_fu_2006_p2 <= "1" when (unsigned(ret_fu_2000_p2) < unsigned(barWidth_cast_fu_1495_p1)) else "0";
    icmp_ln878_4_fu_2143_p2 <= "1" when (unsigned(xCount_V) < unsigned(barWidthMinSamples_fu_1435_p2)) else "0";
    icmp_ln878_5_fu_2075_p2 <= "1" when (unsigned(xCount_V_3) < unsigned(barWidthMinSamples_fu_1435_p2)) else "0";
    icmp_ln878_fu_2111_p2 <= "1" when (signed(zext_ln878_fu_2107_p1) < signed(sub_i_i_i_fu_1519_p2)) else "0";
    idxprom38_i_fu_3006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_hBarSel_4_loc_3_phi_fu_1145_p6),64));
    idxprom47_i_fu_2900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2894_p2),64));
    idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idxprom49_i_cast_cast_cast_cast_fu_2974_p1),64));
        idxprom49_i_cast_cast_cast_cast_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

    idxprom51_i_fu_2936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2928_p3),64));
    idxprom53_i_fu_2988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln525_fu_1721_p2)
    begin
        if (((icmp_ln525_fu_1721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1349_1_fu_3505_p4 <= gSerie_V(27 downto 1);
    lshr_ln1349_2_fu_3541_p4 <= bSerie_V(27 downto 1);
    lshr_ln_fu_3469_p4 <= rSerie_V(27 downto 1);
    mul_ln1301_2_fu_2408_p0 <= mul_ln1301_2_fu_2408_p00(8 - 1 downto 0);
    mul_ln1301_2_fu_2408_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_4718_pp0_iter5_reg),13));
    mul_ln1301_2_fu_2408_p1 <= ap_const_lv13_1D(6 - 1 downto 0);
    or_ln1110_fu_2023_p2 <= (y_reg_892 or ap_phi_mux_x_phi_fu_908_p4);
    or_ln1150_fu_3080_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter12_reg or cmp6_i_fu_1365_p2);
    or_ln1166_fu_3064_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter12_reg or cmp6_i_fu_1365_p2);
    or_ln1182_fu_3048_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter12_reg or cmp6_i_fu_1365_p2);
    or_ln1198_fu_3032_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter12_reg or cmp6_i_fu_1365_p2);
    or_ln1214_fu_3016_p2 <= (outpix_val_V_0_20_reg_4585_pp0_iter12_reg or cmp6_i_fu_1365_p2);
    or_ln1225_fu_2795_p2 <= (s_flag_0_fu_478 or icmp_ln1225_reg_4870);
    or_ln1258_fu_2668_p2 <= (y_reg_892 or x_reg_904_pp0_iter9_reg);
    or_ln1342_fu_1960_p2 <= (y_reg_892 or ap_phi_mux_x_phi_fu_908_p4);
    or_ln1386_fu_1936_p2 <= (y_reg_892 or ap_phi_mux_x_phi_fu_908_p4);
    or_ln1420_fu_2912_p2 <= (trunc_ln1420_fu_2908_p1 or hBarSel_loc_0_fu_434);
    or_ln1545_fu_1885_p2 <= (y_reg_892 or ap_phi_mux_x_phi_fu_908_p4);
    or_ln1607_fu_1759_p2 <= (icmp_ln1607_fu_1747_p2 or icmp_ln1607_1_fu_1753_p2);

    outImg_blk_n_assign_proc : process(outImg_full_n, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, icmp_ln527_reg_4606_pp0_iter16_reg)
    begin
        if (((icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            outImg_blk_n <= outImg_full_n;
        else 
            outImg_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outImg_din <= ((outpix_val_V_2_4_load_reg_5212 & outpix_val_V_1_1_load_reg_5207) & outpix_val_V_0_3_load_reg_5202);

    outImg_write_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln527_reg_4606_pp0_iter16_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln527_reg_4606_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            outImg_write <= ap_const_logic_1;
        else 
            outImg_write <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_0_12_fu_3199_p3 <= 
        add_ln1517_reg_4535 when (icmp_ln1089_reg_4610_pp0_iter13_reg(0) = '1') else 
        trunc_ln527_4_fu_3195_p1;
    outpix_val_V_0_14_fu_3295_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_3264_p1 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        tpgBarSelYuv_y_q0;
    outpix_val_V_0_15_fu_3145_p3 <= 
        tmp_1_val_V_fu_3106_p1 when (icmp_ln1607_1_reg_4546(0) = '1') else 
        select_ln1607_4_fu_3138_p3;
    outpix_val_V_0_17_fu_3900_p1 <= rampVal_loc_0_fu_482(8 - 1 downto 0);
    outpix_val_V_0_18_fu_3849_p2 <= std_logic_vector(unsigned(select_ln1363_fu_3841_p3) + unsigned(ap_const_lv8_90));
    outpix_val_V_0_19_fu_2511_p3 <= 
        r_reg_4707_pp0_iter6_reg when (cmp2_i209_fu_1337_p2(0) = '1') else 
        r_1_fu_2477_p3;
    outpix_val_V_0_1_fu_1371_p3 <= 
        ap_const_lv8_0 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_95;
    outpix_val_V_0_20_fu_1848_p1 <= ap_phi_mux_x_phi_fu_908_p4(1 - 1 downto 0);
    outpix_val_V_0_5_fu_3353_p3 <= 
        rampStart_1_reg_4488 when (icmp_ln1089_reg_4610_pp0_iter13_reg(0) = '1') else 
        trunc_ln527_3_fu_3349_p1;
    outpix_val_V_0_8_fu_3575_p3 <= (xor_ln1349_fu_3479_p2 & tmp_6_fu_3565_p4);
    outpix_val_V_0_fu_1343_p3 <= 
        ap_const_lv8_FF when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_4C;
    outpix_val_V_1_10_fu_3288_p3 <= 
        val_assign_19_cast_fu_3268_p1 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        select_ln1252_fu_3280_p3;
    outpix_val_V_1_14_fu_3926_p3 <= 
        outpix_val_V_0_5_reg_5175 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_1_15_fu_3904_p3 <= 
        outpix_val_V_0_17_fu_3900_p1 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_1_16_fu_1597_p3 <= 
        rampStart when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_1_17_fu_3963_p3 <= 
        outpix_val_V_0_18_reg_5196 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_1_18_fu_3690_p3 <= 
        outpix_val_V_0_12_reg_5098 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_1_8_fu_3623_p3 <= 
        outpix_val_V_2_12_fu_3597_p3 when (and_ln1819_fu_3583_p2(0) = '1') else 
        tmp_s_fu_3615_p3;
    outpix_val_V_1_9_fu_3156_p3 <= 
        outpix_val_V_2_13_fu_3110_p3 when (and_ln1630_fu_3152_p2(0) = '1') else 
        select_ln1607_3_fu_3131_p3;
    outpix_val_V_2_12_fu_3597_p3 <= (xor_ln1349_2_fu_3551_p2 & tmp_7_fu_3587_p4);
    outpix_val_V_2_13_fu_3110_p3 <= 
        ap_const_lv8_0 when (or_ln1607_reg_4552(0) = '1') else 
        tmp_1_val_V_fu_3106_p1;
    outpix_val_V_2_15_fu_3302_p3 <= 
        tpgBarSelRgb_b_load_cast_fu_3272_p1 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        tpgBarSelYuv_v_q0;
    outpix_val_V_2_18_fu_3757_p3 <= 
        b_reg_4718_pp0_iter14_reg when (cmp2_i209_fu_1337_p2(0) = '1') else 
        b_1_fu_3749_p3;
    outpix_val_V_2_1_fu_1395_p3 <= 
        ap_const_lv8_FF when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_6B;
    outpix_val_V_2_2_fu_1403_p3 <= 
        ap_const_lv8_0 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_2_3_fu_1411_p3 <= 
        ap_const_lv8_FF when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_80;
    outpix_val_V_2_fu_1351_p2 <= (cmp2_i209_fu_1337_p2 xor ap_const_lv1_1);
    p_cast_fu_1425_p4 <= add2_i_fu_1419_p2(13 downto 4);
    patternId_read_read_fu_510_p2 <= patternId;
    r_1_fu_2477_p3 <= 
        ap_const_lv8_FF when (tmp_16_fu_2459_p3(0) = '1') else 
        trunc_ln7_fu_2467_p4;
    r_fu_2240_p3 <= 
        ap_const_lv8_FF when (tmp_13_fu_2232_p3(0) = '1') else 
        xor_ln1287_fu_2226_p2;
    rampVal_2_flag_0_load_load_fu_1771_p1 <= rampVal_2_flag_0_fu_410;
    rampVal_3_flag_0_load_load_fu_1830_p1 <= rampVal_3_flag_0_fu_494;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1150_fu_3091_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_4_fu_3485_p3 <= (xor_ln1349_fu_3479_p2 & lshr_ln_fu_3469_p4);
    ret_5_fu_3521_p3 <= (xor_ln1349_1_fu_3515_p2 & lshr_ln1349_1_fu_3505_p4);
    ret_6_fu_3557_p3 <= (xor_ln1349_2_fu_3551_p2 & lshr_ln1349_2_fu_3541_p4);
    ret_fu_2000_p2 <= std_logic_vector(unsigned(zext_ln1346_fu_1996_p1) + unsigned(ap_const_lv12_1));
    select_ln1150_1_fu_1613_p3 <= 
        ap_const_lv2_1 when (cmp6_i_fu_1365_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln1150_fu_3084_p3 <= 
        select_ln1150_1_fu_1613_p3 when (or_ln1150_fu_3080_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1166_fu_3068_p3 <= 
        select_ln1150_1_fu_1613_p3 when (or_ln1166_fu_3064_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1182_fu_3052_p3 <= 
        select_ln1150_1_fu_1613_p3 when (or_ln1182_fu_3048_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1198_fu_3036_p3 <= 
        select_ln1150_1_fu_1613_p3 when (or_ln1198_fu_3032_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1214_fu_3020_p3 <= 
        select_ln1150_1_fu_1613_p3 when (or_ln1214_fu_3016_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1225_1_fu_2809_p3 <= 
        ap_const_lv32_0 when (icmp_ln1225_reg_4870(0) = '1') else 
        ap_sig_allocacmp_s_loc_0_load;
    select_ln1225_fu_2801_p3 <= 
        ap_const_lv32_0 when (icmp_ln1225_reg_4870(0) = '1') else 
        grp_load_fu_1229_p1;
    select_ln1252_fu_3280_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1252_fu_3276_p2(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1324_fu_3767_p3 <= 
        outpix_val_V_2_18_fu_3757_p3 when (outpix_val_V_0_20_reg_4585_pp0_iter14_reg(0) = '1') else 
        g_2_reg_4802_pp0_iter14_reg;
    select_ln1363_fu_3841_p3 <= 
        sub_ln1363_1_fu_3827_p2 when (tmp_22_fu_3820_p3(0) = '1') else 
        trunc_ln1363_3_fu_3832_p4;
    select_ln1423_fu_3241_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1423_fu_3237_p2(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1581_fu_3184_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln1581_fu_3180_p2(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1599_fu_3099_p3 <= 
        ap_const_lv16_0 when (icmp_ln1599_reg_4618_pp0_iter13_reg(0) = '1') else 
        rampVal_2_loc_0_fu_402;
    select_ln1607_1_fu_3117_p3 <= 
        ap_const_lv8_0 when (icmp_ln1607_2_reg_4557(0) = '1') else 
        tmp_1_val_V_fu_3106_p1;
    select_ln1607_2_fu_3124_p3 <= 
        tmp_1_val_V_fu_3106_p1 when (icmp_ln1607_reg_4540(0) = '1') else 
        select_ln1607_1_fu_3117_p3;
    select_ln1607_3_fu_3131_p3 <= 
        ap_const_lv8_0 when (icmp_ln1607_1_reg_4546(0) = '1') else 
        select_ln1607_2_fu_3124_p3;
    select_ln1607_4_fu_3138_p3 <= 
        ap_const_lv8_0 when (icmp_ln1607_reg_4540(0) = '1') else 
        select_ln1607_1_fu_3117_p3;
    select_ln300_fu_3406_p3 <= 
        ap_const_lv8_FF when (outpix_val_V_0_20_reg_4585_pp0_iter14_reg(0) = '1') else 
        ap_const_lv8_0;
    select_ln573_fu_1357_p3 <= 
        ap_const_lv8_FF when (outpix_val_V_2_fu_1351_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln589_cast_cast_cast_cast_fu_1387_p3 <= 
        ap_const_lv8_0 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_1D;
    select_ln589_cast_fu_1379_p3 <= 
        ap_const_lv8_0 when (cmp2_i209_fu_1337_p2(0) = '1') else 
        ap_const_lv8_15;
        sext_ln1303_1_fu_3715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1303_reg_4759_pp0_iter14_reg),17));

    shl_i1_fu_2635_p3 <= (add_ln1398_fu_2619_p2 & ap_const_lv3_0);
    shl_i2_fu_2607_p3 <= (ap_sig_allocacmp_vBarSel_loc_0_load & ap_const_lv3_0);
    shl_i3_fu_2693_p3 <= (empty_66_fu_2689_p1 & ap_const_lv4_0);
    shl_i4_fu_2593_p3 <= (xor_ln1557_fu_2581_p2 & ap_const_lv4_0);
    shl_i5_fu_2563_p3 <= (empty_65_fu_2559_p1 & ap_const_lv4_0);
    shl_i_fu_2744_p3 <= (ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992 & ap_const_lv3_0);
    shl_ln1_fu_2439_p3 <= (b_reg_4718_pp0_iter6_reg & ap_const_lv7_0);
    shl_ln2_fu_2335_p3 <= (r_reg_4707_pp0_iter3_reg & ap_const_lv7_0);
    shl_ln_fu_1605_p3 <= (rampStart & ap_const_lv8_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_i_i_i_fu_1519_p2 <= std_logic_vector(unsigned(barHeight_cast_cast_fu_1515_p1) + unsigned(ap_const_lv11_7FF));
    sub_ln1363_1_fu_3827_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1363_2_reg_5130));
    sub_ln1363_fu_3249_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1363_reg_5018));
    sub_ln213_fu_2171_p2 <= std_logic_vector(unsigned(add_ln213_reg_4663) - unsigned(barWidth_fu_1485_p4));
    sub_ln692_1_fu_2080_p2 <= std_logic_vector(unsigned(xCount_V_3) - unsigned(barWidthMinSamples_fu_1435_p2));
    sub_ln692_fu_2148_p2 <= std_logic_vector(unsigned(xCount_V) - unsigned(barWidthMinSamples_fu_1435_p2));
    tBarSel_fu_2894_p2 <= (trunc_ln1578_fu_2890_p1 or ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057);
    tmp_11_fu_1447_p4 <= colorFormat(7 downto 1);
    tmp_12_fu_1463_p4 <= colorFormat(7 downto 1);
    tmp_13_fu_2232_p3 <= add_ln1287_fu_2221_p2(8 downto 8);
    tmp_14_fu_2262_p3 <= add_ln1288_1_fu_2251_p2(8 downto 8);
    tmp_15_fu_2292_p3 <= add_ln1289_1_fu_2281_p2(8 downto 8);
    tmp_16_fu_2459_p3 <= add_ln1301_2_fu_2428_p2(16 downto 16);
    tmp_17_fu_2485_p3 <= add_ln1302_2_fu_2453_p2(16 downto 16);
    tmp_18_fu_3731_p3 <= add_ln1303_2_fu_3725_p2(16 downto 16);
    tmp_19_fu_3461_p3 <= rSerie_V(3 downto 3);
    tmp_1_val_V_fu_3106_p1 <= select_ln1599_fu_3099_p3(8 - 1 downto 0);
    tmp_20_fu_3497_p3 <= gSerie_V(3 downto 3);
    tmp_21_fu_3533_p3 <= bSerie_V(3 downto 3);
    tmp_22_fu_3820_p3 <= mul_ln1363_reg_5012_pp0_iter14_reg(27 downto 27);
    tmp_23_fu_2835_p4 <= select_ln1225_1_fu_2809_p3(31 downto 3);
    tmp_3_fu_2918_p4 <= ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(10 downto 8);
    tmp_4_fu_2928_p3 <= (tmp_3_fu_2918_p4 & or_ln1420_fu_2912_p2);
    tmp_5_fu_1505_p4 <= add5_i_fu_1441_p2(13 downto 4);
    tmp_6_fu_3565_p4 <= rSerie_V(27 downto 21);
    tmp_7_fu_3587_p4 <= bSerie_V(27 downto 21);
    tmp_9_fu_3605_p4 <= gSerie_V(27 downto 21);
    tmp_s_fu_3615_p3 <= (xor_ln1349_1_fu_3515_p2 & tmp_9_fu_3605_p4);

    tpgBarSelRgb_b_address0_assign_proc : process(patternId, patternId_read_read_fu_510_p2, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1, ap_condition_3907)
    begin
        if ((ap_const_boolean_1 = ap_condition_3907)) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1315),8));

        tpgBarSelRgb_b_load_2_cast_fu_3671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1315),8));

        tpgBarSelRgb_b_load_cast_fu_3272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_assign_proc : process(patternId, patternId_read_read_fu_510_p2, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1, ap_condition_3907)
    begin
        if ((ap_const_boolean_1 = ap_condition_3907)) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_assign_proc : process(patternId, patternId_read_read_fu_510_p2, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1, ap_condition_3907)
    begin
        if ((ap_const_boolean_1 = ap_condition_3907)) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_1) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_3793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1307),8));

        tpgBarSelRgb_r_load_2_cast_fu_3663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1307),8));

        tpgBarSelRgb_r_load_cast_fu_3264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(patternId, patternId_read_read_fu_510_p2, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1, ap_condition_3911)
    begin
        if ((ap_const_boolean_1 = ap_condition_3911)) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(patternId, ap_block_pp0_stage0, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B))) then 
                tpgBarSelYuv_v_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif (((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F))) then 
                tpgBarSelYuv_v_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(patternId, patternId_read_read_fu_510_p2, idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1, idxprom53_i_fu_2988_p1, idxprom38_i_fu_3006_p1, ap_condition_3911)
    begin
        if ((ap_const_boolean_1 = ap_condition_3911)) then
            if ((patternId = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address0 <= idxprom38_i_fu_3006_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address0 <= idxprom53_i_fu_2988_p1(3 - 1 downto 0);
            elsif ((patternId_read_read_fu_510_p2 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address0 <= idxprom49_i_cast_cast_cast_cast_cast_fu_2978_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(patternId, ap_block_pp0_stage0_11001, patternId_read_read_fu_510_p2, cmp2_i209_fu_1337_p2, ap_enable_reg_pp0_iter13)
    begin
        if ((((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((cmp2_i209_fu_1337_p2 = ap_const_lv1_0) and (patternId_read_read_fu_510_p2 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= idxprom47_i_fu_2900_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_address0 <= zext_ln1289_fu_1931_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address1 <= zext_ln1288_fu_1920_p1(11 - 1 downto 0);
    tpgSinTableArray_9bit_address2 <= zext_ln1287_fu_1909_p1(11 - 1 downto 0);

    tpgSinTableArray_9bit_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1363_fu_2532_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= idxprom51_i_fu_2936_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1229_fu_2820_p1 <= select_ln1225_1_fu_2809_p3(8 - 1 downto 0);
    trunc_ln1232_fu_2941_p1 <= ap_phi_mux_hBarSel_4_loc_2_phi_fu_1088_p4(3 - 1 downto 0);
    trunc_ln1287_fu_2218_p1 <= tpgSinTableArray_9bit_load_reg_4681(8 - 1 downto 0);
    trunc_ln1288_fu_2248_p1 <= tpgSinTableArray_9bit_load_1_reg_4687(8 - 1 downto 0);
    trunc_ln1289_fu_2278_p1 <= tpgSinTableArray_9bit_load_2_reg_4693(8 - 1 downto 0);
    trunc_ln1350_1_fu_3493_p1 <= gSerie_V(1 - 1 downto 0);
    trunc_ln1350_2_fu_3529_p1 <= bSerie_V(1 - 1 downto 0);
    trunc_ln1350_fu_3457_p1 <= rSerie_V(1 - 1 downto 0);
    trunc_ln1363_3_fu_3832_p4 <= mul_ln1363_reg_5012_pp0_iter14_reg(26 downto 19);
    trunc_ln1363_fu_2998_p1 <= grp_fu_4054_p2(27 - 1 downto 0);
    trunc_ln1420_fu_2908_p1 <= ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(8 - 1 downto 0);
    trunc_ln1578_fu_2890_p1 <= hBarSel_3_loc_0_fu_414(5 - 1 downto 0);
    trunc_ln525_fu_1717_p1 <= y_reg_892(8 - 1 downto 0);
    trunc_ln527_1_fu_1860_p1 <= ap_phi_mux_x_phi_fu_908_p4(8 - 1 downto 0);
    trunc_ln527_2_fu_1864_p1 <= ap_phi_mux_x_phi_fu_908_p4(11 - 1 downto 0);
    trunc_ln527_3_fu_3349_p1 <= rampVal_3_loc_0_fu_486(8 - 1 downto 0);
    trunc_ln527_4_fu_3195_p1 <= hdata_loc_0_fu_422(8 - 1 downto 0);
    trunc_ln527_5_fu_2615_p1 <= ap_sig_allocacmp_vBarSel_loc_0_load(3 - 1 downto 0);
    trunc_ln527_6_fu_2577_p1 <= ap_sig_allocacmp_vBarSel_2_loc_0_load(1 - 1 downto 0);
    trunc_ln527_7_fu_2757_p1 <= hBarSel_loc_0_fu_434(3 - 1 downto 0);
    trunc_ln527_8_fu_2706_p1 <= hBarSel_3_loc_0_fu_414(3 - 1 downto 0);
    trunc_ln527_fu_3312_p1 <= rampVal_loc_0_fu_482(8 - 1 downto 0);
    trunc_ln7_fu_2467_p4 <= add_ln1301_3_fu_2434_p2(15 downto 8);
    trunc_ln8_fu_2493_p4 <= add_ln1302_2_fu_2453_p2(15 downto 8);
    trunc_ln9_fu_3739_p4 <= add_ln1303_3_fu_3721_p2(15 downto 8);
    trunc_ln_fu_2316_p4 <= grp_fu_4000_p2(31 downto 1);
        val_assign_19_cast_fu_3268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        val_assign_22_cast_fu_3797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1311),8));

        val_assign_25_cast_fu_3667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1311),8));

    whiYuv_address0 <= zext_ln1214_fu_3027_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_fu_1842_p2 <= std_logic_vector(unsigned(ap_phi_mux_x_phi_fu_908_p4) + unsigned(ap_const_lv16_1));
    xor_ln1287_fu_2226_p2 <= (trunc_ln1287_fu_2218_p1 xor ap_const_lv8_80);
    xor_ln1288_fu_2256_p2 <= (trunc_ln1288_fu_2248_p1 xor ap_const_lv8_80);
    xor_ln1289_fu_2286_p2 <= (trunc_ln1289_fu_2278_p1 xor ap_const_lv8_80);
    xor_ln1349_1_fu_3515_p2 <= (trunc_ln1350_1_fu_3493_p1 xor tmp_20_fu_3497_p3);
    xor_ln1349_2_fu_3551_p2 <= (trunc_ln1350_2_fu_3529_p1 xor tmp_21_fu_3533_p3);
    xor_ln1349_fu_3479_p2 <= (trunc_ln1350_fu_3457_p1 xor tmp_19_fu_3461_p3);
    xor_ln1557_fu_2581_p2 <= (trunc_ln527_6_fu_2577_p1 xor ap_const_lv1_1);
    y_2_fu_1711_p2 <= std_logic_vector(unsigned(y_reg_892) + unsigned(ap_const_lv16_1));
    zext_ln1098_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rampStart),16));
    zext_ln1116_fu_3322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1116_fu_3316_p2),16));
    zext_ln1150_fu_3091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1150_fu_3084_p3),64));
    zext_ln1166_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1166_fu_3068_p3),64));
    zext_ln1182_fu_3059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1182_fu_3052_p3),64));
    zext_ln1198_fu_3043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1198_fu_3036_p3),64));
    zext_ln1214_fu_3027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1214_fu_3020_p3),64));
    zext_ln1287_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln527_2_fu_1864_p1),64));
    zext_ln1288_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1288_fu_1914_p2),64));
    zext_ln1289_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1289_fu_1925_p2),64));
    zext_ln1301_1_fu_2312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2270_p3),16));
    zext_ln1301_4_fu_2419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1301_2_reg_4775),17));
    zext_ln1301_6_fu_2422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1301_1_reg_4781),17));
    zext_ln1301_7_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1301_2_reg_4775),16));
    zext_ln1301_fu_2308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2240_p3),15));
    zext_ln1302_1_fu_2450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1302_1_reg_4787),17));
    zext_ln1302_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2439_p3),17));
    zext_ln1303_1_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1303_1_reg_5104),17));
    zext_ln1346_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_lhs),12));
    zext_ln1363_fu_2532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_4808),64));
    zext_ln1398_fu_2625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1398_fu_2619_p2),8));
    zext_ln1405_fu_2643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_i1_fu_2635_p3),11));
    zext_ln1417_1_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1417_fu_2761_p2),8));
    zext_ln1417_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vBarSel),8));
    zext_ln1526_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel),8));
    zext_ln1575_fu_2716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1575_fu_2710_p2),8));
    zext_ln1632_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_3),8));
    zext_ln525_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rampVal),16));
    zext_ln527_1_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_x_phi_fu_908_p4),17));
    zext_ln549_fu_3365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1098_fu_3359_p2),16));
    zext_ln653_fu_3211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1526_fu_3205_p2),16));
    zext_ln878_1_fu_2039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_3),11));
    zext_ln878_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V),11));
end behav;
