Design setup FAQs
-----------------

Includes/defines
^^^^^^^^^^^^^^^^

SVA+VHDL
^^^^^^^^

SystemVerilog Assertions (SVA)
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

**Q:** What subset of SVA is supported?

**A:** Refer to the SBY docs: :external+sby:ref:`supported sva property syntax`.


Blackboxing
^^^^^^^^^^^
