<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: Quad Serial Peripheral Interface</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Quad Serial Peripheral Interface<br/>
<small>
[<a class="el" href="group__software__api__definitions.html">Software API Definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Quad Serial Peripheral Interface:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m_e70___q_s_p_i.gif" border="0" alt="" usemap="#group______s__a__m__e70______q__s__p__i"/>
<map name="group______s__a__m__e70______q__s__p__i" id="group______s__a__m__e70______q__s__p__i">
<area shape="rect" id="node2" href="group__software__api__definitions.html" title="Software API Definitions" alt="" coords="5,5,205,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html">Qspi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> hardware registers.  <a href="struct_qspi.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90f0e9416d2f161c4889134ba8261a74"></a><!-- doxytag: member="SAME70_QSPI::QSPI_CR_QSPIEN" ref="ga90f0e9416d2f161c4889134ba8261a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga90f0e9416d2f161c4889134ba8261a74">QSPI_CR_QSPIEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_CR) QSPI Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eb6014a4b4bc3e74a4c0c44c2847ed5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_CR_QSPIDIS" ref="ga2eb6014a4b4bc3e74a4c0c44c2847ed5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">QSPI_CR_QSPIDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_CR) QSPI Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae54af9f02ac1067f268df2720f3e0f81"></a><!-- doxytag: member="SAME70_QSPI::QSPI_CR_SWRST" ref="gae54af9f02ac1067f268df2720f3e0f81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gae54af9f02ac1067f268df2720f3e0f81">QSPI_CR_SWRST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_CR) QSPI Software Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fcfcb5edd748a258d701567cf91eca1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_CR_LASTXFER" ref="ga2fcfcb5edd748a258d701567cf91eca1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga2fcfcb5edd748a258d701567cf91eca1">QSPI_CR_LASTXFER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_CR) Last <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa57cd613b8a2eb4aed847d4c89fd293b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_SMM" ref="gaa57cd613b8a2eb4aed847d4c89fd293b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa57cd613b8a2eb4aed847d4c89fd293b">QSPI_MR_SMM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Serial Memory Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3985ad58e070e3fb0cca337ac25370e8"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_SMM_SPI" ref="ga3985ad58e070e3fb0cca337ac25370e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga3985ad58e070e3fb0cca337ac25370e8">QSPI_MR_SMM_SPI</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) The QSPI is in SPI mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabac78087b91cbf53bd1b5e1d496f9582"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_SMM_MEMORY" ref="gabac78087b91cbf53bd1b5e1d496f9582" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gabac78087b91cbf53bd1b5e1d496f9582">QSPI_MR_SMM_MEMORY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) The QSPI is in Serial Memory mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36a7d1c84df6dbece4003be557fd15aa"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_LLB" ref="ga36a7d1c84df6dbece4003be557fd15aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga36a7d1c84df6dbece4003be557fd15aa">QSPI_MR_LLB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Local Loopback Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga272d9577ebceb0ba715cb4f862de278e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_LLB_DISABLED" ref="ga272d9577ebceb0ba715cb4f862de278e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga272d9577ebceb0ba715cb4f862de278e">QSPI_MR_LLB_DISABLED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Local loopback path disabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedb85956f8f700bad0efd53c7081a073"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_LLB_ENABLED" ref="gaedb85956f8f700bad0efd53c7081a073" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaedb85956f8f700bad0efd53c7081a073">QSPI_MR_LLB_ENABLED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Local loopback path enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga117191cc09fdf9f09c95f91db887268d"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_WDRBT" ref="ga117191cc09fdf9f09c95f91db887268d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga117191cc09fdf9f09c95f91db887268d">QSPI_MR_WDRBT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Wait Data Read Before <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf737adc289710f2188d4991c59a5e178"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_WDRBT_DISABLED" ref="gaf737adc289710f2188d4991c59a5e178" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaf737adc289710f2188d4991c59a5e178">QSPI_MR_WDRBT_DISABLED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6abbbc7e623a4407f56eac363657137"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_WDRBT_ENABLED" ref="gaa6abbbc7e623a4407f56eac363657137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa6abbbc7e623a4407f56eac363657137">QSPI_MR_WDRBT_ENABLED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4c5551e2ff4c0029ec58964682c32ee"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE_Pos" ref="gae4c5551e2ff4c0029ec58964682c32ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_CSMODE_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa73f99d1567a6bb653cd5a5365453563"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE_Msk" ref="gaa73f99d1567a6bb653cd5a5365453563" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; QSPI_MR_CSMODE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Chip Select Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5429d4912cfbf061d1d3ab18c6143cf3"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE" ref="ga5429d4912cfbf061d1d3ab18c6143cf3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_CSMODE</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_MR_CSMODE_Msk &amp; ((value) &lt;&lt; QSPI_MR_CSMODE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04176fa522d50528b41dd4dd93ca247d"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE_NOT_RELOADED" ref="ga04176fa522d50528b41dd4dd93ca247d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga04176fa522d50528b41dd4dd93ca247d">QSPI_MR_CSMODE_NOT_RELOADED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec271e241e38a8fb74d899005ebdaa79"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE_LASTXFER" ref="gaec271e241e38a8fb74d899005ebdaa79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaec271e241e38a8fb74d899005ebdaa79">QSPI_MR_CSMODE_LASTXFER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7afa526325d17b7ee44388372868137"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_CSMODE_SYSTEMATICALLY" ref="gae7afa526325d17b7ee44388372868137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gae7afa526325d17b7ee44388372868137">QSPI_MR_CSMODE_SYSTEMATICALLY</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted systematically after each transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga669af7b6f4b64977cb9edaffa1310b8b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_NBBITS_Pos" ref="ga669af7b6f4b64977cb9edaffa1310b8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_NBBITS_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20d894ea74d40ffb32d138bf196d8715"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_NBBITS_Msk" ref="ga20d894ea74d40ffb32d138bf196d8715" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; QSPI_MR_NBBITS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Number Of Bits Per <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c4250d5ef0224a981c9966e460a5e11"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_NBBITS" ref="ga1c4250d5ef0224a981c9966e460a5e11" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_NBBITS</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_MR_NBBITS_Msk &amp; ((value) &lt;&lt; QSPI_MR_NBBITS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab843b5d73785bfa4e918679f7c3997e8"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_NBBITS_8_BIT" ref="gab843b5d73785bfa4e918679f7c3997e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gab843b5d73785bfa4e918679f7c3997e8">QSPI_MR_NBBITS_8_BIT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) 8 bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga520db2b910d1ee82d9076135369e886f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_NBBITS_16_BIT" ref="ga520db2b910d1ee82d9076135369e886f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga520db2b910d1ee82d9076135369e886f">QSPI_MR_NBBITS_16_BIT</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) 16 bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaacef4b68572206188c4a32dc8c9b2f1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYBCT_Pos" ref="gaaacef4b68572206188c4a32dc8c9b2f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_DLYBCT_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6ca542141b9cc396deb8576238dfd36"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYBCT_Msk" ref="gaa6ca542141b9cc396deb8576238dfd36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_MR_DLYBCT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Delay Between Consecutive Transfers <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2428eafa4be88522c9c4b2fa871faeba"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYBCT" ref="ga2428eafa4be88522c9c4b2fa871faeba" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_DLYBCT</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_MR_DLYBCT_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYBCT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2618402d5c2b53e41fab3a8dcf13f2d5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYCS_Pos" ref="ga2618402d5c2b53e41fab3a8dcf13f2d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_DLYCS_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eafdfdf99c3920f82e2d9a741972ffd"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYCS_Msk" ref="ga2eafdfdf99c3920f82e2d9a741972ffd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_MR_DLYCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_MR) Minimum Inactive QCS Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d78ea11180287cd2cc7dfffe5eef57b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_MR_DLYCS" ref="ga2d78ea11180287cd2cc7dfffe5eef57b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_MR_DLYCS</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_MR_DLYCS_Msk &amp; ((value) &lt;&lt; QSPI_MR_DLYCS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdfd3ccbe6f131c9b7a6044a43fb4b91"></a><!-- doxytag: member="SAME70_QSPI::QSPI_RDR_RD_Pos" ref="gacdfd3ccbe6f131c9b7a6044a43fb4b91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_RDR_RD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca321ce92d305206c3e2b0697429ca6"></a><!-- doxytag: member="SAME70_QSPI::QSPI_RDR_RD_Msk" ref="ga1ca321ce92d305206c3e2b0697429ca6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga1ca321ce92d305206c3e2b0697429ca6">QSPI_RDR_RD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; QSPI_RDR_RD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_RDR) Receive Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6f7e20a8727b6f7c52b7e8c43327cc1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_TDR_TD_Pos" ref="gac6f7e20a8727b6f7c52b7e8c43327cc1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_TDR_TD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga625a8ad3280ced301bc8790c9b4621fb"></a><!-- doxytag: member="SAME70_QSPI::QSPI_TDR_TD_Msk" ref="ga625a8ad3280ced301bc8790c9b4621fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; QSPI_TDR_TD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_TDR) Transmit Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d150a46bd5c4e2a9cf1f56917bd2149"></a><!-- doxytag: member="SAME70_QSPI::QSPI_TDR_TD" ref="ga1d150a46bd5c4e2a9cf1f56917bd2149" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_TDR_TD</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_TDR_TD_Msk &amp; ((value) &lt;&lt; QSPI_TDR_TD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ffc3fe6157008ecefc6a7f4f9fdadd3"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_RDRF" ref="ga3ffc3fe6157008ecefc6a7f4f9fdadd3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">QSPI_SR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Receive Data Register Full <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99da78df7a72a9d5fd24d2044f6e506a"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_TDRE" ref="ga99da78df7a72a9d5fd24d2044f6e506a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga99da78df7a72a9d5fd24d2044f6e506a">QSPI_SR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Transmit Data Register Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23fc7a629e3a6b81567a1aeb1e46ad90"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_TXEMPTY" ref="ga23fc7a629e3a6b81567a1aeb1e46ad90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga23fc7a629e3a6b81567a1aeb1e46ad90">QSPI_SR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Transmission Registers Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40463e521c12c00c33757b4f661b5f20"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_OVRES" ref="ga40463e521c12c00c33757b4f661b5f20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga40463e521c12c00c33757b4f661b5f20">QSPI_SR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Overrun Error Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34062cee32e944d2b086b98ff81c30e7"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_CSR" ref="ga34062cee32e944d2b086b98ff81c30e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga34062cee32e944d2b086b98ff81c30e7">QSPI_SR_CSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Chip Select Rise <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d043679c3a6c77dea3af2718eea3073"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_CSS" ref="ga1d043679c3a6c77dea3af2718eea3073" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga1d043679c3a6c77dea3af2718eea3073">QSPI_SR_CSS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Chip Select Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d5f227a7a082483181e7f200aea1597"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_INSTRE" ref="ga8d5f227a7a082483181e7f200aea1597" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga8d5f227a7a082483181e7f200aea1597">QSPI_SR_INSTRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) Instruction End Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcf52f8782c519a757b644ab6dc638fc"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SR_QSPIENS" ref="gabcf52f8782c519a757b644ab6dc638fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gabcf52f8782c519a757b644ab6dc638fc">QSPI_SR_QSPIENS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SR) QSPI Enable Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga473ccd988a46d1705f06dc34fb8a2db3"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_RDRF" ref="ga473ccd988a46d1705f06dc34fb8a2db3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga473ccd988a46d1705f06dc34fb8a2db3">QSPI_IER_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Receive Data Register Full Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8255a0cdc1e85f0107dc5812af810b2f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_TDRE" ref="ga8255a0cdc1e85f0107dc5812af810b2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga8255a0cdc1e85f0107dc5812af810b2f">QSPI_IER_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Transmit Data Register Empty Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c678874cee224ce438e86443e79172f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_TXEMPTY" ref="ga7c678874cee224ce438e86443e79172f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga7c678874cee224ce438e86443e79172f">QSPI_IER_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Transmission Registers Empty Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfb37967a13238160bf4513382ec5d45"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_OVRES" ref="gacfb37967a13238160bf4513382ec5d45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gacfb37967a13238160bf4513382ec5d45">QSPI_IER_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Overrun Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga149fd9b77d35f1dbc48cbf9e5603773b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_CSR" ref="ga149fd9b77d35f1dbc48cbf9e5603773b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga149fd9b77d35f1dbc48cbf9e5603773b">QSPI_IER_CSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Chip Select Rise Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga886dcf43ec7db82626e9f07ef51c4c53"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_CSS" ref="ga886dcf43ec7db82626e9f07ef51c4c53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga886dcf43ec7db82626e9f07ef51c4c53">QSPI_IER_CSS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Chip Select Status Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53643366c809573377321aed58a8078e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IER_INSTRE" ref="ga53643366c809573377321aed58a8078e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga53643366c809573377321aed58a8078e">QSPI_IER_INSTRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IER) Instruction End Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70e2567d3c8ca1de2f2c3dca01be9880"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_RDRF" ref="ga70e2567d3c8ca1de2f2c3dca01be9880" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga70e2567d3c8ca1de2f2c3dca01be9880">QSPI_IDR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Receive Data Register Full Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b29edb2c07a368e0f0867dc0ed82b7e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_TDRE" ref="ga4b29edb2c07a368e0f0867dc0ed82b7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga4b29edb2c07a368e0f0867dc0ed82b7e">QSPI_IDR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Transmit Data Register Empty Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf46c057ed59ea88170b0a07099476533"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_TXEMPTY" ref="gaf46c057ed59ea88170b0a07099476533" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaf46c057ed59ea88170b0a07099476533">QSPI_IDR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Transmission Registers Empty Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacefa932402e107b8fbc28c94d75bdcc6"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_OVRES" ref="gacefa932402e107b8fbc28c94d75bdcc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gacefa932402e107b8fbc28c94d75bdcc6">QSPI_IDR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Overrun Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ceb34bbfbd3e3484e11c67d23959612"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_CSR" ref="ga5ceb34bbfbd3e3484e11c67d23959612" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga5ceb34bbfbd3e3484e11c67d23959612">QSPI_IDR_CSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Chip Select Rise Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4a738ccfde3362dbabca4c979f6e3af"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_CSS" ref="gae4a738ccfde3362dbabca4c979f6e3af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gae4a738ccfde3362dbabca4c979f6e3af">QSPI_IDR_CSS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Chip Select Status Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b77d8fb6922378b2c68de6f6ff00593"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IDR_INSTRE" ref="ga1b77d8fb6922378b2c68de6f6ff00593" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga1b77d8fb6922378b2c68de6f6ff00593">QSPI_IDR_INSTRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IDR) Instruction End Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96d1b8d72209e8eb2ca5869a0b92a357"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_RDRF" ref="ga96d1b8d72209e8eb2ca5869a0b92a357" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga96d1b8d72209e8eb2ca5869a0b92a357">QSPI_IMR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Receive Data Register Full Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d9a4487c698c717e16adedc8b847752"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_TDRE" ref="ga2d9a4487c698c717e16adedc8b847752" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga2d9a4487c698c717e16adedc8b847752">QSPI_IMR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Transmit Data Register Empty Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8de71210e2f445fa80f0f0d807360519"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_TXEMPTY" ref="ga8de71210e2f445fa80f0f0d807360519" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga8de71210e2f445fa80f0f0d807360519">QSPI_IMR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Transmission Registers Empty Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ca26630f4db85178a26959fb00a9423"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_OVRES" ref="ga0ca26630f4db85178a26959fb00a9423" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga0ca26630f4db85178a26959fb00a9423">QSPI_IMR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Overrun Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1233bcc2baf7426b9e3a04052e50c692"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_CSR" ref="ga1233bcc2baf7426b9e3a04052e50c692" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga1233bcc2baf7426b9e3a04052e50c692">QSPI_IMR_CSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Chip Select Rise Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd713b508287bc907fcbf6143b94fdf1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_CSS" ref="gadd713b508287bc907fcbf6143b94fdf1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gadd713b508287bc907fcbf6143b94fdf1">QSPI_IMR_CSS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Chip Select Status Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7169b7964b536fdc6dddb7bfab65f86d"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IMR_INSTRE" ref="ga7169b7964b536fdc6dddb7bfab65f86d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga7169b7964b536fdc6dddb7bfab65f86d">QSPI_IMR_INSTRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IMR) Instruction End Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01719064c05f4b55ab8f962b27ff1c6a"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_CPOL" ref="ga01719064c05f4b55ab8f962b27ff1c6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga01719064c05f4b55ab8f962b27ff1c6a">QSPI_SCR_CPOL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SCR) Clock Polarity <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga285afb88d0b385f398c5b9147613c886"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_CPHA" ref="ga285afb88d0b385f398c5b9147613c886" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga285afb88d0b385f398c5b9147613c886">QSPI_SCR_CPHA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SCR) Clock Phase <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dfa832aca0e7bcb0806a60ca21ab0de"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_SCBR_Pos" ref="ga4dfa832aca0e7bcb0806a60ca21ab0de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SCR_SCBR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga379cff34143591cea24f9d1aba9b4a6d"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_SCBR_Msk" ref="ga379cff34143591cea24f9d1aba9b4a6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_SCR_SCBR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SCR) Serial Clock Baud Rate <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac26c42ba74744ccbd107f3f47352e001"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_SCBR" ref="gac26c42ba74744ccbd107f3f47352e001" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SCR_SCBR</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_SCR_SCBR_Msk &amp; ((value) &lt;&lt; QSPI_SCR_SCBR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73696f029eab8559ba2a714a37fc8df5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_DLYBS_Pos" ref="ga73696f029eab8559ba2a714a37fc8df5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SCR_DLYBS_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac89b22d3f0171cc5a573831412756030"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_DLYBS_Msk" ref="gac89b22d3f0171cc5a573831412756030" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_SCR_DLYBS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SCR) Delay Before QSCK <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bf1c1f7ddf7dc61b3cd2af791de2143"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SCR_DLYBS" ref="ga0bf1c1f7ddf7dc61b3cd2af791de2143" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SCR_DLYBS</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_SCR_DLYBS_Msk &amp; ((value) &lt;&lt; QSPI_SCR_DLYBS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac776d6b2bf404637e1860ad5fad55da1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IAR_ADDR_Pos" ref="gac776d6b2bf404637e1860ad5fad55da1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IAR_ADDR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7c1946e8410005f2f9772044948a00f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IAR_ADDR_Msk" ref="gaa7c1946e8410005f2f9772044948a00f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; QSPI_IAR_ADDR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IAR) Address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05053afe8fce03e314e7516e99a6075f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IAR_ADDR" ref="ga05053afe8fce03e314e7516e99a6075f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IAR_ADDR</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_IAR_ADDR_Msk &amp; ((value) &lt;&lt; QSPI_IAR_ADDR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3db0baf35a0544c8b9b1385030363e2c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_INST_Pos" ref="ga3db0baf35a0544c8b9b1385030363e2c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_ICR_INST_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5b1a5d04719b58db80aa102e0fbc177"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_INST_Msk" ref="gab5b1a5d04719b58db80aa102e0fbc177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_ICR_INST_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_ICR) Instruction Code <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeec7516ba6e49f908bd66aa747482656"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_INST" ref="gaeec7516ba6e49f908bd66aa747482656" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_ICR_INST</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_ICR_INST_Msk &amp; ((value) &lt;&lt; QSPI_ICR_INST_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd27adec5418ab3548eca474c7ba035b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_OPT_Pos" ref="gabd27adec5418ab3548eca474c7ba035b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_ICR_OPT_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf0d9e66096379cdd717c045da1822eb"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_OPT_Msk" ref="gacf0d9e66096379cdd717c045da1822eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gacf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_ICR_OPT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_ICR) Option Code <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga090f6407410f6087f684524641afee98"></a><!-- doxytag: member="SAME70_QSPI::QSPI_ICR_OPT" ref="ga090f6407410f6087f684524641afee98" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_ICR_OPT</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_ICR_OPT_Msk &amp; ((value) &lt;&lt; QSPI_ICR_OPT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa89c9b2ab54887b2554b24daad4054c5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_Pos" ref="gaa89c9b2ab54887b2554b24daad4054c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_WIDTH_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52a0d834539c68fffe979b00b96f44a7"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_Msk" ref="ga52a0d834539c68fffe979b00b96f44a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; QSPI_IFR_WIDTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Width of Instruction Code, Address, Option Code and Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a3920b20dfbf3fbec7fde3d4f02939c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH" ref="ga4a3920b20dfbf3fbec7fde3d4f02939c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_WIDTH</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_IFR_WIDTH_Msk &amp; ((value) &lt;&lt; QSPI_IFR_WIDTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2da150f455aa83b22d4e18c44acc9f6"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_SINGLE_BIT_SPI" ref="gac2da150f455aa83b22d4e18c44acc9f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gac2da150f455aa83b22d4e18c44acc9f6">QSPI_IFR_WIDTH_SINGLE_BIT_SPI</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf96484640d019979e3541b6be5a30765"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_DUAL_OUTPUT" ref="gaf96484640d019979e3541b6be5a30765" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaf96484640d019979e3541b6be5a30765">QSPI_IFR_WIDTH_DUAL_OUTPUT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0181e18043567a80f112ba4144ced9d6"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_QUAD_OUTPUT" ref="ga0181e18043567a80f112ba4144ced9d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga0181e18043567a80f112ba4144ced9d6">QSPI_IFR_WIDTH_QUAD_OUTPUT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d153024ea47260bd236c74821c9675"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_DUAL_IO" ref="gab0d153024ea47260bd236c74821c9675" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gab0d153024ea47260bd236c74821c9675">QSPI_IFR_WIDTH_DUAL_IO</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8337832bb7c4e37cc5894fc86cf3beb"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_QUAD_IO" ref="gaa8337832bb7c4e37cc5894fc86cf3beb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa8337832bb7c4e37cc5894fc86cf3beb">QSPI_IFR_WIDTH_QUAD_IO</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04b8bf3cf4a560a6229348a03d08f63e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_DUAL_CMD" ref="ga04b8bf3cf4a560a6229348a03d08f63e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga04b8bf3cf4a560a6229348a03d08f63e">QSPI_IFR_WIDTH_DUAL_CMD</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab09489b90d6996e831ac5b400510d48a"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_WIDTH_QUAD_CMD" ref="gab09489b90d6996e831ac5b400510d48a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gab09489b90d6996e831ac5b400510d48a">QSPI_IFR_WIDTH_QUAD_CMD</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga797e1811a50f6427f5ecb3abb5b774c5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_INSTEN" ref="ga797e1811a50f6427f5ecb3abb5b774c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga797e1811a50f6427f5ecb3abb5b774c5">QSPI_IFR_INSTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Instruction Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca576d18922795c764bc9af387cf007"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_ADDREN" ref="ga1ca576d18922795c764bc9af387cf007" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga1ca576d18922795c764bc9af387cf007">QSPI_IFR_ADDREN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Address Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa391ed5fc96a5cb8af5f8cb0b4d849ce"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTEN" ref="gaa391ed5fc96a5cb8af5f8cb0b4d849ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">QSPI_IFR_OPTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Option Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga521abe8a8e604b2829062843ce5eea3b"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_DATAEN" ref="ga521abe8a8e604b2829062843ce5eea3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga521abe8a8e604b2829062843ce5eea3b">QSPI_IFR_DATAEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Data Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f1ed0c71122d1338762bb60503492e5"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_Pos" ref="ga6f1ed0c71122d1338762bb60503492e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_OPTL_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2ea11568008e7625121bdcc6e16d064"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_Msk" ref="gaf2ea11568008e7625121bdcc6e16d064" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaf2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; QSPI_IFR_OPTL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Option Code Length <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60a92db7f40ebbde91b25cde5ceceedd"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL" ref="ga60a92db7f40ebbde91b25cde5ceceedd" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_OPTL</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_IFR_OPTL_Msk &amp; ((value) &lt;&lt; QSPI_IFR_OPTL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ac18e124baedb6379bad27f7509cb17"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_OPTION_1BIT" ref="ga9ac18e124baedb6379bad27f7509cb17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga9ac18e124baedb6379bad27f7509cb17">QSPI_IFR_OPTL_OPTION_1BIT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The option code is 1 bit long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55288f73e854f517223e71c231239f5f"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_OPTION_2BIT" ref="ga55288f73e854f517223e71c231239f5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga55288f73e854f517223e71c231239f5f">QSPI_IFR_OPTL_OPTION_2BIT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The option code is 2 bits long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8151619f92f23bb3aea97afb0932d0b8"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_OPTION_4BIT" ref="ga8151619f92f23bb3aea97afb0932d0b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga8151619f92f23bb3aea97afb0932d0b8">QSPI_IFR_OPTL_OPTION_4BIT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The option code is 4 bits long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa764b0797a5ee477cfe8117bafd5856e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_OPTL_OPTION_8BIT" ref="gaa764b0797a5ee477cfe8117bafd5856e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa764b0797a5ee477cfe8117bafd5856e">QSPI_IFR_OPTL_OPTION_8BIT</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The option code is 8 bits long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63a855e0e70b35056245bd35aa61e045"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_ADDRL" ref="ga63a855e0e70b35056245bd35aa61e045" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga63a855e0e70b35056245bd35aa61e045">QSPI_IFR_ADDRL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Address Length <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6e1bd556056bb120c0d41c54b3470a2"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_ADDRL_24_BIT" ref="gad6e1bd556056bb120c0d41c54b3470a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gad6e1bd556056bb120c0d41c54b3470a2">QSPI_IFR_ADDRL_24_BIT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The address is 24 bits long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be291885e3c03be42df7dddee63f8b1"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_ADDRL_32_BIT" ref="ga2be291885e3c03be42df7dddee63f8b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga2be291885e3c03be42df7dddee63f8b1">QSPI_IFR_ADDRL_32_BIT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The address is 32 bits long. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e18d6df08ab4f74c196a673c2bd69a6"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_Pos" ref="ga8e18d6df08ab4f74c196a673c2bd69a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_TFRTYP_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4ae414774e43e034c4b41d8734114b3"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_Msk" ref="gaa4ae414774e43e034c4b41d8734114b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; QSPI_IFR_TFRTYP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Data <a class="el" href="struct_transfer.html">Transfer</a> Type <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77dde06acc13d6a9d7c75bc00003a8d3"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP" ref="ga77dde06acc13d6a9d7c75bc00003a8d3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_TFRTYP</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_IFR_TFRTYP_Msk &amp; ((value) &lt;&lt; QSPI_IFR_TFRTYP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea9d44b068b8770d1fa539a37cdc72b0"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_TRSFR_READ" ref="gaea9d44b068b8770d1fa539a37cdc72b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaea9d44b068b8770d1fa539a37cdc72b0">QSPI_IFR_TFRTYP_TRSFR_READ</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef893438abea6552d97a0a52dbdfa7bb"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY" ref="gaef893438abea6552d97a0a52dbdfa7bb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaef893438abea6552d97a0a52dbdfa7bb">QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24e6637cd9be9f1a926b80b77c6639fa"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_TRSFR_WRITE" ref="ga24e6637cd9be9f1a926b80b77c6639fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga24e6637cd9be9f1a926b80b77c6639fa">QSPI_IFR_TFRTYP_TRSFR_WRITE</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a748336b5c0e8af585247901c882d61"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY" ref="ga7a748336b5c0e8af585247901c882d61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga7a748336b5c0e8af585247901c882d61">QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae11675ca400ebc3e3ca61fba0b22dc0"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_CRM" ref="gaae11675ca400ebc3e3ca61fba0b22dc0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaae11675ca400ebc3e3ca61fba0b22dc0">QSPI_IFR_CRM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Continuous Read Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed869575fc0226820ed33c0b100f2a9e"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_CRM_DISABLED" ref="gaed869575fc0226820ed33c0b100f2a9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaed869575fc0226820ed33c0b100f2a9e">QSPI_IFR_CRM_DISABLED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is disabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9f5415e3e242f4afc91dba9ba97313a"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_CRM_ENABLED" ref="gac9f5415e3e242f4afc91dba9ba97313a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gac9f5415e3e242f4afc91dba9ba97313a">QSPI_IFR_CRM_ENABLED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4721e383f7b4c5c27d0396a9cb4ee3d"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_NBDUM_Pos" ref="gae4721e383f7b4c5c27d0396a9cb4ee3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_NBDUM_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd48ca168a7415d52b9e1ee084a9d4e0"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_NBDUM_Msk" ref="gacd48ca168a7415d52b9e1ee084a9d4e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gacd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a>&nbsp;&nbsp;&nbsp;(0x1fu &lt;&lt; QSPI_IFR_NBDUM_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_IFR) Number Of Dummy Cycles <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa26fbbae13013a72ac8d3d6d63f70a6c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_IFR_NBDUM" ref="gaa26fbbae13013a72ac8d3d6d63f70a6c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_IFR_NBDUM</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_IFR_NBDUM_Msk &amp; ((value) &lt;&lt; QSPI_IFR_NBDUM_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c90e9e361ca92acd406e2afda2a0043"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SMR_SCREN" ref="ga9c90e9e361ca92acd406e2afda2a0043" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga9c90e9e361ca92acd406e2afda2a0043">QSPI_SMR_SCREN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac804c41773eb3644f9962bb5bffb66fb"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SMR_SCREN_DISABLED" ref="gac804c41773eb3644f9962bb5bffb66fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gac804c41773eb3644f9962bb5bffb66fb">QSPI_SMR_SCREN_DISABLED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is disabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3203087d62d8a8e612e2894f79abc18"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SMR_SCREN_ENABLED" ref="gae3203087d62d8a8e612e2894f79abc18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gae3203087d62d8a8e612e2894f79abc18">QSPI_SMR_SCREN_ENABLED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4d907f2286fe66e36de7e1d80a0963c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SMR_RVDIS" ref="gaa4d907f2286fe66e36de7e1d80a0963c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaa4d907f2286fe66e36de7e1d80a0963c">QSPI_SMR_RVDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Random Value Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fa347f76dde2aaaeef54ee4ef820e99"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SKR_USRK_Pos" ref="ga3fa347f76dde2aaaeef54ee4ef820e99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SKR_USRK_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacccc83da56cd25997adb002cf04b888c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SKR_USRK_Msk" ref="gacccc83da56cd25997adb002cf04b888c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gacccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; QSPI_SKR_USRK_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_SKR) Scrambling User Key <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43d4411bf63b155117c18f0c1ea89365"></a><!-- doxytag: member="SAME70_QSPI::QSPI_SKR_USRK" ref="ga43d4411bf63b155117c18f0c1ea89365" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_SKR_USRK</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_SKR_USRK_Msk &amp; ((value) &lt;&lt; QSPI_SKR_USRK_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga545eae7e621da4f5c7c4f0b9c5644980"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPMR_WPEN" ref="ga545eae7e621da4f5c7c4f0b9c5644980" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga545eae7e621da4f5c7c4f0b9c5644980">QSPI_WPMR_WPEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3da0e0550884ecca1036f9e2a09c6f29"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPMR_WPKEY_Pos" ref="ga3da0e0550884ecca1036f9e2a09c6f29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_WPMR_WPKEY_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0739ad759d041ed26a87514223f72956"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPMR_WPKEY_Msk" ref="ga0739ad759d041ed26a87514223f72956" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; QSPI_WPMR_WPKEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Key <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72f65a81d3632f59015c0cbe470fb327"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPMR_WPKEY" ref="ga72f65a81d3632f59015c0cbe470fb327" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_WPMR_WPKEY</b>(value)&nbsp;&nbsp;&nbsp;((QSPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; QSPI_WPMR_WPKEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff253ffe11d888b957bae4c25a57083c"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPMR_WPKEY_PASSWD" ref="gaff253ffe11d888b957bae4c25a57083c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gaff253ffe11d888b957bae4c25a57083c">QSPI_WPMR_WPKEY_PASSWD</a>&nbsp;&nbsp;&nbsp;(0x515350u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32565475f45767d7c0d4365f5718a834"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPSR_WPVS" ref="ga32565475f45767d7c0d4365f5718a834" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#ga32565475f45767d7c0d4365f5718a834">QSPI_WPSR_WPVS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b09542f57db4ff8079f2eb7502fd8ae"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPSR_WPVSRC_Pos" ref="ga3b09542f57db4ff8079f2eb7502fd8ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>QSPI_WPSR_WPVSRC_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab225658731bd850a2bfa6bd12ecb6cea"></a><!-- doxytag: member="SAME70_QSPI::QSPI_WPSR_WPVSRC_Msk" ref="gab225658731bd850a2bfa6bd12ecb6cea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___q_s_p_i.html#gab225658731bd850a2bfa6bd12ecb6cea">QSPI_WPSR_WPVSRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; QSPI_WPSR_WPVSRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Source <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Quad Serial Peripheral Interface </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
