// Seed: 160710516
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  logic [7:0] id_3;
  assign id_3[1] = id_3;
  assign module_1.id_11 = 0;
  assign id_3 = id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input tri1 id_2,
    input supply1 id_3
);
  always @(1 or(id_2)) id_5 <= 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always @(id_3) begin : LABEL_0
    id_5 <= #1 id_1;
    disable id_6;
  end
  always @(id_0) id_5 = 1;
  wire id_7, id_8;
  wire id_10;
  tri  id_11 = id_2;
endmodule
