

================================================================
== Vivado HLS Report for 'bigint_math_bigint_copy'
================================================================
* Date:           Sun Mar 19 09:53:19 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      4.78|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     13|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      30|     23|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_9_fu_68_p2       |     +    |      0|  0|   9|           9|           1|
    |exitcond_fu_62_p2  |   icmp   |      0|  0|   4|           9|          10|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  13|          18|          11|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |i_reg_51   |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  10|          6|   10|         22|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_9_reg_82  |  9|   0|    9|          0|
    |i_reg_51    |  9|   0|    9|          0|
    |tmp_reg_87  |  9|   0|   64|         55|
    +------------+---+----+-----+-----------+
    |Total       | 30|   0|   85|         55|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------+-----+-----+------------+-------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|ap_start       |  in |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|ap_done        | out |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|ap_idle        | out |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|ap_ready       | out |    1| ap_ctrl_hs | bigint_math_bigint_copy | return value |
|to_r_address0  | out |    8|  ap_memory |           to_r          |     array    |
|to_r_ce0       | out |    1|  ap_memory |           to_r          |     array    |
|to_r_we0       | out |    1|  ap_memory |           to_r          |     array    |
|to_r_d0        | out |    8|  ap_memory |           to_r          |     array    |
|from_address0  | out |    8|  ap_memory |           from          |     array    |
|from_ce0       | out |    1|  ap_memory |           from          |     array    |
|from_q0        |  in |    8|  ap_memory |           from          |     array    |
+---------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %to_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_1: empty_74 [1/1] 0.00ns
:1  %empty_74 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %from, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: stg_6 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_9, %2 ]

ST_2: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %i, -256

ST_2: empty_75 [1/1] 0.00ns
:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_9 [1/1] 1.84ns
:3  %i_9 = add i9 %i, 1

ST_2: stg_11 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i9 %i to i64

ST_2: from_addr [1/1] 0.00ns
:1  %from_addr = getelementptr [256 x i8]* %from, i64 0, i64 %tmp

ST_2: from_load [2/2] 2.39ns
:2  %from_load = load i8* %from_addr, align 1

ST_2: stg_15 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.78ns
ST_3: from_load [1/2] 2.39ns
:2  %from_load = load i8* %from_addr, align 1

ST_3: to_addr [1/1] 0.00ns
:3  %to_addr = getelementptr [256 x i8]* %to_r, i64 0, i64 %tmp

ST_3: stg_18 [1/1] 2.39ns
:4  store i8 %from_load, i8* %to_addr, align 1

ST_3: stg_19 [1/1] 0.00ns
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ to_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ from]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty     (specmemcore      ) [ 0000]
empty_74  (specmemcore      ) [ 0000]
stg_6     (br               ) [ 0111]
i         (phi              ) [ 0010]
exitcond  (icmp             ) [ 0011]
empty_75  (speclooptripcount) [ 0000]
i_9       (add              ) [ 0111]
stg_11    (br               ) [ 0000]
tmp       (zext             ) [ 0001]
from_addr (getelementptr    ) [ 0001]
stg_15    (ret              ) [ 0000]
from_load (load             ) [ 0000]
to_addr   (getelementptr    ) [ 0000]
stg_18    (store            ) [ 0000]
stg_19    (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="to_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="from">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="from_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="9" slack="0"/>
<pin id="30" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="from_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="8" slack="0"/>
<pin id="35" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="36" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="from_load/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="to_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="9" slack="1"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="to_addr/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="stg_18_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="0"/>
<pin id="48" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_18/3 "/>
</bind>
</comp>

<comp id="51" class="1005" name="i_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="9" slack="1"/>
<pin id="53" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="i_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="9" slack="0"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="exitcond_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_9_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_9_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="87" class="1005" name="tmp_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="92" class="1005" name="from_addr_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="1"/>
<pin id="94" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="from_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="33" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="55" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="55" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="55" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="85"><net_src comp="68" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="90"><net_src comp="74" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="26" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="33" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_r | {3 }
	Port: from | {}
 - Input state : 
	Port: bigint_math_bigint_copy : to_r | {}
	Port: bigint_math_bigint_copy : from | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_9 : 1
		stg_11 : 2
		tmp : 1
		from_addr : 2
		from_load : 3
	State 3
		stg_18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_9_fu_68   |    0    |    9    |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_62 |    0    |    3    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_74   |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    12   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|from_addr_reg_92|    8   |
|   i_9_reg_82   |    9   |
|    i_reg_51    |    9   |
|   tmp_reg_87   |   64   |
+----------------+--------+
|      Total     |   90   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.571  ||    8    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    8   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   90   |   20   |
+-----------+--------+--------+--------+
