Just a small set of scripts useful for working with digital design

vtos - converts a structural verilog into Spice or Spectre format

netsplit - extracts a subcell of a structural verilog netlist with all it's subcells and produces a new netlist

hierinstcnt - produces a table with all instances in a netlist and some statistics. Also attempts to do a crude area calculation and power consumption calculation.
