

================================================================
== Vitis HLS Report for 'delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP'
================================================================
* Date:           Sat Jan 24 12:39:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    58823|    58823|  0.588 ms|  0.588 ms|  58803|  58803|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- TIME_LOOP_PIXEL_LOOP  |    58821|    58821|        25|          3|          3|  19600|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 3, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.87>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/encoding.cpp:137]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../src/encoding.cpp:136]   --->   Operation 29 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sub1"   --->   Operation 31 'read' 'sub1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 32 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%leak_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %leak"   --->   Operation 33 'read' 'leak_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes"   --->   Operation 34 'read' 'spikes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %empty"   --->   Operation 35 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sub1_to_int_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub1_to_int"   --->   Operation 36 'read' 'sub1_to_int_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %threshold"   --->   Operation 37 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i62 %p_cast_cast_read"   --->   Operation 38 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln136 = store i5 0, i5 %t" [../src/encoding.cpp:136]   --->   Operation 41 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln137 = store i10 0, i10 %i" [../src/encoding.cpp:137]   --->   Operation 42 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [../src/encoding.cpp:136]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.94ns)   --->   "%icmp_ln136 = icmp_eq  i15 %indvar_flatten_load, i15 19600" [../src/encoding.cpp:136]   --->   Operation 46 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln136 = add i15 %indvar_flatten_load, i15 1" [../src/encoding.cpp:136]   --->   Operation 47 'add' 'add_ln136' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc46, void %for.end48.exitStub" [../src/encoding.cpp:136]   --->   Operation 48 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/encoding.cpp:137]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%icmp_ln137 = icmp_eq  i10 %i_load, i10 784" [../src/encoding.cpp:137]   --->   Operation 50 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.68ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i10 0, i10 %i_load" [../src/encoding.cpp:136]   --->   Operation 51 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i10 %select_ln136, i10 0" [../src/encoding.cpp:136]   --->   Operation 52 'icmp' 'first_iter_0' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %first_iter_0, void %for.body9.split, void %for.first.iter.for.body9" [../src/encoding.cpp:137]   --->   Operation 53 'br' 'br_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i10 %select_ln136" [../src/encoding.cpp:137]   --->   Operation 54 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.87ns)   --->   "%switch_ln141 = switch i3 %trunc_ln137, void %arrayidx11.case.7, i3 0, void %arrayidx11.case.0, i3 1, void %arrayidx11.case.1, i3 2, void %arrayidx11.case.2, i3 3, void %arrayidx11.case.3, i3 4, void %arrayidx11.case.4, i3 5, void %arrayidx11.case.5, i3 6, void %arrayidx11.case.6" [../src/encoding.cpp:141]   --->   Operation 55 'switch' 'switch_ln141' <Predicate = (!icmp_ln136)> <Delay = 1.87>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 56 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 57 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 58 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 59 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 60 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 2)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 61 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 62 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln141 = br void %arrayidx11.exit" [../src/encoding.cpp:141]   --->   Operation 63 'br' 'br_ln141' <Predicate = (!icmp_ln136 & trunc_ln137 == 7)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln136 = store i15 %add_ln136, i15 %indvar_flatten" [../src/encoding.cpp:136]   --->   Operation 64 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast_cast"   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 66 'readreq' 'empty_28' <Predicate = (!icmp_ln136 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %sub1_to_int_read, i32 23, i32 30" [../src/encoding.cpp:144]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%icmp_ln144_2 = icmp_ne  i8 %tmp_2, i8 255" [../src/encoding.cpp:144]   --->   Operation 68 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln136)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.28ns)   --->   "%icmp_ln144_3 = icmp_eq  i23 %tmp_4, i23 0" [../src/encoding.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144_3' <Predicate = (!icmp_ln136)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln137 = add i10 %select_ln136, i10 1" [../src/encoding.cpp:137]   --->   Operation 70 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln137 = store i10 %add_ln137, i10 %i" [../src/encoding.cpp:137]   --->   Operation 71 'store' 'store_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 72 'readreq' 'empty_28' <Predicate = (!icmp_ln136 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 73 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 73 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %select_ln136, i32 3, i32 9" [../src/encoding.cpp:137]   --->   Operation 74 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i7 %lshr_ln1" [../src/encoding.cpp:137]   --->   Operation 75 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%integrator_addr = getelementptr i32 %integrator, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 76 'getelementptr' 'integrator_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%integrator_1_addr = getelementptr i32 %integrator_1, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 77 'getelementptr' 'integrator_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%integrator_2_addr = getelementptr i32 %integrator_2, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 78 'getelementptr' 'integrator_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%integrator_3_addr = getelementptr i32 %integrator_3, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 79 'getelementptr' 'integrator_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%integrator_4_addr = getelementptr i32 %integrator_4, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 80 'getelementptr' 'integrator_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%integrator_5_addr = getelementptr i32 %integrator_5, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 81 'getelementptr' 'integrator_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%integrator_6_addr = getelementptr i32 %integrator_6, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 82 'getelementptr' 'integrator_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%integrator_7_addr = getelementptr i32 %integrator_7, i64 0, i64 %zext_ln137_2" [../src/encoding.cpp:141]   --->   Operation 83 'getelementptr' 'integrator_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%integrator_load = load i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 84 'load' 'integrator_load' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%integrator_1_load = load i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 85 'load' 'integrator_1_load' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%integrator_2_load = load i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 86 'load' 'integrator_2_load' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%integrator_3_load = load i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 87 'load' 'integrator_3_load' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%integrator_4_load = load i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 88 'load' 'integrator_4_load' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%integrator_5_load = load i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 89 'load' 'integrator_5_load' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%integrator_6_load = load i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 90 'load' 'integrator_6_load' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%integrator_7_load = load i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 91 'load' 'integrator_7_load' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 92 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%integrator_load = load i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 93 'load' 'integrator_load' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%integrator_1_load = load i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 94 'load' 'integrator_1_load' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%integrator_2_load = load i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 95 'load' 'integrator_2_load' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%integrator_3_load = load i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 96 'load' 'integrator_3_load' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%integrator_4_load = load i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 97 'load' 'integrator_4_load' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%integrator_5_load = load i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 98 'load' 'integrator_5_load' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%integrator_6_load = load i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 99 'load' 'integrator_6_load' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%integrator_7_load = load i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 100 'load' 'integrator_7_load' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_5 : Operation 101 [1/1] (2.30ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %integrator_load, i3 1, i32 %integrator_1_load, i3 2, i32 %integrator_2_load, i3 3, i32 %integrator_3_load, i3 4, i32 %integrator_4_load, i3 5, i32 %integrator_5_load, i3 6, i32 %integrator_6_load, i3 7, i32 %integrator_7_load, i32 <undef>, i3 %trunc_ln137" [../src/encoding.cpp:141]   --->   Operation 101 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 102 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 102 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 103 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 103 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 104 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 105 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 105 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 106 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 107 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 107 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 108 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:137]   --->   Operation 108 'readreq' 'empty_28' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body9.split" [../src/encoding.cpp:137]   --->   Operation 109 'br' 'br_ln137' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 110 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %leak_read" [../src/encoding.cpp:141]   --->   Operation 110 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:141]   --->   Operation 111 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %gmem_addr_read" [../src/encoding.cpp:141]   --->   Operation 112 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 113 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 114 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 115 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%t_load = load i5 %t" [../src/encoding.cpp:136]   --->   Operation 116 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TIME_LOOP_PIXEL_LOOP_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln136_1 = add i5 %t_load, i5 1" [../src/encoding.cpp:136]   --->   Operation 119 'add' 'add_ln136_1' <Predicate = (icmp_ln137)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (1.21ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i5 %add_ln136_1, i5 %t_load" [../src/encoding.cpp:136]   --->   Operation 120 'select' 'select_ln136_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 121 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln136 = store i5 %select_ln136_1, i5 %t" [../src/encoding.cpp:136]   --->   Operation 122 'store' 'store_ln136' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body9" [../src/encoding.cpp:137]   --->   Operation 123 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i5 %select_ln136_1" [../src/encoding.cpp:136]   --->   Operation 124 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (5.63ns)   --->   "%empty_27 = mul i15 %zext_ln136, i15 784" [../src/encoding.cpp:136]   --->   Operation 125 'mul' 'empty_27' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %bitcast_ln141" [../src/encoding.cpp:141]   --->   Operation 126 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.43>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i15 %empty_27" [../src/encoding.cpp:137]   --->   Operation 127 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i10 %select_ln136" [../src/encoding.cpp:137]   --->   Operation 128 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:138]   --->   Operation 129 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_1 = add i64 %zext_ln137_1, i64 %spikes_read" [../src/encoding.cpp:141]   --->   Operation 130 'add' 'add_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 131 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln141 = add i64 %add_ln141_1, i64 %zext_ln137" [../src/encoding.cpp:141]   --->   Operation 131 'add' 'add_ln141' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_6_addr" [../src/encoding.cpp:141]   --->   Operation 132 'store' 'store_ln141' <Predicate = (trunc_ln137 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_5_addr" [../src/encoding.cpp:141]   --->   Operation 133 'store' 'store_ln141' <Predicate = (trunc_ln137 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_4_addr" [../src/encoding.cpp:141]   --->   Operation 134 'store' 'store_ln141' <Predicate = (trunc_ln137 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_3_addr" [../src/encoding.cpp:141]   --->   Operation 135 'store' 'store_ln141' <Predicate = (trunc_ln137 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_2_addr" [../src/encoding.cpp:141]   --->   Operation 136 'store' 'store_ln141' <Predicate = (trunc_ln137 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_1_addr" [../src/encoding.cpp:141]   --->   Operation 137 'store' 'store_ln141' <Predicate = (trunc_ln137 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_addr" [../src/encoding.cpp:141]   --->   Operation 138 'store' 'store_ln141' <Predicate = (trunc_ln137 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %add, i7 %integrator_7_addr" [../src/encoding.cpp:141]   --->   Operation 139 'store' 'store_ln141' <Predicate = (trunc_ln137 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %add" [../src/encoding.cpp:144]   --->   Operation 140 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln144, i32 23, i32 30" [../src/encoding.cpp:144]   --->   Operation 141 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %bitcast_ln144" [../src/encoding.cpp:144]   --->   Operation 142 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln144 = icmp_ne  i8 %tmp_1, i8 255" [../src/encoding.cpp:144]   --->   Operation 143 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (2.28ns)   --->   "%icmp_ln144_1 = icmp_eq  i23 %trunc_ln144, i23 0" [../src/encoding.cpp:144]   --->   Operation 144 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144 = or i1 %icmp_ln144_1, i1 %icmp_ln144" [../src/encoding.cpp:144]   --->   Operation 145 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144_1 = or i1 %icmp_ln144_3, i1 %icmp_ln144_2" [../src/encoding.cpp:144]   --->   Operation 146 'or' 'or_ln144_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %or_ln144, i1 %or_ln144_1" [../src/encoding.cpp:144]   --->   Operation 147 'and' 'and_ln144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %add, i32 %threshold_read" [../src/encoding.cpp:144]   --->   Operation 148 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.40>
ST_17 : Operation 149 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %add, i32 %threshold_read" [../src/encoding.cpp:144]   --->   Operation 149 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln144_1 = and i1 %and_ln144, i1 %tmp_3" [../src/encoding.cpp:144]   --->   Operation 150 'and' 'and_ln144_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144_1, void %if.else, void %if.then" [../src/encoding.cpp:144]   --->   Operation 151 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %add, i32 %sub1_read" [../src/encoding.cpp:148]   --->   Operation 152 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%empty_29 = trunc i64 %add_ln141" [../src/encoding.cpp:141]   --->   Operation 153 'trunc' 'empty_29' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%add_ln141_cast_cast6 = zext i2 %empty_29" [../src/encoding.cpp:141]   --->   Operation 154 'zext' 'add_ln141_cast_cast6' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (1.85ns)   --->   "%empty_30 = shl i4 1, i4 %add_ln141_cast_cast6" [../src/encoding.cpp:141]   --->   Operation 155 'shl' 'empty_30' <Predicate = (!and_ln144_1)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %add_ln141" [../src/encoding.cpp:145]   --->   Operation 156 'trunc' 'trunc_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i2 %trunc_ln145" [../src/encoding.cpp:145]   --->   Operation 157 'zext' 'zext_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (1.85ns)   --->   "%shl_ln145 = shl i4 1, i4 %zext_ln145" [../src/encoding.cpp:145]   --->   Operation 158 'shl' 'shl_ln145' <Predicate = (and_ln144_1)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln145_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln145, i3 0" [../src/encoding.cpp:145]   --->   Operation 159 'bitconcatenate' 'shl_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i5 %shl_ln145_1" [../src/encoding.cpp:145]   --->   Operation 160 'zext' 'zext_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (2.66ns)   --->   "%shl_ln145_2 = shl i25 1, i25 %zext_ln145_1" [../src/encoding.cpp:145]   --->   Operation 161 'shl' 'shl_ln145_2' <Predicate = (and_ln144_1)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (1.87ns)   --->   "%switch_ln146 = switch i3 %trunc_ln137, void %arrayidx11.case.720, i3 0, void %arrayidx11.case.013, i3 1, void %arrayidx11.case.114, i3 2, void %arrayidx11.case.215, i3 3, void %arrayidx11.case.316, i3 4, void %arrayidx11.case.417, i3 5, void %arrayidx11.case.518, i3 6, void %arrayidx11.case.619" [../src/encoding.cpp:146]   --->   Operation 162 'switch' 'switch_ln146' <Predicate = (and_ln144_1)> <Delay = 1.87>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 163 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %add, i32 %sub1_read" [../src/encoding.cpp:148]   --->   Operation 163 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln148 = and i1 %and_ln144, i1 %tmp_6" [../src/encoding.cpp:148]   --->   Operation 164 'and' 'and_ln148' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 165 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (1.87ns)   --->   "%switch_ln150 = switch i3 %trunc_ln137, void %arrayidx11.case.711, i3 0, void %arrayidx11.case.04, i3 1, void %arrayidx11.case.15, i3 2, void %arrayidx11.case.26, i3 3, void %arrayidx11.case.37, i3 4, void %arrayidx11.case.48, i3 5, void %arrayidx11.case.59, i3 6, void %arrayidx11.case.610" [../src/encoding.cpp:150]   --->   Operation 166 'switch' 'switch_ln150' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 1.87>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 167 'br' 'br_ln150' <Predicate = (trunc_ln137 == 6 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 168 'br' 'br_ln150' <Predicate = (trunc_ln137 == 5 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 169 'br' 'br_ln150' <Predicate = (trunc_ln137 == 4 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 170 'br' 'br_ln150' <Predicate = (trunc_ln137 == 3 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 171 'br' 'br_ln150' <Predicate = (trunc_ln137 == 2 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 172 'br' 'br_ln150' <Predicate = (trunc_ln137 == 1 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 173 'br' 'br_ln150' <Predicate = (trunc_ln137 == 0 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx11.exit3" [../src/encoding.cpp:150]   --->   Operation 174 'br' 'br_ln150' <Predicate = (trunc_ln137 == 7 & !and_ln144_1 & and_ln148)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141, i32 2, i32 63" [../src/encoding.cpp:141]   --->   Operation 175 'partselect' 'p_cast2' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i62 %p_cast2" [../src/encoding.cpp:141]   --->   Operation 176 'sext' 'p_cast2_cast' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast2_cast" [../src/encoding.cpp:141]   --->   Operation 177 'getelementptr' 'gmem_addr_2' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141, i32 2, i32 63" [../src/encoding.cpp:145]   --->   Operation 178 'partselect' 'trunc_ln145_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i62 %trunc_ln145_1" [../src/encoding.cpp:145]   --->   Operation 179 'sext' 'sext_ln145' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln145" [../src/encoding.cpp:145]   --->   Operation 180 'getelementptr' 'gmem_addr_1' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 1" [../src/encoding.cpp:145]   --->   Operation 181 'writereq' 'empty_25' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 182 [5/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 182 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln148 = br i1 %and_ln148, void %if.end, void %if.then29" [../src/encoding.cpp:148]   --->   Operation 183 'br' 'br_ln148' <Predicate = (!icmp_ln136 & !and_ln144_1)> <Delay = 1.58>
ST_19 : Operation 184 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 184 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln151 = br void %if.end" [../src/encoding.cpp:151]   --->   Operation 185 'br' 'br_ln151' <Predicate = (!icmp_ln136 & !and_ln144_1 & and_ln148)> <Delay = 1.58>
ST_19 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%storereflowmerge = phi i32 255, void %arrayidx11.exit3, i32 0, void %if.else"   --->   Operation 186 'phi' 'storereflowmerge' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_29, i3 0" [../src/encoding.cpp:141]   --->   Operation 187 'bitconcatenate' 'tmp_9' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%p_cast7 = zext i5 %tmp_9" [../src/encoding.cpp:141]   --->   Operation 188 'zext' 'p_cast7' <Predicate = (!and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (3.35ns) (out node of the LUT)   --->   "%empty_31 = shl i32 %storereflowmerge, i32 %p_cast7" [../src/encoding.cpp:141]   --->   Operation 189 'shl' 'empty_31' <Predicate = (!and_ln144_1)> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i64 1" [../src/encoding.cpp:141]   --->   Operation 190 'writereq' 'empty_32' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i25 %shl_ln145_2" [../src/encoding.cpp:145]   --->   Operation 191 'zext' 'zext_ln145_2' <Predicate = (and_ln144_1)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln145_2, i4 %shl_ln145" [../src/encoding.cpp:145]   --->   Operation 192 'write' 'write_ln145' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 193 [4/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 193 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 194 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 194 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %empty_31, i4 %empty_30" [../src/encoding.cpp:141]   --->   Operation 195 'write' 'write_ln141' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 196 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 196 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 197 [3/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 197 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 198 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 198 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 199 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 200 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 200 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 201 [2/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 201 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 202 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add, i32 %threshold_read" [../src/encoding.cpp:150]   --->   Operation 202 'fadd' 'add1' <Predicate = (!and_ln144_1 & and_ln148)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 203 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 204 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 204 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 205 [1/5] (7.25ns)   --->   "%sub = fsub i32 %add, i32 %threshold_read" [../src/encoding.cpp:146]   --->   Operation 205 'fsub' 'sub' <Predicate = (and_ln144_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 237 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 1.58>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_6_addr" [../src/encoding.cpp:150]   --->   Operation 206 'store' 'store_ln150' <Predicate = (trunc_ln137 == 6 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_5_addr" [../src/encoding.cpp:150]   --->   Operation 207 'store' 'store_ln150' <Predicate = (trunc_ln137 == 5 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_4_addr" [../src/encoding.cpp:150]   --->   Operation 208 'store' 'store_ln150' <Predicate = (trunc_ln137 == 4 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_3_addr" [../src/encoding.cpp:150]   --->   Operation 209 'store' 'store_ln150' <Predicate = (trunc_ln137 == 3 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_2_addr" [../src/encoding.cpp:150]   --->   Operation 210 'store' 'store_ln150' <Predicate = (trunc_ln137 == 2 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_1_addr" [../src/encoding.cpp:150]   --->   Operation 211 'store' 'store_ln150' <Predicate = (trunc_ln137 == 1 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_addr" [../src/encoding.cpp:150]   --->   Operation 212 'store' 'store_ln150' <Predicate = (trunc_ln137 == 0 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln150 = store i32 %add1, i7 %integrator_7_addr" [../src/encoding.cpp:150]   --->   Operation 213 'store' 'store_ln150' <Predicate = (trunc_ln137 == 7 & !and_ln144_1 & and_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 214 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 214 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 215 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 215 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_6_addr" [../src/encoding.cpp:146]   --->   Operation 216 'store' 'store_ln146' <Predicate = (trunc_ln137 == 6 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 217 'br' 'br_ln146' <Predicate = (trunc_ln137 == 6 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_5_addr" [../src/encoding.cpp:146]   --->   Operation 218 'store' 'store_ln146' <Predicate = (trunc_ln137 == 5 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 219 'br' 'br_ln146' <Predicate = (trunc_ln137 == 5 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_4_addr" [../src/encoding.cpp:146]   --->   Operation 220 'store' 'store_ln146' <Predicate = (trunc_ln137 == 4 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 221 'br' 'br_ln146' <Predicate = (trunc_ln137 == 4 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_3_addr" [../src/encoding.cpp:146]   --->   Operation 222 'store' 'store_ln146' <Predicate = (trunc_ln137 == 3 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 223 'br' 'br_ln146' <Predicate = (trunc_ln137 == 3 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_2_addr" [../src/encoding.cpp:146]   --->   Operation 224 'store' 'store_ln146' <Predicate = (trunc_ln137 == 2 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 225 'br' 'br_ln146' <Predicate = (trunc_ln137 == 2 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_1_addr" [../src/encoding.cpp:146]   --->   Operation 226 'store' 'store_ln146' <Predicate = (trunc_ln137 == 1 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 227 'br' 'br_ln146' <Predicate = (trunc_ln137 == 1 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_addr" [../src/encoding.cpp:146]   --->   Operation 228 'store' 'store_ln146' <Predicate = (trunc_ln137 == 0 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 229 'br' 'br_ln146' <Predicate = (trunc_ln137 == 0 & and_ln144_1)> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %sub, i7 %integrator_7_addr" [../src/encoding.cpp:146]   --->   Operation 230 'store' 'store_ln146' <Predicate = (trunc_ln137 == 7 & and_ln144_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 98> <RAM>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx11.exit12" [../src/encoding.cpp:146]   --->   Operation 231 'br' 'br_ln146' <Predicate = (trunc_ln137 == 7 & and_ln144_1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 232 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 232 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 233 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:145]   --->   Operation 233 'writeresp' 'empty_26' <Predicate = (and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc43" [../src/encoding.cpp:147]   --->   Operation 234 'br' 'br_ln147' <Predicate = (and_ln144_1)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 235 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../src/encoding.cpp:141]   --->   Operation 235 'writeresp' 'empty_33' <Predicate = (!and_ln144_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!and_ln144_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub1_to_int]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spikes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ integrator]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ integrator_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ leak]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01100000000000000000000000]
t                     (alloca           ) [ 01111111111111100000000000]
indvar_flatten        (alloca           ) [ 01000000000000000000000000]
sub1_read             (read             ) [ 01111111111111111110000000]
p_cast_cast_read      (read             ) [ 00000000000000000000000000]
leak_read             (read             ) [ 01111111110000000000000000]
spikes_read           (read             ) [ 01111111111111111000000000]
tmp_4                 (read             ) [ 00100000000000000000000000]
sub1_to_int_read      (read             ) [ 00100000000000000000000000]
threshold_read        (read             ) [ 01111111111111111111111000]
p_cast_cast_cast      (sext             ) [ 00100000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000]
store_ln136           (store            ) [ 00000000000000000000000000]
store_ln137           (store            ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000]
icmp_ln136            (icmp             ) [ 01111111111111111111111111]
add_ln136             (add              ) [ 00000000000000000000000000]
br_ln136              (br               ) [ 00000000000000000000000000]
i_load                (load             ) [ 00000000000000000000000000]
icmp_ln137            (icmp             ) [ 01111111111111100000000000]
select_ln136          (select           ) [ 01111111111111111000000000]
first_iter_0          (icmp             ) [ 01111111110000000000000000]
br_ln137              (br               ) [ 00000000000000000000000000]
trunc_ln137           (trunc            ) [ 01111111111111111111111100]
switch_ln141          (switch           ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
br_ln141              (br               ) [ 00000000000000000000000000]
store_ln136           (store            ) [ 00000000000000000000000000]
gmem_addr             (getelementptr    ) [ 01111111111000000000000000]
tmp_2                 (partselect       ) [ 00000000000000000000000000]
icmp_ln144_2          (icmp             ) [ 01111111111111111000000000]
icmp_ln144_3          (icmp             ) [ 01111111111111111000000000]
add_ln137             (add              ) [ 00000000000000000000000000]
store_ln137           (store            ) [ 00000000000000000000000000]
lshr_ln1              (partselect       ) [ 00000000000000000000000000]
zext_ln137_2          (zext             ) [ 00000000000000000000000000]
integrator_addr       (getelementptr    ) [ 01110111111111111111111100]
integrator_1_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_2_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_3_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_4_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_5_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_6_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_7_addr     (getelementptr    ) [ 01110111111111111111111100]
integrator_load       (load             ) [ 00000000000000000000000000]
integrator_1_load     (load             ) [ 00000000000000000000000000]
integrator_2_load     (load             ) [ 00000000000000000000000000]
integrator_3_load     (load             ) [ 00000000000000000000000000]
integrator_4_load     (load             ) [ 00000000000000000000000000]
integrator_5_load     (load             ) [ 00000000000000000000000000]
integrator_6_load     (load             ) [ 00000000000000000000000000]
integrator_7_load     (load             ) [ 00000000000000000000000000]
tmp                   (sparsemux        ) [ 01110011110000000000000000]
empty_28              (readreq          ) [ 00000000000000000000000000]
br_ln137              (br               ) [ 00000000000000000000000000]
mul                   (fmul             ) [ 01110000001111110000000000]
gmem_addr_read        (read             ) [ 00100000000100000000000000]
bitcast_ln141         (bitcast          ) [ 01110000000011110000000000]
t_load                (load             ) [ 00000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000]
add_ln136_1           (add              ) [ 00000000000000000000000000]
select_ln136_1        (select           ) [ 00010000000000010000000000]
store_ln136           (store            ) [ 00000000000000000000000000]
br_ln137              (br               ) [ 00000000000000000000000000]
zext_ln136            (zext             ) [ 00000000000000000000000000]
empty_27              (mul              ) [ 01000000000000001000000000]
add                   (fadd             ) [ 01110000000000001111111000]
zext_ln137            (zext             ) [ 00000000000000000000000000]
zext_ln137_1          (zext             ) [ 00000000000000000000000000]
specpipeline_ln138    (specpipeline     ) [ 00000000000000000000000000]
add_ln141_1           (add              ) [ 00000000000000000000000000]
add_ln141             (add              ) [ 00110000000000000110000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
store_ln141           (store            ) [ 00000000000000000000000000]
bitcast_ln144         (bitcast          ) [ 00000000000000000000000000]
tmp_1                 (partselect       ) [ 00000000000000000000000000]
trunc_ln144           (trunc            ) [ 00000000000000000000000000]
icmp_ln144            (icmp             ) [ 00000000000000000000000000]
icmp_ln144_1          (icmp             ) [ 00000000000000000000000000]
or_ln144              (or               ) [ 00000000000000000000000000]
or_ln144_1            (or               ) [ 00000000000000000000000000]
and_ln144             (and              ) [ 00110000000000000110000000]
tmp_3                 (fcmp             ) [ 00000000000000000000000000]
and_ln144_1           (and              ) [ 01110000000000000111111111]
br_ln144              (br               ) [ 00000000000000000000000000]
empty_29              (trunc            ) [ 01010000000000000011000000]
add_ln141_cast_cast6  (zext             ) [ 00000000000000000000000000]
empty_30              (shl              ) [ 01110000000000000011100000]
trunc_ln145           (trunc            ) [ 00000000000000000000000000]
zext_ln145            (zext             ) [ 00000000000000000000000000]
shl_ln145             (shl              ) [ 01010000000000000011000000]
shl_ln145_1           (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln145_1          (zext             ) [ 00000000000000000000000000]
shl_ln145_2           (shl              ) [ 01010000000000000011000000]
switch_ln146          (switch           ) [ 00000000000000000000000000]
tmp_6                 (fcmp             ) [ 00000000000000000000000000]
and_ln148             (and              ) [ 01110000000000000011111111]
switch_ln150          (switch           ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
br_ln150              (br               ) [ 00000000000000000000000000]
p_cast2               (partselect       ) [ 00000000000000000000000000]
p_cast2_cast          (sext             ) [ 00000000000000000000000000]
gmem_addr_2           (getelementptr    ) [ 01110000000000000001111111]
trunc_ln145_1         (partselect       ) [ 00000000000000000000000000]
sext_ln145            (sext             ) [ 00000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 01110000000000000001111110]
empty_25              (writereq         ) [ 00000000000000000000000000]
br_ln148              (br               ) [ 00000000000000000000000000]
br_ln151              (br               ) [ 00000000000000000000000000]
storereflowmerge      (phi              ) [ 00000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000]
p_cast7               (zext             ) [ 00000000000000000000000000]
empty_31              (shl              ) [ 00100000000000000000100000]
empty_32              (writereq         ) [ 00000000000000000000000000]
zext_ln145_2          (zext             ) [ 00000000000000000000000000]
write_ln145           (write            ) [ 00000000000000000000000000]
write_ln141           (write            ) [ 00000000000000000000000000]
add1                  (fadd             ) [ 00100000000000000000000100]
sub                   (fsub             ) [ 00100000000000000000000100]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln150           (store            ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
store_ln146           (store            ) [ 00000000000000000000000000]
br_ln146              (br               ) [ 00000000000000000000000000]
empty_26              (writeresp        ) [ 00000000000000000000000000]
br_ln147              (br               ) [ 00000000000000000000000000]
empty_33              (writeresp        ) [ 00000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="threshold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub1_to_int">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub1_to_int"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spikes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spikes"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="integrator">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="integrator_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="integrator_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="integrator_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="integrator_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="integrator_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="integrator_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="integrator_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integrator_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="leak">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leak"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_cast_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sub1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TIME_LOOP_PIXEL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="t_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub1_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub1_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_cast_cast_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="62" slack="0"/>
<pin id="180" dir="0" index="1" bw="62" slack="0"/>
<pin id="181" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="leak_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leak_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="spikes_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spikes_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_4_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="23" slack="0"/>
<pin id="198" dir="0" index="1" bw="23" slack="0"/>
<pin id="199" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub1_to_int_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="0"/>
<pin id="205" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub1_to_int_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="threshold_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="8"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_writeresp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/18 empty_26/20 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_writeresp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/19 empty_33/21 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln145_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="25" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="2"/>
<pin id="245" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln141_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="4" slack="3"/>
<pin id="252" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln141/20 "/>
</bind>
</comp>

<comp id="256" class="1004" name="integrator_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="integrator_1_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_1_addr/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="integrator_2_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_2_addr/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="integrator_3_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_3_addr/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="integrator_4_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_4_addr/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="integrator_5_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_5_addr/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="integrator_6_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_6_addr/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="integrator_7_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integrator_7_addr/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="12"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="12"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_1_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="12"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="338" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_2_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="12"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="350" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_3_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="12"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="0"/>
<pin id="357" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="358" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_4_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="12"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_5_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="12"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="378" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_6_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="12"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="0" index="2" bw="0" slack="0"/>
<pin id="387" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="388" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="390" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="integrator_7_load/4 store_ln141/16 store_ln150/23 store_ln146/23 "/>
</bind>
</comp>

<comp id="392" class="1005" name="storereflowmerge_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storereflowmerge (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="storereflowmerge_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storereflowmerge/19 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add/11 add1/18 sub/18 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="32" slack="5"/>
<pin id="410" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="15"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/16 tmp_6/17 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144_1/17 and_ln148/18 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="62" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="2"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/18 trunc_ln145_1/18 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 sub "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_cast_cast_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="62" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln0_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="15" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln136_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln137_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="indvar_flatten_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln136_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="0"/>
<pin id="465" dir="0" index="1" bw="15" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln136_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln137_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln136_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="10" slack="0"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="first_iter_0_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln137_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln136_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="0"/>
<pin id="504" dir="0" index="1" bw="15" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="gmem_addr_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="62" slack="1"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="31" slack="1"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln144_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln144_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="23" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_3/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln137_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln137_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="1"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="lshr_ln1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="10" slack="3"/>
<pin id="546" dir="0" index="2" bw="3" slack="0"/>
<pin id="547" dir="0" index="3" bw="5" slack="0"/>
<pin id="548" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln137_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="0" index="3" bw="3" slack="0"/>
<pin id="569" dir="0" index="4" bw="32" slack="0"/>
<pin id="570" dir="0" index="5" bw="3" slack="0"/>
<pin id="571" dir="0" index="6" bw="32" slack="0"/>
<pin id="572" dir="0" index="7" bw="3" slack="0"/>
<pin id="573" dir="0" index="8" bw="32" slack="0"/>
<pin id="574" dir="0" index="9" bw="3" slack="0"/>
<pin id="575" dir="0" index="10" bw="32" slack="0"/>
<pin id="576" dir="0" index="11" bw="3" slack="0"/>
<pin id="577" dir="0" index="12" bw="32" slack="0"/>
<pin id="578" dir="0" index="13" bw="3" slack="0"/>
<pin id="579" dir="0" index="14" bw="32" slack="0"/>
<pin id="580" dir="0" index="15" bw="3" slack="0"/>
<pin id="581" dir="0" index="16" bw="32" slack="0"/>
<pin id="582" dir="0" index="17" bw="32" slack="0"/>
<pin id="583" dir="0" index="18" bw="3" slack="4"/>
<pin id="584" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln141_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln141/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="t_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="13"/>
<pin id="609" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln136_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln136_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="13"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_1/14 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln136_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="13"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln136_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/15 "/>
</bind>
</comp>

<comp id="631" class="1004" name="empty_27_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="0" index="1" bw="11" slack="0"/>
<pin id="634" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_27/15 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln137_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/16 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln137_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="15"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/16 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln141_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="15"/>
<pin id="646" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/16 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln141_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="0" index="1" bw="15" slack="0"/>
<pin id="651" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/16 "/>
</bind>
</comp>

<comp id="654" class="1004" name="bitcast_ln144_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144/16 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln144_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/16 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln144_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln144_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="23" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/16 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln144_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/16 "/>
</bind>
</comp>

<comp id="689" class="1004" name="or_ln144_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="14"/>
<pin id="691" dir="0" index="1" bw="1" slack="14"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_1/16 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln144_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/16 "/>
</bind>
</comp>

<comp id="699" class="1004" name="empty_29_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="1"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/17 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln141_cast_cast6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln141_cast_cast6/17 "/>
</bind>
</comp>

<comp id="706" class="1004" name="empty_30_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_30/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln145_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln145_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/17 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shl_ln145_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="0"/>
<pin id="722" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="shl_ln145_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln145_1/17 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln145_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/17 "/>
</bind>
</comp>

<comp id="737" class="1004" name="shl_ln145_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="5" slack="0"/>
<pin id="740" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145_2/17 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_cast2_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="62" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast/18 "/>
</bind>
</comp>

<comp id="747" class="1004" name="gmem_addr_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="62" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln145_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="62" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="gmem_addr_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="62" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_9_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="0" index="1" bw="2" slack="2"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/19 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_cast7_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/19 "/>
</bind>
</comp>

<comp id="775" class="1004" name="empty_31_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_31/19 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln145_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="25" slack="2"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_2/19 "/>
</bind>
</comp>

<comp id="785" class="1005" name="i_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="792" class="1005" name="t_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="799" class="1005" name="indvar_flatten_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="0"/>
<pin id="801" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="806" class="1005" name="sub1_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="16"/>
<pin id="808" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sub1_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="leak_read_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="5"/>
<pin id="813" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="leak_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="spikes_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="15"/>
<pin id="818" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="spikes_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_4_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="23" slack="1"/>
<pin id="823" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sub1_to_int_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="31" slack="1"/>
<pin id="828" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub1_to_int_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="threshold_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="15"/>
<pin id="833" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="p_cast_cast_cast_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast_cast "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln136_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln137_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="13"/>
<pin id="848" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln136_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="1"/>
<pin id="853" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136 "/>
</bind>
</comp>

<comp id="858" class="1005" name="first_iter_0_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="862" class="1005" name="trunc_ln137_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="3"/>
<pin id="864" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln137 "/>
</bind>
</comp>

<comp id="867" class="1005" name="gmem_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln144_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="14"/>
<pin id="875" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln144_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln144_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="14"/>
<pin id="880" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln144_3 "/>
</bind>
</comp>

<comp id="883" class="1005" name="integrator_addr_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="integrator_1_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="1"/>
<pin id="891" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_1_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="integrator_2_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="1"/>
<pin id="897" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_2_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="integrator_3_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_3_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="integrator_4_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="1"/>
<pin id="909" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_4_addr "/>
</bind>
</comp>

<comp id="913" class="1005" name="integrator_5_addr_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="1"/>
<pin id="915" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_5_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="integrator_6_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_6_addr "/>
</bind>
</comp>

<comp id="925" class="1005" name="integrator_7_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="1"/>
<pin id="927" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="integrator_7_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="936" class="1005" name="mul_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="2"/>
<pin id="938" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="941" class="1005" name="gmem_addr_read_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="946" class="1005" name="bitcast_ln141_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln141 "/>
</bind>
</comp>

<comp id="951" class="1005" name="select_ln136_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="1"/>
<pin id="953" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="empty_27_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="15" slack="1"/>
<pin id="958" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="961" class="1005" name="add_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln141_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="1"/>
<pin id="978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="983" class="1005" name="and_ln144_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln144 "/>
</bind>
</comp>

<comp id="988" class="1005" name="and_ln144_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln144_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="empty_29_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="2"/>
<pin id="994" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="997" class="1005" name="empty_30_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="3"/>
<pin id="999" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="shl_ln145_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="2"/>
<pin id="1004" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln145 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="shl_ln145_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="25" slack="2"/>
<pin id="1009" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln145_2 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="and_ln148_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln148 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="gmem_addr_2_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="gmem_addr_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="empty_31_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="90" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="120" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="150" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="152" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="150" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="152" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="156" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="253"><net_src comp="156" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="158" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="255"><net_src comp="158" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="112" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="112" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="112" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="112" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="112" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="112" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="112" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="321"><net_src comp="256" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="331"><net_src comp="263" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="341"><net_src comp="270" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="351"><net_src comp="277" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="361"><net_src comp="284" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="371"><net_src comp="291" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="381"><net_src comp="298" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="391"><net_src comp="305" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="401"><net_src comp="154" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="144" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="146" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="148" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="432"><net_src comp="403" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="444"><net_src comp="178" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="460" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="475" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="484" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="469" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="0" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="507" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="96" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="513" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="106" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="108" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="110" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="555"><net_src comp="543" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="585"><net_src comp="114" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="587"><net_src comp="312" pin="7"/><net_sink comp="564" pin=2"/></net>

<net id="588"><net_src comp="78" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="589"><net_src comp="322" pin="7"/><net_sink comp="564" pin=4"/></net>

<net id="590"><net_src comp="80" pin="0"/><net_sink comp="564" pin=5"/></net>

<net id="591"><net_src comp="332" pin="7"/><net_sink comp="564" pin=6"/></net>

<net id="592"><net_src comp="82" pin="0"/><net_sink comp="564" pin=7"/></net>

<net id="593"><net_src comp="342" pin="7"/><net_sink comp="564" pin=8"/></net>

<net id="594"><net_src comp="84" pin="0"/><net_sink comp="564" pin=9"/></net>

<net id="595"><net_src comp="352" pin="7"/><net_sink comp="564" pin=10"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="564" pin=11"/></net>

<net id="597"><net_src comp="362" pin="7"/><net_sink comp="564" pin=12"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="564" pin=13"/></net>

<net id="599"><net_src comp="372" pin="7"/><net_sink comp="564" pin=14"/></net>

<net id="600"><net_src comp="116" pin="0"/><net_sink comp="564" pin=15"/></net>

<net id="601"><net_src comp="382" pin="7"/><net_sink comp="564" pin=16"/></net>

<net id="602"><net_src comp="118" pin="0"/><net_sink comp="564" pin=17"/></net>

<net id="606"><net_src comp="603" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="130" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="622"><net_src comp="607" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="132" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="637" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="663"><net_src comp="136" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="96" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="98" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="654" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="657" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="100" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="667" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="102" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="671" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="697"><net_src comp="683" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="138" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="138" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="140" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="712" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="76" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="142" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="420" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="0" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="420" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="0" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="757" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="769"><net_src comp="140" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="76" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="774"><net_src comp="764" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="395" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="788"><net_src comp="160" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="795"><net_src comp="164" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="802"><net_src comp="168" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="809"><net_src comp="172" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="814"><net_src comp="184" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="819"><net_src comp="190" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="824"><net_src comp="196" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="829"><net_src comp="202" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="834"><net_src comp="208" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="840"><net_src comp="441" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="845"><net_src comp="463" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="478" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="854"><net_src comp="484" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="861"><net_src comp="492" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="498" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="564" pin=18"/></net>

<net id="870"><net_src comp="507" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="876"><net_src comp="522" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="881"><net_src comp="528" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="886"><net_src comp="256" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="892"><net_src comp="263" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="898"><net_src comp="270" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="904"><net_src comp="277" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="910"><net_src comp="284" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="916"><net_src comp="291" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="922"><net_src comp="298" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="928"><net_src comp="305" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="934"><net_src comp="564" pin="19"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="939"><net_src comp="407" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="944"><net_src comp="221" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="949"><net_src comp="603" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="954"><net_src comp="616" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="959"><net_src comp="631" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="964"><net_src comp="403" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="970"><net_src comp="961" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="971"><net_src comp="961" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="972"><net_src comp="961" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="973"><net_src comp="961" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="974"><net_src comp="961" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="975"><net_src comp="961" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="979"><net_src comp="648" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="986"><net_src comp="693" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="991"><net_src comp="415" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="699" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1000"><net_src comp="706" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="1005"><net_src comp="719" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="1010"><net_src comp="737" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1015"><net_src comp="415" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="747" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1025"><net_src comp="757" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1031"><net_src comp="775" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="247" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {18 19 20 21 22 23 24 25 }
	Port: integrator | {16 23 }
	Port: integrator_1 | {16 23 }
	Port: integrator_2 | {16 23 }
	Port: integrator_3 | {16 23 }
	Port: integrator_4 | {16 23 }
	Port: integrator_5 | {16 23 }
	Port: integrator_6 | {16 23 }
	Port: integrator_7 | {16 23 }
 - Input state : 
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : threshold | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : sub1_to_int | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : empty | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : spikes | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_1 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_2 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_3 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_4 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_5 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_6 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : integrator_7 | {4 5 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : leak | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : p_cast_cast | {1 }
	Port: delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP : sub1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln136 : 1
		store_ln137 : 1
		indvar_flatten_load : 1
		icmp_ln136 : 2
		add_ln136 : 2
		br_ln136 : 3
		i_load : 1
		icmp_ln137 : 2
		select_ln136 : 3
		first_iter_0 : 4
		br_ln137 : 5
		trunc_ln137 : 4
		switch_ln141 : 5
		store_ln136 : 3
	State 2
		empty_28 : 1
		icmp_ln144_2 : 1
		store_ln137 : 1
	State 3
	State 4
		zext_ln137_2 : 1
		integrator_addr : 2
		integrator_1_addr : 2
		integrator_2_addr : 2
		integrator_3_addr : 2
		integrator_4_addr : 2
		integrator_5_addr : 2
		integrator_6_addr : 2
		integrator_7_addr : 2
		integrator_load : 3
		integrator_1_load : 3
		integrator_2_load : 3
		integrator_3_load : 3
		integrator_4_load : 3
		integrator_5_load : 3
		integrator_6_load : 3
		integrator_7_load : 3
	State 5
		tmp : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add : 1
	State 12
	State 13
	State 14
		add_ln136_1 : 1
		select_ln136_1 : 2
		store_ln136 : 3
	State 15
		empty_27 : 1
	State 16
		add_ln141_1 : 1
		add_ln141 : 2
		tmp_1 : 1
		trunc_ln144 : 1
		icmp_ln144 : 2
		icmp_ln144_1 : 2
		or_ln144 : 3
		and_ln144 : 3
	State 17
		and_ln144_1 : 1
		br_ln144 : 1
		add_ln141_cast_cast6 : 1
		empty_30 : 2
		zext_ln145 : 1
		shl_ln145 : 2
		shl_ln145_1 : 1
		zext_ln145_1 : 2
		shl_ln145_2 : 3
	State 18
		and_ln148 : 1
		p_cast2_cast : 1
		gmem_addr_2 : 2
		sext_ln145 : 1
		gmem_addr_1 : 2
		empty_25 : 3
	State 19
		storereflowmerge : 1
		p_cast7 : 1
		empty_31 : 2
		write_ln145 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_403          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_407          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln136_fu_469       |    0    |    0    |    20   |
|          |       add_ln137_fu_533       |    0    |    0    |    13   |
|    add   |      add_ln136_1_fu_610      |    0    |    0    |    13   |
|          |      add_ln141_1_fu_643      |    0    |    0    |    64   |
|          |       add_ln141_fu_648       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln136_fu_463      |    0    |    0    |    20   |
|          |       icmp_ln137_fu_478      |    0    |    0    |    13   |
|          |      first_iter_0_fu_492     |    0    |    0    |    13   |
|   icmp   |      icmp_ln144_2_fu_522     |    0    |    0    |    15   |
|          |      icmp_ln144_3_fu_528     |    0    |    0    |    30   |
|          |       icmp_ln144_fu_671      |    0    |    0    |    15   |
|          |      icmp_ln144_1_fu_677     |    0    |    0    |    30   |
|----------|------------------------------|---------|---------|---------|
|          |        empty_30_fu_706       |    0    |    0    |    6    |
|    shl   |       shl_ln145_fu_719       |    0    |    0    |    6    |
|          |      shl_ln145_2_fu_737      |    0    |    0    |    11   |
|          |        empty_31_fu_775       |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
| sparsemux|          tmp_fu_564          |    0    |    0    |    42   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln136_fu_484     |    0    |    0    |    10   |
|          |     select_ln136_1_fu_616    |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        empty_27_fu_631       |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    and   |          grp_fu_415          |    0    |    0    |    2    |
|          |       and_ln144_fu_693       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln144_fu_683       |    0    |    0    |    2    |
|          |       or_ln144_1_fu_689      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     sub1_read_read_fu_172    |    0    |    0    |    0    |
|          | p_cast_cast_read_read_fu_178 |    0    |    0    |    0    |
|          |     leak_read_read_fu_184    |    0    |    0    |    0    |
|   read   |    spikes_read_read_fu_190   |    0    |    0    |    0    |
|          |       tmp_4_read_fu_196      |    0    |    0    |    0    |
|          | sub1_to_int_read_read_fu_202 |    0    |    0    |    0    |
|          |  threshold_read_read_fu_208  |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_221  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_214      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_226     |    0    |    0    |    0    |
|          |     grp_writeresp_fu_233     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln145_write_fu_240   |    0    |    0    |    0    |
|          |   write_ln141_write_fu_247   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_411          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_420          |    0    |    0    |    0    |
|partselect|         tmp_2_fu_513         |    0    |    0    |    0    |
|          |        lshr_ln1_fu_543       |    0    |    0    |    0    |
|          |         tmp_1_fu_657         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    p_cast_cast_cast_fu_441   |    0    |    0    |    0    |
|   sext   |      p_cast2_cast_fu_743     |    0    |    0    |    0    |
|          |       sext_ln145_fu_753      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln137_fu_498      |    0    |    0    |    0    |
|   trunc  |      trunc_ln144_fu_667      |    0    |    0    |    0    |
|          |        empty_29_fu_699       |    0    |    0    |    0    |
|          |      trunc_ln145_fu_712      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln137_2_fu_552     |    0    |    0    |    0    |
|          |       zext_ln136_fu_628      |    0    |    0    |    0    |
|          |       zext_ln137_fu_637      |    0    |    0    |    0    |
|          |      zext_ln137_1_fu_640     |    0    |    0    |    0    |
|   zext   |  add_ln141_cast_cast6_fu_702 |    0    |    0    |    0    |
|          |       zext_ln145_fu_715      |    0    |    0    |    0    |
|          |      zext_ln145_1_fu_733     |    0    |    0    |    0    |
|          |        p_cast7_fu_771        |    0    |    0    |    0    |
|          |      zext_ln145_2_fu_781     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln145_1_fu_725      |    0    |    0    |    0    |
|          |         tmp_9_fu_764         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |   348   |   1136  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln141_reg_976    |   64   |
|       add_reg_961       |   32   |
|   and_ln144_1_reg_988   |    1   |
|    and_ln144_reg_983    |    1   |
|    and_ln148_reg_1012   |    1   |
|  bitcast_ln141_reg_946  |   32   |
|     empty_27_reg_956    |   15   |
|     empty_29_reg_992    |    2   |
|     empty_30_reg_997    |    4   |
|    empty_31_reg_1028    |   32   |
|   first_iter_0_reg_858  |    1   |
|   gmem_addr_1_reg_1022  |   32   |
|   gmem_addr_2_reg_1016  |   32   |
|  gmem_addr_read_reg_941 |   32   |
|    gmem_addr_reg_867    |   32   |
|        i_reg_785        |   10   |
|    icmp_ln136_reg_842   |    1   |
|    icmp_ln137_reg_846   |    1   |
|   icmp_ln144_2_reg_873  |    1   |
|   icmp_ln144_3_reg_878  |    1   |
|  indvar_flatten_reg_799 |   15   |
|integrator_1_addr_reg_889|    7   |
|integrator_2_addr_reg_895|    7   |
|integrator_3_addr_reg_901|    7   |
|integrator_4_addr_reg_907|    7   |
|integrator_5_addr_reg_913|    7   |
|integrator_6_addr_reg_919|    7   |
|integrator_7_addr_reg_925|    7   |
| integrator_addr_reg_883 |    7   |
|    leak_read_reg_811    |   32   |
|       mul_reg_936       |   32   |
| p_cast_cast_cast_reg_837|   64   |
|         reg_429         |   32   |
|  select_ln136_1_reg_951 |    5   |
|   select_ln136_reg_851  |   10   |
|   shl_ln145_2_reg_1007  |   25   |
|    shl_ln145_reg_1002   |    4   |
|   spikes_read_reg_816   |   64   |
| storereflowmerge_reg_392|   32   |
|    sub1_read_reg_806    |   32   |
| sub1_to_int_read_reg_826|   31   |
|        t_reg_792        |    5   |
|  threshold_read_reg_831 |   32   |
|      tmp_4_reg_821      |   23   |
|       tmp_reg_931       |   32   |
|   trunc_ln137_reg_862   |    3   |
+-------------------------+--------+
|          Total          |   856  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_214  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_226 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_226 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_writeresp_fu_233 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_312  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_312  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_322  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_322  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_332  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_332  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_342  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_342  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_352  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_352  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_362  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_362  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_372  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_372  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_382  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|   grp_access_fu_382  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|      grp_fu_403      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_403      |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|      grp_fu_411      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   868  || 36.6433 ||    0    ||   194   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |  1136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    0   |   194  |
|  Register |    -   |    -   |   856  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   36   |  1204  |  1330  |
+-----------+--------+--------+--------+--------+
