// Seed: 1443177509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_13;
  assign id_7 = id_9;
  assign id_1 = id_8 || id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wand id_9
    , id_17,
    output supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    output wor id_15
);
  wire id_18;
  wire id_19;
  integer id_20;
  module_0(
      id_20, id_20, id_20, id_17, id_19, id_20, id_19, id_20, id_20, id_17, id_18, id_19
  );
endmodule
