

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Tue Aug 25 11:15:10 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2035|  2035|  2035|  2035|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2016|  2016|        24|          -|          -|    84|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	11  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond1)
	13  / (exitcond1)
12 --> 
	11  / true
13 --> 
	14  / (exitcond)
	13  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t = alloca [8 x i16], align 16" [packq.c:6]   --->   Operation 18 'alloca' 't' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i16]* %t, i64 0, i64 0" [packq.c:13]   --->   Operation 19 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 1" [packq.c:14]   --->   Operation 20 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 2" [packq.c:15]   --->   Operation 21 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 3" [packq.c:17]   --->   Operation 22 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 4" [packq.c:18]   --->   Operation 23 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 5" [packq.c:19]   --->   Operation 24 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 6" [packq.c:21]   --->   Operation 25 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 7" [packq.c:22]   --->   Operation 26 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %1" [packq.c:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_34, %3 ]" [packq.c:8]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.74ns)   --->   "%next_mul = add i10 %phi_mul, 11"   --->   Operation 30 'add' 'next_mul' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%exitcond3 = icmp eq i7 %i, -44" [packq.c:8]   --->   Operation 31 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "%tmp_34 = add i7 %i, 1" [packq.c:8]   --->   Operation 33 'add' 'tmp_34' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %.preheader5.preheader" [packq.c:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:11]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 36 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast6 = zext i4 %j to i10" [packq.c:10]   --->   Operation 39 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [packq.c:10]   --->   Operation 40 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 41 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.49ns)   --->   "%j_3 = add i4 %j, 1" [packq.c:10]   --->   Operation 42 'add' 'j_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [packq.c:10]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.74ns)   --->   "%tmp_73 = add i10 %tmp, %j_cast6" [packq.c:11]   --->   Operation 44 'add' 'tmp_73' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_74 = zext i10 %tmp_73 to i64" [packq.c:11]   --->   Operation 45 'zext' 'tmp_74' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_74" [packq.c:11]   --->   Operation 46 'getelementptr' 'a_coeffs_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [packq.c:11]   --->   Operation 47 'load' 'a_coeffs_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 48 'load' 't_load' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 49 'load' 't_load_1' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [packq.c:11]   --->   Operation 50 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_75 = zext i4 %j to i64" [packq.c:11]   --->   Operation 51 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_75" [packq.c:11]   --->   Operation 52 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load_1, i16* %t_addr_10, align 2" [packq.c:11]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 55 [1/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 55 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i16 %t_load to i8" [packq.c:13]   --->   Operation 56 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_38 = zext i10 %phi_mul to i64" [packq.c:13]   --->   Operation 57 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_38" [packq.c:13]   --->   Operation 58 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "store i8 %tmp_37, i8* %r_addr_6, align 1" [packq.c:13]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_5 : Operation 60 [1/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 60 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load, i32 8, i32 15)" [packq.c:13]   --->   Operation 61 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i16 %t_load_1 to i5" [packq.c:14]   --->   Operation 62 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)" [packq.c:14]   --->   Operation 63 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%tmp_40 = or i8 %tmp_11, %tmp_10" [packq.c:14]   --->   Operation 64 'or' 'tmp_40' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.74ns)   --->   "%tmp_41 = add i10 1, %phi_mul" [packq.c:14]   --->   Operation 65 'add' 'tmp_41' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_42 = zext i10 %tmp_41 to i64" [packq.c:14]   --->   Operation 66 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_42" [packq.c:14]   --->   Operation 67 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.77ns)   --->   "store i8 %tmp_40, i8* %r_addr_7, align 1" [packq.c:14]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_5 : Operation 69 [2/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 69 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_1, i32 5, i32 12)" [packq.c:14]   --->   Operation 70 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 71 [1/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 71 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i16 %t_load_2 to i2" [packq.c:15]   --->   Operation 72 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_43, i6 0)" [packq.c:15]   --->   Operation 73 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.80ns)   --->   "%tmp_44 = or i8 %tmp_14, %tmp_13" [packq.c:15]   --->   Operation 74 'or' 'tmp_44' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.74ns)   --->   "%tmp_45 = add i10 2, %phi_mul" [packq.c:15]   --->   Operation 75 'add' 'tmp_45' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_46 = zext i10 %tmp_45 to i64" [packq.c:15]   --->   Operation 76 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_46" [packq.c:15]   --->   Operation 77 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.77ns)   --->   "store i8 %tmp_44, i8* %r_addr_8, align 1" [packq.c:15]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_2, i32 2, i32 9)" [packq.c:16]   --->   Operation 79 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.74ns)   --->   "%tmp_48 = add i10 3, %phi_mul" [packq.c:16]   --->   Operation 80 'add' 'tmp_48' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_49 = zext i10 %tmp_48 to i64" [packq.c:16]   --->   Operation 81 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%r_addr_9 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_49" [packq.c:16]   --->   Operation 82 'getelementptr' 'r_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.77ns)   --->   "store i8 %tmp_47, i8* %r_addr_9, align 1" [packq.c:16]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_6 : Operation 84 [2/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 84 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_17 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_2, i32 10, i32 15)" [packq.c:15]   --->   Operation 85 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 86 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 87 [1/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 87 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i16 %t_load_3 to i5" [packq.c:17]   --->   Operation 88 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_72, i1 false)" [packq.c:17]   --->   Operation 89 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.78ns)   --->   "%tmp_24 = or i6 %tmp_21, %tmp_17" [packq.c:17]   --->   Operation 90 'or' 'tmp_24' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_3, i32 5, i32 6)" [packq.c:17]   --->   Operation 91 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_25, i6 %tmp_24)" [packq.c:17]   --->   Operation 92 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.74ns)   --->   "%tmp_51 = add i10 4, %phi_mul" [packq.c:17]   --->   Operation 93 'add' 'tmp_51' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_52 = zext i10 %tmp_51 to i64" [packq.c:17]   --->   Operation 94 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr_10 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_52" [packq.c:17]   --->   Operation 95 'getelementptr' 'r_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %tmp_50, i8* %r_addr_10, align 1" [packq.c:17]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_7 : Operation 97 [1/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 97 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_3, i32 7, i32 14)" [packq.c:17]   --->   Operation 98 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i16 %t_load_4 to i4" [packq.c:18]   --->   Operation 99 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_76, i4 0)" [packq.c:18]   --->   Operation 100 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.80ns)   --->   "%tmp_53 = or i8 %tmp_20, %tmp_19" [packq.c:18]   --->   Operation 101 'or' 'tmp_53' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.74ns)   --->   "%tmp_54 = add i10 5, %phi_mul" [packq.c:18]   --->   Operation 102 'add' 'tmp_54' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_55 = zext i10 %tmp_54 to i64" [packq.c:18]   --->   Operation 103 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%r_addr_11 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_55" [packq.c:18]   --->   Operation 104 'getelementptr' 'r_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.77ns)   --->   "store i8 %tmp_53, i8* %r_addr_11, align 1" [packq.c:18]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_7 : Operation 106 [2/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 106 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_4, i32 4, i32 11)" [packq.c:18]   --->   Operation 107 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 108 [1/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 108 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %t_load_5 to i1" [packq.c:19]   --->   Operation 109 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_79, i7 0)" [packq.c:19]   --->   Operation 110 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.80ns)   --->   "%tmp_56 = or i8 %tmp_23, %tmp_22" [packq.c:19]   --->   Operation 111 'or' 'tmp_56' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.74ns)   --->   "%tmp_57 = add i10 6, %phi_mul" [packq.c:19]   --->   Operation 112 'add' 'tmp_57' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_58 = zext i10 %tmp_57 to i64" [packq.c:19]   --->   Operation 113 'zext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%r_addr_12 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_58" [packq.c:19]   --->   Operation 114 'getelementptr' 'r_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.77ns)   --->   "store i8 %tmp_56, i8* %r_addr_12, align 1" [packq.c:19]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_5, i32 1, i32 8)" [packq.c:20]   --->   Operation 116 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.74ns)   --->   "%tmp_60 = add i10 7, %phi_mul" [packq.c:20]   --->   Operation 117 'add' 'tmp_60' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_61 = zext i10 %tmp_60 to i64" [packq.c:20]   --->   Operation 118 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%r_addr_13 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_61" [packq.c:20]   --->   Operation 119 'getelementptr' 'r_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_59, i8* %r_addr_13, align 1" [packq.c:20]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_8 : Operation 121 [2/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 121 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_5, i32 9, i32 15)" [packq.c:19]   --->   Operation 122 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 123 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>

State 9 <SV = 7> <Delay = 5.32>
ST_9 : Operation 124 [1/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 124 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i16 %t_load_6 to i5" [packq.c:21]   --->   Operation 125 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_86, i2 0)" [packq.c:21]   --->   Operation 126 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.80ns)   --->   "%tmp_33 = or i7 %tmp_32, %tmp_30" [packq.c:21]   --->   Operation 127 'or' 'tmp_33' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_6, i32 5)" [packq.c:21]   --->   Operation 128 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_89, i7 %tmp_33)" [packq.c:21]   --->   Operation 129 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.74ns)   --->   "%tmp_63 = add i10 8, %phi_mul" [packq.c:21]   --->   Operation 130 'add' 'tmp_63' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_64 = zext i10 %tmp_63 to i64" [packq.c:21]   --->   Operation 131 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%r_addr_14 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_64" [packq.c:21]   --->   Operation 132 'getelementptr' 'r_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "store i8 %tmp_62, i8* %r_addr_14, align 1" [packq.c:21]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_9 : Operation 134 [1/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 134 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i16 %t_load_7 to i3" [packq.c:22]   --->   Operation 135 'trunc' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_92, i5 0)" [packq.c:22]   --->   Operation 136 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_6, i32 6, i32 13)" [packq.c:21]   --->   Operation 137 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.80ns)   --->   "%tmp_66 = or i8 %tmp_65, %tmp_27" [packq.c:22]   --->   Operation 138 'or' 'tmp_66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.74ns)   --->   "%tmp_67 = add i10 9, %phi_mul" [packq.c:22]   --->   Operation 139 'add' 'tmp_67' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_68 = zext i10 %tmp_67 to i64" [packq.c:22]   --->   Operation 140 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%r_addr_15 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_68" [packq.c:22]   --->   Operation 141 'getelementptr' 'r_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.77ns)   --->   "store i8 %tmp_66, i8* %r_addr_15, align 1" [packq.c:22]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_7, i32 3, i32 10)" [packq.c:23]   --->   Operation 143 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.52>
ST_10 : Operation 144 [1/1] (1.74ns)   --->   "%tmp_70 = add i10 10, %phi_mul" [packq.c:23]   --->   Operation 144 'add' 'tmp_70' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_71 = zext i10 %tmp_70 to i64" [packq.c:23]   --->   Operation 145 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%r_addr_16 = getelementptr [930 x i8]* %r, i64 0, i64 %tmp_71" [packq.c:23]   --->   Operation 146 'getelementptr' 'r_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (2.77ns)   --->   "store i8 %tmp_69, i8* %r_addr_16, align 1" [packq.c:23]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [packq.c:8]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %tmp_35, %4 ], [ 0, %.preheader4.preheader ]" [packq.c:26]   --->   Operation 149 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %j_1, -4" [packq.c:26]   --->   Operation 150 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 151 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.34ns)   --->   "%tmp_35 = add i3 %j_1, 1" [packq.c:26]   --->   Operation 152 'add' 'tmp_35' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [packq.c:26]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 -44, i3 %j_1)" [packq.c:27]   --->   Operation 154 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %tmp_28 to i64" [packq.c:27]   --->   Operation 155 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [packq.c:27]   --->   Operation 156 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 157 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 157 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_11 : Operation 158 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 158 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 4.52>
ST_12 : Operation 159 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 159 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_36 = zext i3 %j_1 to i64" [packq.c:27]   --->   Operation 160 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_36" [packq.c:27]   --->   Operation 161 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load, i16* %t_addr_8, align 2" [packq.c:27]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.75>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ %j_4, %5 ], [ 4, %.preheader.preheader ]"   --->   Operation 164 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %j_2, -8" [packq.c:28]   --->   Operation 165 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 166 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [packq.c:28]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_93 = zext i4 %j_2 to i64" [packq.c:29]   --->   Operation 168 'zext' 'tmp_93' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_93" [packq.c:29]   --->   Operation 169 'getelementptr' 't_addr_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.75ns)   --->   "store i16 0, i16* %t_addr_9, align 2" [packq.c:29]   --->   Operation 170 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_13 : Operation 171 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_2, 1" [packq.c:28]   --->   Operation 171 'add' 'j_4' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 172 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 173 'load' 't_load_8' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_13 : Operation 174 [2/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 174 'load' 't_load_9' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>

State 14 <SV = 4> <Delay = 5.32>
ST_14 : Operation 175 [1/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 175 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_14 : Operation 176 [1/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 176 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i16 %t_load_9 to i4" [packq.c:39]   --->   Operation 177 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_94, i4 0)" [packq.c:39]   --->   Operation 178 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_8, i32 7, i32 14)" [packq.c:39]   --->   Operation 179 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.80ns)   --->   "%tmp_78 = or i8 %tmp_77, %tmp_5" [packq.c:39]   --->   Operation 180 'or' 'tmp_78' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [930 x i8]* %r, i64 0, i64 929" [packq.c:39]   --->   Operation 181 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (2.77ns)   --->   "store i8 %tmp_78, i8* %r_addr, align 1" [packq.c:39]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_14 : Operation 183 [2/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 183 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i16 %t_load_8 to i5" [packq.c:39]   --->   Operation 184 'trunc' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_83 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_8, i32 5, i32 6)" [packq.c:39]   --->   Operation 185 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.31>
ST_15 : Operation 186 [1/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 186 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_10, i32 10, i32 15)" [packq.c:40]   --->   Operation 187 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_81 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_95, i1 false)" [packq.c:39]   --->   Operation 188 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.78ns)   --->   "%tmp_82 = or i6 %tmp_81, %tmp_80" [packq.c:39]   --->   Operation 189 'or' 'tmp_82' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_83, i6 %tmp_82)" [packq.c:40]   --->   Operation 190 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [930 x i8]* %r, i64 0, i64 928" [packq.c:40]   --->   Operation 191 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (2.77ns)   --->   "store i8 %tmp_84, i8* %r_addr_1, align 1" [packq.c:40]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_10, i32 2, i32 9)" [packq.c:41]   --->   Operation 193 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [930 x i8]* %r, i64 0, i64 927" [packq.c:41]   --->   Operation 194 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (2.77ns)   --->   "store i8 %tmp_85, i8* %r_addr_2, align 1" [packq.c:41]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_15 : Operation 196 [2/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 196 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i16 %t_load_10 to i2" [packq.c:40]   --->   Operation 197 'trunc' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 5.32>
ST_16 : Operation 198 [1/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 198 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_96, i6 0)" [packq.c:40]   --->   Operation 199 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_11, i32 5, i32 12)" [packq.c:44]   --->   Operation 200 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.80ns)   --->   "%tmp_88 = or i8 %tmp_7, %tmp_87" [packq.c:44]   --->   Operation 201 'or' 'tmp_88' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr [930 x i8]* %r, i64 0, i64 926" [packq.c:44]   --->   Operation 202 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (2.77ns)   --->   "store i8 %tmp_88, i8* %r_addr_3, align 1" [packq.c:44]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_16 : Operation 204 [2/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 204 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i16 %t_load_11 to i5" [packq.c:44]   --->   Operation 205 'trunc' 'tmp_97' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 5.32>
ST_17 : Operation 206 [1/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 206 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_97, i3 0)" [packq.c:44]   --->   Operation 207 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_12, i32 8, i32 15)" [packq.c:45]   --->   Operation 208 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.80ns)   --->   "%tmp_91 = or i8 %tmp_8, %tmp_90" [packq.c:45]   --->   Operation 209 'or' 'tmp_91' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr [930 x i8]* %r, i64 0, i64 925" [packq.c:45]   --->   Operation 210 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (2.77ns)   --->   "store i8 %tmp_91, i8* %r_addr_4, align 1" [packq.c:45]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i16 %t_load_12 to i8" [packq.c:46]   --->   Operation 212 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr [930 x i8]* %r, i64 0, i64 924" [packq.c:46]   --->   Operation 213 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.77ns)   --->   "store i8 %tmp_98, i8* %r_addr_5, align 1" [packq.c:46]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 930> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "ret void" [packq.c:48]   --->   Operation 215 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:8) with incoming values : ('tmp_34', packq.c:8) [14]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [15]  (0 ns)
	'add' operation ('next_mul') [16]  (1.75 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packq.c:10) [25]  (0 ns)
	'add' operation ('tmp_73', packq.c:11) [32]  (1.75 ns)
	'getelementptr' operation ('a_coeffs_addr_1', packq.c:11) [34]  (0 ns)
	'load' operation ('a_coeffs_load_1', packq.c:11) on array 'a_coeffs' [35]  (2.77 ns)

 <State 4>: 4.53ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_1', packq.c:11) on array 'a_coeffs' [35]  (2.77 ns)
	'store' operation (packq.c:11) of variable 'a_coeffs_load_1', packq.c:11 on array 't', packq.c:6 [38]  (1.75 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load', packq.c:13) on array 't', packq.c:6 [41]  (1.75 ns)
	'or' operation ('tmp_40', packq.c:14) [50]  (0.8 ns)
	'store' operation (packq.c:14) of variable 'tmp_40', packq.c:14 on array 'r' [54]  (2.77 ns)

 <State 6>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_2', packq.c:15) on array 't', packq.c:6 [55]  (1.75 ns)
	'or' operation ('tmp_44', packq.c:15) [59]  (0.8 ns)
	'store' operation (packq.c:15) of variable 'tmp_44', packq.c:15 on array 'r' [63]  (2.77 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_3', packq.c:17) on array 't', packq.c:6 [69]  (1.75 ns)
	'or' operation ('tmp_53', packq.c:18) [84]  (0.8 ns)
	'store' operation (packq.c:18) of variable 'tmp_53', packq.c:18 on array 'r' [88]  (2.77 ns)

 <State 8>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_5', packq.c:19) on array 't', packq.c:6 [89]  (1.75 ns)
	'or' operation ('tmp_56', packq.c:19) [93]  (0.8 ns)
	'store' operation (packq.c:19) of variable 'tmp_56', packq.c:19 on array 'r' [97]  (2.77 ns)

 <State 9>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_6', packq.c:21) on array 't', packq.c:6 [103]  (1.75 ns)
	'or' operation ('tmp_33', packq.c:21) [107]  (0.8 ns)
	'store' operation (packq.c:21) of variable 'tmp_62', packq.c:21 on array 'r' [113]  (2.77 ns)

 <State 10>: 4.52ns
The critical path consists of the following:
	'add' operation ('tmp_70', packq.c:23) [124]  (1.75 ns)
	'getelementptr' operation ('r_addr_16', packq.c:23) [126]  (0 ns)
	'store' operation (packq.c:23) of variable 'tmp_69', packq.c:23 on array 'r' [127]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_1', packq.c:26) with incoming values : ('tmp_35', packq.c:26) [132]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', packq.c:27) [140]  (0 ns)
	'load' operation ('a_coeffs_load', packq.c:27) on array 'a_coeffs' [141]  (2.77 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', packq.c:27) on array 'a_coeffs' [141]  (2.77 ns)
	'store' operation (packq.c:27) of variable 'a_coeffs_load', packq.c:27 on array 't', packq.c:6 [144]  (1.75 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packq.c:28) [149]  (0 ns)
	'getelementptr' operation ('t_addr_9', packq.c:29) [155]  (0 ns)
	'store' operation (packq.c:29) of constant 0 on array 't', packq.c:6 [156]  (1.75 ns)

 <State 14>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_8', packq.c:39) on array 't', packq.c:6 [160]  (1.75 ns)
	'or' operation ('tmp_78', packq.c:39) [165]  (0.8 ns)
	'store' operation (packq.c:39) of variable 'tmp_78', packq.c:39 on array 'r' [167]  (2.77 ns)

 <State 15>: 5.31ns
The critical path consists of the following:
	'load' operation ('t_load_10', packq.c:40) on array 't', packq.c:6 [168]  (1.75 ns)
	'or' operation ('tmp_82', packq.c:39) [172]  (0.788 ns)
	'store' operation (packq.c:40) of variable 'tmp_84', packq.c:40 on array 'r' [176]  (2.77 ns)

 <State 16>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_11', packq.c:44) on array 't', packq.c:6 [180]  (1.75 ns)
	'or' operation ('tmp_88', packq.c:44) [184]  (0.8 ns)
	'store' operation (packq.c:44) of variable 'tmp_88', packq.c:44 on array 'r' [186]  (2.77 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_12', packq.c:45) on array 't', packq.c:6 [187]  (1.75 ns)
	'or' operation ('tmp_91', packq.c:45) [191]  (0.8 ns)
	'store' operation (packq.c:45) of variable 'tmp_91', packq.c:45 on array 'r' [193]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
