#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri Dec 22 00:09:46 2023
# Process ID: 17820
# Current directory: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1124 C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.xpr
# Log file: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/vivado.log
# Journal file: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 899.176 ; gain = 160.551
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.srcs/sources_1/bd/uart_test1/uart_test1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <uart_test1> from BD file <C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.srcs/sources_1/bd/uart_test1/uart_test1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.059 ; gain = 105.066
launch_sdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 00:23:47 2023...
