# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab11.srcs/sources_1/new/BIST.vhd" \
"../../../../lab11.srcs/sources_1/new/BIST_DP.vhd" \
"../../../../lab11.srcs/sources_1/new/BIST_FSM.vhd" \
"../../../../lab11.srcs/sources_1/new/BIST_RAM_top.vhd" \
"../../../../lab11.srcs/sources_1/new/RAM.vhd" \
"../../../../lab11.srcs/sim_1/new/BIST_RAM_top_tb.vhd" \

# Do not sort compile order
nosort
