{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490211043273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490211043273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:30:43 2017 " "Processing started: Wed Mar 22 15:30:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490211043273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211043273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211043273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490211043647 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_system.qsys " "Elaborating Qsys system entity \"nios_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211051498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:54 Progress: Loading lab4_quartus/nios_system.qsys " "2017.03.22.15:30:54 Progress: Loading lab4_quartus/nios_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211054759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Reading input file " "2017.03.22.15:30:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Adding clk_0 \[clock_source 15.1\] " "2017.03.22.15:30:55 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Parameterizing module clk_0 " "2017.03.22.15:30:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Adding iic_clock_bit \[altera_avalon_pio 15.1\] " "2017.03.22.15:30:55 Progress: Adding iic_clock_bit \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Parameterizing module iic_clock_bit " "2017.03.22.15:30:55 Progress: Parameterizing module iic_clock_bit" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Adding iic_data_bit \[altera_avalon_pio 15.1\] " "2017.03.22.15:30:55 Progress: Adding iic_data_bit \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Parameterizing module iic_data_bit " "2017.03.22.15:30:55 Progress: Parameterizing module iic_data_bit" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\] " "2017.03.22.15:30:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Parameterizing module jtag_uart_0 " "2017.03.22.15:30:55 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\] " "2017.03.22.15:30:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211055913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Parameterizing module nios2_gen2_0 " "2017.03.22.15:30:56 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\] " "2017.03.22.15:30:56 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Parameterizing module onchip_memory2_0 " "2017.03.22.15:30:56 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\] " "2017.03.22.15:30:56 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Parameterizing module sysid_qsys_0 " "2017.03.22.15:30:56 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\] " "2017.03.22.15:30:56 Progress: Adding to_external_bus_bridge_0 \[altera_up_avalon_to_external_bus_bridge 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Parameterizing module to_external_bus_bridge_0 " "2017.03.22.15:30:56 Progress: Parameterizing module to_external_bus_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Building connections " "2017.03.22.15:30:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Parameterizing connections " "2017.03.22.15:30:56 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:56 Progress: Validating " "2017.03.22.15:30:56 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211056615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.03.22.15:30:57 Progress: Done reading input file " "2017.03.22.15:30:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211057114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.iic_data_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.iic_data_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211057613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211057613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211057613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH " "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211061233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_clock_bit: Starting RTL generation for module 'nios_system_iic_clock_bit' " "Iic_clock_bit: Starting RTL generation for module 'nios_system_iic_clock_bit'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211064492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_clock_bit:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_clock_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0001_iic_clock_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0001_iic_clock_bit_gen//nios_system_iic_clock_bit_component_configuration.pl  --do_build_sim=0  \] " "Iic_clock_bit:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_clock_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0001_iic_clock_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0001_iic_clock_bit_gen//nios_system_iic_clock_bit_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211064492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_clock_bit: Done RTL generation for module 'nios_system_iic_clock_bit' " "Iic_clock_bit: Done RTL generation for module 'nios_system_iic_clock_bit'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_clock_bit: \"nios_system\" instantiated altera_avalon_pio \"iic_clock_bit\" " "Iic_clock_bit: \"nios_system\" instantiated altera_avalon_pio \"iic_clock_bit\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_data_bit: Starting RTL generation for module 'nios_system_iic_data_bit' " "Iic_data_bit: Starting RTL generation for module 'nios_system_iic_data_bit'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_data_bit:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_data_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0002_iic_data_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0002_iic_data_bit_gen//nios_system_iic_data_bit_component_configuration.pl  --do_build_sim=0  \] " "Iic_data_bit:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_data_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0002_iic_data_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0002_iic_data_bit_gen//nios_system_iic_data_bit_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_data_bit: Done RTL generation for module 'nios_system_iic_data_bit' " "Iic_data_bit: Done RTL generation for module 'nios_system_iic_data_bit'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Iic_data_bit: \"nios_system\" instantiated altera_avalon_pio \"iic_data_bit\" " "Iic_data_bit: \"nios_system\" instantiated altera_avalon_pio \"iic_data_bit\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211065724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge " "To_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\" " "To_external_bus_bridge_0: \"nios_system\" instantiated altera_up_avalon_to_external_bus_bridge \"to_external_bus_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211066683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211068556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211068665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211068774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211068884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211068993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211069133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211069242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211070179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211070195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211070211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211070242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64//eperlcmd.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0009_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0009_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15.1/quartus/bin64//eperlcmd.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0009_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7247_3749493750371904201.dir/0009_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211070242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:11 (*) Starting Nios II generation " "Cpu: # 2017.03.22 15:31:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:11 (*)   Checking for plaintext license. " "Cpu: # 2017.03.22 15:31:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:14 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64/ " "Cpu: # 2017.03.22 15:31:14 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.03.22 15:31:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   Plaintext license not found. " "Cpu: # 2017.03.22 15:31:15 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.03.22 15:31:15 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.03.22 15:31:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   Creating all objects for CPU " "Cpu: # 2017.03.22 15:31:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   Generating RTL from CPU objects " "Cpu: # 2017.03.22 15:31:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:15 (*)   Creating plain-text RTL " "Cpu: # 2017.03.22 15:31:15 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.03.22 15:31:16 (*) Done Nios II generation " "Cpu: # 2017.03.22 15:31:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211076997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Done \"nios_system\" with 30 modules, 43 files " "Nios_system: Done \"nios_system\" with 30 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211077362 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_system.qsys " "Finished elaborating Qsys system entity \"nios_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211078548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-synchronizer_arch " "Found design unit 1: synchronizer-synchronizer_arch" {  } { { "../lab4_src/lab4_hdl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078938 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../lab4_src/lab4_hdl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_on_external_bus-peripheral_on_external_bus_arch " "Found design unit 1: peripheral_on_external_bus-peripheral_on_external_bus_arch" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_on_external_bus " "Found entity 1: peripheral_on_external_bus" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-lab4_arch " "Found design unit 1: lab4-lab4_arch" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/hexdisplaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/hexdisplaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDisplayDriver-hexDisplayDriver_arch " "Found design unit 1: hexDisplayDriver-hexDisplayDriver_arch" {  } { { "../lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDisplayDriver " "Found entity 1: hexDisplayDriver" {  } { { "../lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "../lab4_src/lab4_hdl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../lab4_src/lab4_hdl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_dac_interface-codec_dac_interface_arch " "Found design unit 1: codec_dac_interface-codec_dac_interface_arch" {  } { { "../lab4_src/lab4_hdl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_dac_interface " "Found entity 1: codec_dac_interface" {  } { { "../lab4_src/lab4_hdl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wave_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_ram-SYN " "Found design unit 1: wave_ram-SYN" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_ram " "Found entity 1: wave_ram" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "db/ip/nios_system/nios_system.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211078985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211078985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_iic_clock_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_iic_clock_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iic_clock_bit " "Found entity 1: nios_system_iic_clock_bit" {  } { { "db/ip/nios_system/submodules/nios_system_iic_clock_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_iic_clock_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_iic_data_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_iic_data_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iic_data_bit " "Found entity 1: nios_system_iic_data_bit" {  } { { "db/ip/nios_system/submodules/nios_system_iic_data_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_iic_data_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "db/ip/nios_system/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079110 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079125 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079141 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079141 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid_qsys_0 " "Found entity 1: nios_system_sysid_qsys_0" {  } { { "db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_to_external_bus_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_external_bus_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_to_external_bus_bridge_0 " "Found entity 1: nios_system_to_external_bus_bridge_0" {  } { { "db/ip/nios_system/submodules/nios_system_to_external_bus_bridge_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_to_external_bus_bridge_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490211079312 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR lab4.vhd(28) " "VHDL Signal Declaration warning at lab4.vhd(28): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA lab4.vhd(29) " "VHDL Signal Declaration warning at lab4.vhd(29): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N lab4.vhd(30) " "VHDL Signal Declaration warning at lab4.vhd(30): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE lab4.vhd(31) " "VHDL Signal Declaration warning at lab4.vhd(31): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK lab4.vhd(32) " "VHDL Signal Declaration warning at lab4.vhd(32): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N lab4.vhd(33) " "VHDL Signal Declaration warning at lab4.vhd(33): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM lab4.vhd(35) " "VHDL Signal Declaration warning at lab4.vhd(35): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N lab4.vhd(36) " "VHDL Signal Declaration warning at lab4.vhd(36): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM lab4.vhd(37) " "VHDL Signal Declaration warning at lab4.vhd(37): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N lab4.vhd(38) " "VHDL Signal Declaration warning at lab4.vhd(38): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 lab4.vhd(49) " "VHDL Signal Declaration warning at lab4.vhd(49): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 lab4.vhd(50) " "VHDL Signal Declaration warning at lab4.vhd(50): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "accum_sig lab4.vhd(74) " "VHDL Signal Declaration warning at lab4.vhd(74): used implicit default value for signal \"accum_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SWsync lab4.vhd(75) " "Verilog HDL or VHDL warning at lab4.vhd(75): object \"SWsync\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adclrckFallingEdge lab4.vhd(102) " "Verilog HDL or VHDL warning at lab4.vhd(102): object \"adclrckFallingEdge\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adclrckRisingEdge lab4.vhd(103) " "Verilog HDL or VHDL warning at lab4.vhd(103): object \"adclrckRisingEdge\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..1\] lab4.vhd(56) " "Using initial value X (don't care) for net \"LEDR\[8..1\]\" at lab4.vhd(56)" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079312 "|lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:synchronizer_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "synchronizer_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst1\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "debounce_inst1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "u0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iic_clock_bit nios_system:u0\|nios_system_iic_clock_bit:iic_clock_bit " "Elaborating entity \"nios_system_iic_clock_bit\" for hierarchy \"nios_system:u0\|nios_system_iic_clock_bit:iic_clock_bit\"" {  } { { "db/ip/nios_system/nios_system.v" "iic_clock_bit" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iic_data_bit nios_system:u0\|nios_system_iic_data_bit:iic_data_bit " "Elaborating entity \"nios_system_iic_data_bit\" for hierarchy \"nios_system:u0\|nios_system_iic_data_bit:iic_data_bit\"" {  } { { "db/ip/nios_system/nios_system.v" "iic_data_bit" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios_system/nios_system.v" "jtag_uart_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211079905 ""}  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211079905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211079983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211079983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211079983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211080046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211080046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211080092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211080092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211080139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211080139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080404 ""}  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211080404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_nios2_gen2_0\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/nios_system/nios_system.v" "nios2_gen2_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_gen2_0_cpu\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" "cpu" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_test_bench nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_a_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080734 ""}  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211080734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211080781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211080781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_b_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_debug nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211080906 ""}  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211080906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_break nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_itrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211080999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_pib nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_im nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_avalon_reg nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_ocimem nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081249 ""}  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211081249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211081280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211081280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_wrapper nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_tck nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_sysclk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081452 ""}  } { { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211081452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios_system/nios_system.v" "onchip_memory2_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211081686 ""}  } { { "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211081686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_aoj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211081717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211081717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid_qsys_0 nios_system:u0\|nios_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_system_sysid_qsys_0\" for hierarchy \"nios_system:u0\|nios_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/nios_system/nios_system.v" "sysid_qsys_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_to_external_bus_bridge_0 nios_system:u0\|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0 " "Elaborating entity \"nios_system_to_external_bus_bridge_0\" for hierarchy \"nios_system:u0\|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0\"" {  } { { "db/ip/nios_system/nios_system.v" "to_external_bus_bridge_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_system/nios_system.v" "mm_interconnect_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211081951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "to_external_bus_bridge_0_avalon_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iic_clock_bit_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iic_clock_bit_s1_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "iic_clock_bit_s1_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_003 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_system/nios_system.v" "irq_mapper" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_system/nios_system.v" "rst_controller" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nios_system/nios_system.v" "rst_controller_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/nios_system/nios_system.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_on_external_bus peripheral_on_external_bus:peripheral_on_external_bus_inst " "Elaborating entity \"peripheral_on_external_bus\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "peripheral_on_external_bus_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211082996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ram peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst " "Elaborating entity \"wave_ram\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\"" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "wave_ram_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "wave_ram.vhd" "altsyncram_component" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_wvfrm_init.mif " "Parameter \"init_file\" = \"audio_wvfrm_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490211083058 ""}  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490211083058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5c44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5c44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5c44 " "Found entity 1: altsyncram_5c44" {  } { { "db/altsyncram_5c44.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_5c44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211083105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211083105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5c44 peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated " "Elaborating entity \"altsyncram_5c44\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083105 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 256 C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/audio_wvfrm_init.mif " "Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/audio_wvfrm_init.mif\" -- setting initial value for remaining addresses to 0" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1490211083105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplayDriver hexDisplayDriver:hexDisplayDriver_inst0 " "Elaborating entity \"hexDisplayDriver\" for hierarchy \"hexDisplayDriver:hexDisplayDriver_inst0\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "hexDisplayDriver_inst0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_dac_interface codec_dac_interface:codec_dac_inst " "Elaborating entity \"codec_dac_interface\" for hierarchy \"codec_dac_interface:codec_dac_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "codec_dac_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211083152 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1490211084213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.03.22.15:31:26 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2017.03.22.15:31:26 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211086678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211088316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211088440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211089609 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1490211090326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090545 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490211090576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211090576 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1490211093119 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1490211093197 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1490211093197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490211093758 "|lab4|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490211093758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211093930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490211094819 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5c44.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_5c44.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } } { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 63 0 0 } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 226 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211094819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211095038 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1490211095256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211095256 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1490211095256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211095428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490211096364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490211096364 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490211097549 "|lab4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490211097549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2142 " "Implemented 2142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490211097549 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490211097549 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1490211097549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1772 " "Implemented 1772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490211097549 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1490211097549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490211097549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490211097627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 15:31:37 2017 " "Processing ended: Wed Mar 22 15:31:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490211097627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490211097627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490211097627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490211097627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1490211104663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490211104678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:31:41 2017 " "Processing started: Wed Mar 22 15:31:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490211104678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1490211104678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1490211104678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1490211106254 ""}
{ "Info" "0" "" "Project  = lab4" {  } {  } 0 0 "Project  = lab4" 0 0 "Fitter" 0 0 1490211106254 ""}
{ "Info" "0" "" "Revision = lab4" {  } {  } 0 0 "Revision = lab4" 0 0 "Fitter" 0 0 1490211106254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1490211106488 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490211106582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490211106628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490211106628 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490211107050 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1490211107612 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1490211107690 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1490211117482 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 1213 global CLKCTRL_G6 " "CLOCK2_50~inputCLKENA0 with 1213 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1490211117857 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1490211117857 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211117857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490211117903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490211117919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490211117919 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490211117935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490211117935 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490211117935 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211119432 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1490211119432 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1490211119448 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1490211119448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cntr\[1\] CLOCK2_50 " "Register cntr\[1\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490211119463 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1490211119463 "|lab4|CLOCK2_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1490211119479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1490211119479 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1490211119495 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490211119495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490211119495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1490211119495 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1490211119495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490211119588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1490211119588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490211119588 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211119869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490211124253 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1490211125082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211129185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490211132134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490211133787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211133787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490211139637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1490211144428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490211144428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1490211149312 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1490211149312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211149312 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.73 " "Total time spent on timing analysis during the Fitter is 1.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1490211154211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490211154367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490211155708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490211155817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490211157057 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490211164108 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "91 " "Following 91 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 211 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 212 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 213 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 214 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 215 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 216 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 217 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 218 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 293 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 294 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 295 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 296 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 297 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 298 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 299 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 300 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 301 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 302 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 303 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 304 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 305 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 308 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 309 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 310 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 315 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 329 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 330 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1490211164576 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1490211164576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.fit.smsg " "Generated suppressed messages file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490211164763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2748 " "Peak virtual memory: 2748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490211166136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 15:32:46 2017 " "Processing ended: Wed Mar 22 15:32:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490211166136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490211166136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490211166136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490211166136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1490211171567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490211171567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:32:51 2017 " "Processing started: Wed Mar 22 15:32:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490211171567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1490211171567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1490211171567 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1490211180913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490211183534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 15:33:03 2017 " "Processing ended: Wed Mar 22 15:33:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490211183534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490211183534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490211183534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1490211183534 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1490211184236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1490211187825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490211187840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 15:33:07 2017 " "Processing started: Wed Mar 22 15:33:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490211187840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211187840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4 -c lab4 " "Command: quartus_sta lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211187840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211188152 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211188714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1490211188714 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211188714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211188839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211188886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211188886 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1490211189525 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189525 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189541 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_quartus/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189556 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cntr\[1\] CLOCK2_50 " "Register cntr\[1\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490211189572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189572 "|lab4|CLOCK2_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189697 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211189697 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211189728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.151 " "Worst-case setup slack is 12.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.151               0.000 altera_reserved_tck  " "   12.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 altera_reserved_tck  " "    0.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.173 " "Worst-case recovery slack is 15.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.173               0.000 altera_reserved_tck  " "   15.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 altera_reserved_tck  " "    1.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.769 " "Worst-case minimum pulse width slack is 15.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.769               0.000 altera_reserved_tck  " "   15.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211189900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.445 ns " "Worst Case Available Settling Time: 62.445 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211189931 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189931 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211189931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211189978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211193644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cntr\[1\] CLOCK2_50 " "Register cntr\[1\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490211193800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211193800 "|lab4|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211193893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.236 " "Worst-case setup slack is 12.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.236               0.000 altera_reserved_tck  " "   12.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211193924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 altera_reserved_tck  " "    0.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211193940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211193940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.256 " "Worst-case recovery slack is 15.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.256               0.000 altera_reserved_tck  " "   15.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211194002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.961 " "Worst-case removal slack is 0.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 altera_reserved_tck  " "    0.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211194018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.775 " "Worst-case minimum pulse width slack is 15.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.775               0.000 altera_reserved_tck  " "   15.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211194018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211194018 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.504 ns " "Worst Case Available Settling Time: 62.504 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211194034 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211194034 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211194049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211194205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211197918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cntr\[1\] CLOCK2_50 " "Register cntr\[1\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490211198074 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198074 "|lab4|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.131 " "Worst-case setup slack is 14.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.131               0.000 altera_reserved_tck  " "   14.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 altera_reserved_tck  " "    0.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.026 " "Worst-case recovery slack is 16.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.026               0.000 altera_reserved_tck  " "   16.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.524 " "Worst-case removal slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 altera_reserved_tck  " "    0.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.755 " "Worst-case minimum pulse width slack is 15.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.755               0.000 altera_reserved_tck  " "   15.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.772 ns " "Worst Case Available Settling Time: 63.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198246 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198246 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1490211198246 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cntr\[1\] CLOCK2_50 " "Register cntr\[1\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1490211198480 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198480 "|lab4|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.402 " "Worst-case setup slack is 14.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.402               0.000 altera_reserved_tck  " "   14.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.009 " "Worst-case hold slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 altera_reserved_tck  " "    0.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.106 " "Worst-case recovery slack is 16.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.106               0.000 altera_reserved_tck  " "   16.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 altera_reserved_tck  " "    0.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.779 " "Worst-case minimum pulse width slack is 15.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.779               0.000 altera_reserved_tck  " "   15.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1490211198636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198636 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.966 ns " "Worst Case Available Settling Time: 63.966 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1490211198651 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211198651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211201194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211201210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 54 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490211201397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 15:33:21 2017 " "Processing ended: Wed Mar 22 15:33:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490211201397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490211201397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490211201397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211201397 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 309 s " "Quartus Prime Full Compilation was successful. 0 errors, 309 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1490211202177 ""}
