

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_x2'
================================================================
* Date:           Sun Sep 18 12:42:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13315|    13315|  44.379 us|  44.379 us|  13315|  13315|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4  |    13313|    13313|         3|          1|          1|  13312|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      127|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|      168|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      168|      242|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_122_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln890_131_fu_110_p2           |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_162_p2               |         +|   0|  0|  21|          14|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_151                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state3     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i35_fu_134_p2               |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i_mid1_fu_128_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln89038_fu_140_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_116_p2              |      icmp|   0|  0|  12|          14|          13|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln18130_fu_146_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln890_339_fu_168_p3        |    select|   0|  0|  14|           1|           1|
    |select_ln890_fu_154_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 127|          75|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  20|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_fifo_data_2_reg_100        |  14|          3|   64|        192|
    |c3_V_reg_78                                     |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_x2135_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_89                         |   9|          2|   14|         28|
    |indvar_flatten31_reg_67                         |   9|          2|   14|         28|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 115|         25|  101|        268|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_fifo_data_2_reg_100  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_fifo_data_2_reg_100  |  64|   0|   64|          0|
    |c3_V_reg_78                               |   2|   0|    2|          0|
    |icmp_ln890_reg_181                        |   1|   0|    1|          0|
    |icmp_ln890_reg_181_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten11_reg_89                   |  14|   0|   14|          0|
    |indvar_flatten31_reg_67                   |  14|   0|   14|          0|
    |select_ln18130_reg_185                    |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 168|   0|  168|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_dout       |   in|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_din        |  out|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

