<profile>

<section name = "Vitis HLS Report for 'dpu_pack_4'" level="0">
<item name = "Date">Thu Dec 29 12:40:53 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.334 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1967, 3247, 19.670 us, 32.470 us, 1967, 3247, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234">dpu_pack_4_Pipeline_VITIS_LOOP_666_8, 227, 227, 2.270 us, 2.270 us, 227, 227, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244">dpu_pack_4_Pipeline_VITIS_LOOP_91_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252">dpu_pack_4_Pipeline_VITIS_LOOP_73_13, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260">dpu_pack_4_Pipeline_VITIS_LOOP_693_10, 386, 386, 3.860 us, 3.860 us, 386, 386, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269">dpu_pack_4_Pipeline_VITIS_LOOP_73_15, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277">dpu_pack_4_Pipeline_VITIS_LOOP_723_14, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286">dpu_pack_4_Pipeline_VITIS_LOOP_709_12, 386, 386, 3.860 us, 3.860 us, 386, 386, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296">dpu_pack_4_Pipeline_VITIS_LOOP_91_14, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304">dpu_pack_4_Pipeline_VITIS_LOOP_73_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312">dpu_pack_4_Pipeline_VITIS_LOOP_630_6, 226, 226, 2.260 us, 2.260 us, 226, 226, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_628_5">2934, 2934, 489, -, -, 6, no</column>
<column name="- VITIS_LOOP_665_7">2934, 2934, 489, -, -, 6, no</column>
<column name="- VITIS_LOOP_691_9">3245, 3245, 649, -, -, 5, no</column>
<column name="- VITIS_LOOP_708_11">3240, 3240, 648, -, -, 5, no</column>
<column name="- VITIS_LOOP_721_13">1965, 2358, 393, -, -, 5 ~ 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 90539, 264646, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 583, -</column>
<column name="Register">-, -, 65604, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 18, 61, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 6, 20, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312">dpu_pack_4_Pipeline_VITIS_LOOP_630_6, 0, 0, 145, 18261, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234">dpu_pack_4_Pipeline_VITIS_LOOP_666_8, 0, 0, 49262, 133850, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260">dpu_pack_4_Pipeline_VITIS_LOOP_693_10, 0, 0, 47, 4687, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286">dpu_pack_4_Pipeline_VITIS_LOOP_709_12, 0, 0, 16441, 33607, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277">dpu_pack_4_Pipeline_VITIS_LOOP_723_14, 0, 0, 10, 4491, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304">dpu_pack_4_Pipeline_VITIS_LOOP_73_1, 0, 0, 8204, 18866, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252">dpu_pack_4_Pipeline_VITIS_LOOP_73_13, 0, 0, 8204, 18866, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269">dpu_pack_4_Pipeline_VITIS_LOOP_73_15, 0, 0, 8204, 18866, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244">dpu_pack_4_Pipeline_VITIS_LOOP_91_1, 0, 0, 11, 6576, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296">dpu_pack_4_Pipeline_VITIS_LOOP_91_14, 0, 0, 11, 6576, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr_1_fu_585_p2">+, 0, 0, 13, 6, 6</column>
<column name="addr_4_fu_552_p2">+, 0, 0, 13, 6, 6</column>
<column name="addr_6_fu_497_p2">+, 0, 0, 13, 6, 6</column>
<column name="addr_7_fu_452_p2">+, 0, 0, 13, 6, 6</column>
<column name="addr_8_fu_419_p2">+, 0, 0, 13, 6, 6</column>
<column name="j_10_fu_487_p2">+, 0, 0, 10, 3, 1</column>
<column name="j_12_fu_442_p2">+, 0, 0, 10, 3, 1</column>
<column name="j_14_fu_401_p2">+, 0, 0, 10, 3, 1</column>
<column name="j_6_fu_575_p2">+, 0, 0, 10, 3, 1</column>
<column name="j_8_fu_534_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln628_fu_569_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln665_fu_395_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln691_fu_436_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln708_fu_528_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln721_fu_482_p2">icmp, 0, 0, 8, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">123, 26, 1, 26</column>
<column name="ap_return">9, 2, 8192, 16384</column>
<column name="j_1_fu_144">9, 2, 3, 6</column>
<column name="j_2_fu_136">9, 2, 3, 6</column>
<column name="j_3_fu_128">9, 2, 3, 6</column>
<column name="j_4_fu_120">9, 2, 3, 6</column>
<column name="j_fu_152">9, 2, 3, 6</column>
<column name="ptr_o">37, 7, 32, 224</column>
<column name="ptr_o_ap_vld">37, 7, 1, 7</column>
<column name="sk_address0">31, 6, 12, 72</column>
<column name="sk_address1">26, 5, 12, 60</column>
<column name="sk_ce0">31, 6, 1, 6</column>
<column name="sk_ce1">26, 5, 1, 5</column>
<column name="sk_d0">20, 4, 8, 32</column>
<column name="sk_d1">14, 3, 8, 24</column>
<column name="sk_we0">20, 4, 1, 4</column>
<column name="sk_we1">14, 3, 1, 3</column>
<column name="this_0_address0">31, 6, 8, 48</column>
<column name="this_0_ce0">20, 4, 1, 4</column>
<column name="this_0_d0">14, 3, 8192, 24576</column>
<column name="this_0_we0">14, 3, 1024, 3072</column>
<column name="this_5_10_fu_148">9, 2, 8192, 16384</column>
<column name="this_5_12_fu_140">9, 2, 8192, 16384</column>
<column name="this_5_31_reg_219">26, 5, 8192, 40960</column>
<column name="this_5_4_fu_156">9, 2, 8192, 16384</column>
<column name="this_5_6_fu_124">9, 2, 8192, 16384</column>
<column name="this_5_8_fu_132">9, 2, 8192, 16384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_4_reg_795">6, 0, 6, 0</column>
<column name="addr_8_reg_742">6, 0, 6, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_return_preg">8192, 0, 8192, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg">1, 0, 1, 0</column>
<column name="j_13_reg_726">3, 0, 3, 0</column>
<column name="j_1_fu_144">3, 0, 3, 0</column>
<column name="j_2_fu_136">3, 0, 3, 0</column>
<column name="j_3_fu_128">3, 0, 3, 0</column>
<column name="j_4_fu_120">3, 0, 3, 0</column>
<column name="j_7_reg_779">3, 0, 3, 0</column>
<column name="j_fu_152">3, 0, 3, 0</column>
<column name="reg_321">8192, 0, 8192, 0</column>
<column name="this_5_10_fu_148">8192, 0, 8192, 0</column>
<column name="this_5_12_fu_140">8192, 0, 8192, 0</column>
<column name="this_5_31_reg_219">8192, 0, 8192, 0</column>
<column name="this_5_4_fu_156">8192, 0, 8192, 0</column>
<column name="this_5_6_fu_124">8192, 0, 8192, 0</column>
<column name="this_5_8_fu_132">8192, 0, 8192, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="ap_return">out, 8192, ap_ctrl_hs, dpu_pack.4, return value</column>
<column name="this_0_address0">out, 8, ap_memory, this_0, array</column>
<column name="this_0_ce0">out, 1, ap_memory, this_0, array</column>
<column name="this_0_we0">out, 1024, ap_memory, this_0, array</column>
<column name="this_0_d0">out, 8192, ap_memory, this_0, array</column>
<column name="this_0_q0">in, 8192, ap_memory, this_0, array</column>
<column name="p_read">in, 8192, ap_none, p_read, scalar</column>
<column name="addr">in, 6, ap_none, addr, scalar</column>
<column name="sk_address0">out, 12, ap_memory, sk, array</column>
<column name="sk_ce0">out, 1, ap_memory, sk, array</column>
<column name="sk_we0">out, 1, ap_memory, sk, array</column>
<column name="sk_d0">out, 8, ap_memory, sk, array</column>
<column name="sk_q0">in, 8, ap_memory, sk, array</column>
<column name="sk_address1">out, 12, ap_memory, sk, array</column>
<column name="sk_ce1">out, 1, ap_memory, sk, array</column>
<column name="sk_we1">out, 1, ap_memory, sk, array</column>
<column name="sk_d1">out, 8, ap_memory, sk, array</column>
<column name="sk_q1">in, 8, ap_memory, sk, array</column>
<column name="ptrs">in, 11, ap_none, ptrs, scalar</column>
<column name="type_r">in, 3, ap_none, type_r, scalar</column>
<column name="itr">in, 3, ap_none, itr, scalar</column>
<column name="ptr_i">in, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o">out, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o_ap_vld">out, 1, ap_ovld, ptr, pointer</column>
</table>
</item>
</section>
</profile>
