# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 6 6 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
CPU 11 9 1
CPU 11 11 2
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 5
CPU 12 10 0
# CONTEXT CPU 1 12
CPU 12 11 2
CPU 12 12 3
UNBLOCK 13 9
CPU 13 10 0
CPU 13 13 1
CPU 13 11 2
# CONTEXT CPU 3 13
BLOCK 14 10
BLOCK 14 11
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 14 3
BLOCK 15 14
UNBLOCK 15 10
UNBLOCK 15 11
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
CPU 17 3 1
CPU 17 0 2
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 3 1
CPU 18 0 2
CPU 18 2 3
CPU 19 1 0
CPU 19 3 1
CPU 19 0 2
CPU 19 2 3
# CONTEXT CPU 0 20
CPU 20 3 1
CPU 20 0 2
CPU 20 2 3
EXIT 21 0 2
EXIT 21 2 3
CPU 21 6 0
CPU 21 3 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
CPU 22 6 0
CPU 22 3 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 6
EXIT 23 3 1
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
CPU 24 8 0
# CONTEXT CPU 1 24
CPU 24 4 2
CPU 24 7 3
CPU 25 8 0
# CONTEXT CPU 1 25
CPU 25 4 2
CPU 25 7 3
CPU 26 8 0
CPU 26 5 1
CPU 26 4 2
CPU 26 7 3
BLOCK 27 7
CPU 27 8 0
CPU 27 5 1
CPU 27 4 2
# CONTEXT CPU 3 27
EXIT 28 4 2
UNBLOCK 28 7
# CONTEXT CPU 0 28
CPU 28 5 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
EXIT 29 5 1
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 9 3
CPU 31 12 0
# CONTEXT CPU 1 31
CPU 31 13 2
CPU 31 9 3
BLOCK 32 12
# CONTEXT CPU 0 32
CPU 32 10 1
CPU 32 13 2
CPU 32 9 3
BLOCK 33 13
UNBLOCK 33 12
# CONTEXT CPU 0 33
CPU 33 10 1
# CONTEXT CPU 2 33
CPU 33 9 3
BLOCK 34 10
UNBLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 9 3
UNBLOCK 35 10
CPU 35 11 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 9 3
BLOCK 36 9
CPU 36 11 0
# CONTEXT CPU 1 36
CPU 36 14 2
# CONTEXT CPU 3 36
BLOCK 37 11
BLOCK 37 14
UNBLOCK 37 9
# CONTEXT CPU 0 37
CPU 37 1 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
UNBLOCK 38 11
UNBLOCK 38 14
# CONTEXT CPU 0 38
CPU 38 1 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
CPU 39 1 1
# CONTEXT CPU 2 39
CPU 39 6 3
CPU 40 7 0
CPU 40 1 1
CPU 40 8 2
# CONTEXT CPU 3 40
EXIT 41 1 1
BLOCK 41 8
CPU 41 7 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
UNBLOCK 42 8
CPU 42 7 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
CPU 43 7 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 12 3
EXIT 44 7 0
BLOCK 44 12
# CONTEXT CPU 0 44
CPU 44 13 1
CPU 44 10 2
# CONTEXT CPU 3 44
UNBLOCK 45 12
# CONTEXT CPU 0 45
CPU 45 13 1
CPU 45 10 2
# CONTEXT CPU 3 45
BLOCK 46 13
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 10 2
# CONTEXT CPU 3 46
UNBLOCK 47 13
CPU 47 9 0
# CONTEXT CPU 1 47
CPU 47 10 2
CPU 47 11 3
EXIT 48 9 0
EXIT 48 10 2
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 11 3
# CONTEXT CPU 0 49
CPU 49 14 1
CPU 49 8 2
CPU 49 11 3
BLOCK 50 14
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 8 2
CPU 50 11 3
EXIT 51 11 3
UNBLOCK 51 14
CPU 51 6 0
# CONTEXT CPU 1 51
CPU 51 8 2
# CONTEXT CPU 3 51
EXIT 52 8 2
CPU 52 6 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
CPU 53 6 0
CPU 53 12 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
BLOCK 54 12
CPU 54 6 0
CPU 54 -1 1
# CONTEXT CPU 2 54
CPU 54 13 3
BLOCK 55 13
UNBLOCK 55 12
CPU 55 6 0
# CONTEXT CPU 1 55
CPU 55 14 2
CPU 55 -1 3
EXIT 56 6 0
BLOCK 56 14
UNBLOCK 56 13
# CONTEXT CPU 0 56
CPU 56 12 1
CPU 56 -1 2
CPU 56 -1 3
UNBLOCK 57 14
# CONTEXT CPU 0 57
CPU 57 12 1
# CONTEXT CPU 2 57
CPU 57 -1 3
BLOCK 58 12
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 14 2
CPU 58 -1 3
BLOCK 59 14
UNBLOCK 59 12
CPU 59 13 0
# CONTEXT CPU 1 59
CPU 59 -1 2
CPU 59 -1 3
BLOCK 60 13
UNBLOCK 60 14
# CONTEXT CPU 0 60
CPU 60 12 1
CPU 60 -1 2
CPU 60 -1 3
UNBLOCK 61 13
# CONTEXT CPU 0 61
CPU 61 12 1
# CONTEXT CPU 2 61
CPU 61 -1 3
# CONTEXT CPU 0 62
CPU 62 12 1
# CONTEXT CPU 2 62
CPU 62 -1 3
EXIT 63 12 1
CPU 63 14 0
CPU 63 -1 1
# CONTEXT CPU 2 63
CPU 63 -1 3
BLOCK 64 14
CPU 64 -1 0
CPU 64 -1 1
CPU 64 13 2
CPU 64 -1 3
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 13 2
CPU 65 -1 3
EXIT 66 13 2
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
