$date
	Fri May 24 00:14:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Decoder_Tb $end
$var wire 8 ! D [7:0] $end
$var reg 3 " B [2:0] $end
$var reg 1 # E $end
$scope module cir1 $end
$var wire 3 $ B [2:0] $end
$var wire 1 # E $end
$var reg 8 % D [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
bx $
0#
bx "
b0 !
$end
#10000
b1 !
b1 %
b0 "
b0 $
1#
#20000
b10 !
b10 %
b1 "
b1 $
#30000
b100 !
b100 %
b10 "
b10 $
#40000
b1000 !
b1000 %
b11 "
b11 $
#50000
b10000 !
b10000 %
b100 "
b100 $
#60000
b100000 !
b100000 %
b101 "
b101 $
#70000
b1000000 !
b1000000 %
b110 "
b110 $
#80000
b10000000 !
b10000000 %
b111 "
b111 $
#90000
