# ğŸ–¥ï¸ RISC-V Single Cycle Processor

## ğŸ“Œ Overview

This project implements a **32-bit single cycle RISC-V processor** in **Verilog/SystemVerilog**.
The design is based on the **RV32I base instruction set** and executes **one instruction per clock cycle**.
It is a teaching/learning model of a processor datapath, designed for clarity and modularity.

---

## ğŸ¯ Features

* Implements **RV32I base ISA** (Integer instructions).
* Supports all instruction formats: **R, I, S, B, U, J**.
* Modular design with separate ALU, Register File, Instruction Memory, Data Memory, Control Unit, and Immediate Generator.
* Performs:

  * Arithmetic operations (ADD, SUB, SLT, SLTU)
  * Logical operations (AND, OR, XOR)
  * Shift operations (SLL, SRL, SRA)
  * Memory access (LW, SW)
  * Branch and jump (BEQ, BNE, JAL, JALR, etc.)
* Fully synthesizable and simulation-ready.

---

## ğŸ—ï¸ Architecture

### ğŸ”¹ Datapath Components

1. **Program Counter (PC)** â€“ Holds the address of the current instruction.
2. **Instruction Memory** â€“ Stores instructions to be executed.
3. **Register File** â€“ 32 registers (x0â€“x31), with two read ports and one write port.
4. **ALU (Arithmetic Logic Unit)** â€“ Performs arithmetic and logic operations.
5. **Data Memory** â€“ Stores data for load/store instructions.
6. **Control Unit** â€“ Generates control signals based on instruction opcode.
7. **Immediate Generator** â€“ Extracts and sign-extends immediate fields from instructions.
8. **Multiplexers (MUXes)** â€“ Used for selecting ALU inputs, PC source, and write-back data.

### ğŸ”¹ Control Signals

* `ALUSrc` â€“ Selects between register and immediate for ALU input.
* `MemRead` / `MemWrite` â€“ Enable signals for memory operations.
* `RegWrite` â€“ Enables register write-back.
* `MemtoReg` â€“ Selects data from memory or ALU result for write-back.
* `Branch` â€“ Determines conditional branching.
* `ALUOp` â€“ Encodes the operation for the ALU.

---

## ğŸ§© Instruction Set Coverage

| Format | Example Instructions                             |
| ------ | ------------------------------------------------ |
| R-type | ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU |
| I-type | ADDI, ANDI, ORI, LW, JALR                        |
| S-type | SW                                               |
| B-type | BEQ, BNE, BLT, BGE, BLTU, BGEU                   |
| U-type | LUI, AUIPC                                       |
| J-type | JAL                                              |

---

## ğŸ› ï¸ Tools Used

* **Simulation:** ModelSim / Icarus Verilog / Vivado Simulator
* **Synthesis (optional):** Xilinx Vivado / Intel Quartus
* **Target Hardware (optional):** FPGA boards (e.g., Basys3, Nexys A7, PYNQ-Z2)

---


## ğŸš€ Future Work

* Add **pipeline stages** (IF, ID, EX, MEM, WB).
* Support **CSR (Control and Status Registers)** instructions.
* Implement **hazard detection and forwarding**.

---

## ğŸ“œ References

* *Digital Design and Computer Architecture: RISC-V Edition* â€“ Sarah L. Harris & David Harris
* RISC-V ISA Specification ([riscv.org](https://riscv.org/))

---

ğŸ‘‰ Would you like me to also draft a **block diagram figure** (datapath schematic) for this README, so it looks complete like the GitHub ones?

