{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624479923306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624479923307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 17:25:23 2021 " "Processing started: Wed Jun 23 17:25:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624479923307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479923307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE_MIPS_PROCESSOR -c SIMPLE_MIPS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE_MIPS_PROCESSOR -c SIMPLE_MIPS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479923307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624479923645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624479923646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAIN_CONTROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MAIN_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN_CONTROL-ARCH_1 " "Found design unit 1: MAIN_CONTROL-ARCH_1" {  } { { "MAIN_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939810 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MAIN_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CONTROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CONTROL-ARCH_1 " "Found design unit 1: ALU_CONTROL-ARCH_1" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARCH_1 " "Found design unit 1: ALU-ARCH_1" {  } { { "ALU.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN_EXT_16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIGN_EXT_16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EXT_16_32-ARCH_1 " "Found design unit 1: SIGN_EXT_16_32-ARCH_1" {  } { { "SIGN_EXT_16_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939813 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXT_16_32 " "Found entity 1: SIGN_EXT_16_32" {  } { { "SIGN_EXT_16_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIGN_EXT_16_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFT_2_LEFT_32_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SHIFT_2_LEFT_32_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_LEFT_32_32-ARCH_1 " "Found design unit 1: SHIFT_2_LEFT_32_32-ARCH_1" {  } { { "SHIFT_2_LEFT_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939814 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_LEFT_32_32 " "Found entity 1: SHIFT_2_LEFT_32_32" {  } { { "SHIFT_2_LEFT_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_32_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_2_32_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX_2_32_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_32_32-ARCH_1 " "Found design unit 1: MUX_2_32_32-ARCH_1" {  } { { "MUX_2_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939814 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_32_32 " "Found entity 1: MUX_2_32_32" {  } { { "MUX_2_32_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_32_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER_FILE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REGISTER_FILE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-ARCH_1 " "Found design unit 1: REGISTER_FILE-ARCH_1" {  } { { "REGISTER_FILE.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939815 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/REGISTER_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_2_5_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX_2_5_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_5_5-ARCH_1 " "Found design unit 1: MUX_2_5_5-ARCH_1" {  } { { "MUX_2_5_5.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939816 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_5_5 " "Found entity 1: MUX_2_5_5" {  } { { "MUX_2_5_5.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MUX_2_5_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DATA_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-ARCH_1 " "Found design unit 1: DATA_MEMORY-ARCH_1" {  } { { "DATA_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939817 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/DATA_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTRUCTION_MEMORY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file INSTRUCTION_MEMORY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_MEMORY-ARCH_1 " "Found design unit 1: INSTRUCTION_MEMORY-ARCH_1" {  } { { "INSTRUCTION_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939818 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "INSTRUCTION_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROGRAM_COUNTER_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROGRAM_COUNTER_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_ADDER-ARCH_1 " "Found design unit 1: PROGRAM_COUNTER_ADDER-ARCH_1" {  } { { "PROGRAM_COUNTER_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939819 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_ADDER " "Found entity 1: PROGRAM_COUNTER_ADDER" {  } { { "PROGRAM_COUNTER_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIMPLE_32_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIMPLE_32_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIMPLE_32_ADDER-ARCH_1 " "Found design unit 1: SIMPLE_32_ADDER-ARCH_1" {  } { { "SIMPLE_32_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939820 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE_32_ADDER " "Found entity 1: SIMPLE_32_ADDER" {  } { { "SIMPLE_32_ADDER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SIMPLE_32_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONCATONATE_28_4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONCATONATE_28_4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONCATONATE_28_4_32-ARCH_1 " "Found design unit 1: CONCATONATE_28_4_32-ARCH_1" {  } { { "CONCATONATE_28_4_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939821 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONCATONATE_28_4_32 " "Found entity 1: CONCATONATE_28_4_32" {  } { { "CONCATONATE_28_4_32.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/CONCATONATE_28_4_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_PROCESSOR-ARCH_1 " "Found design unit 1: MIPS_PROCESSOR-ARCH_1" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939822 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_PROCESSOR " "Found entity 1: MIPS_PROCESSOR" {  } { { "MIPS_PROCESSOR.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROGRAM_COUNTER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROGRAM_COUNTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER-ARCH_1 " "Found design unit 1: PROGRAM_COUNTER-ARCH_1" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939823 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER " "Found entity 1: PROGRAM_COUNTER" {  } { { "PROGRAM_COUNTER.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/PROGRAM_COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFT_2_LEFT_26_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SHIFT_2_LEFT_26_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_2_LEFT_26_28-ARCH_1 " "Found design unit 1: SHIFT_2_LEFT_26_28-ARCH_1" {  } { { "SHIFT_2_LEFT_26_28.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939824 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_2_LEFT_26_28 " "Found entity 1: SHIFT_2_LEFT_26_28" {  } { { "SHIFT_2_LEFT_26_28.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/SHIFT_2_LEFT_26_28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624479939824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479939824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_PROCESSOR " "Elaborating entity \"MIPS_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624479939930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL MAIN_CONTROL:controle " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"MAIN_CONTROL:controle\"" {  } { { "MIPS_PROCESSOR.vhd" "controle" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479939936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:memoria_de_instrucoes " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:memoria_de_instrucoes\"" {  } { { "MIPS_PROCESSOR.vhd" "memoria_de_instrucoes" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479939938 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "(\"00100000000100100000000000000001\",\"00111100000000010001000000000001\",\"00110100001100110000000000000000\",\"10001110011010000000000000100000\",\"00000010010010000100000000100000\",\"10101110011010000000000000110000\",\"00000000000000000000000000000000\") 7 8 INSTRUCTION_MEMORY.vhd(25) " "VHDL Expression error at INSTRUCTION_MEMORY.vhd(25): expression \"(\"00100000000100100000000000000001\",\"00111100000000010001000000000001\",\"00110100001100110000000000000000\",\"10001110011010000000000000100000\",\"00000010010010000100000000100000\",\"10101110011010000000000000110000\",\"00000000000000000000000000000000\")\" has 7 elements ; expected 8 elements." {  } { { "INSTRUCTION_MEMORY.vhd" "" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/INSTRUCTION_MEMORY.vhd" 25 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1624479939941 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "INSTRUCTION_MEMORY:memoria_de_instrucoes " "Can't elaborate user hierarchy \"INSTRUCTION_MEMORY:memoria_de_instrucoes\"" {  } { { "MIPS_PROCESSOR.vhd" "memoria_de_instrucoes" { Text "/home/tta21/Documents/work/Univali/Arquitetura_e_organizacao_de_processadores/MIPS_VHDL/MIPS_PROCESSOR.vhd" 317 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624479939942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624479940083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 23 17:25:40 2021 " "Processing ended: Wed Jun 23 17:25:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624479940083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624479940083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624479940083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624479940083 ""}
