--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml system_top.twx system_top.ncd -o
system_top.twr system_top.pcf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc7z010,clg400,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock CAMERA_PCLK associated with OFFSET = IN 4 ns 
   VALID 5 ns BEFORE COMP "CAMERA_PCLK"; does not clock any registered input 
   components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 4 ns VALID 5 ns BEFORE COMP 
   "CAMERA_PCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_timing = PERIOD TIMEGRP "clk_timing" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_timing = PERIOD TIMEGRP "clk_timing" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: pll/mmcm_adv_inst/CLKIN1
  Logical resource: pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: pll/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.962ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_camera_clk_timing = PERIOD TIMEGRP "camera_clk_timing" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y9.CLKARDCLK
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y1.CLKARDCLK
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y7.CLKARDCLK
  Clock network: CAMERA_PCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing 
* 0.192 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2797966 paths analyzed, 6451 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.952ns.
--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y13.DIADI0), 4182 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (1.144 - 1.313)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y5.DOBDO3      Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X6Y15.A5          net (fanout=1)        1.519   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3>
    SLICE_X6Y15.A           Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.C4         net (fanout=1)        1.017   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI0     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.669ns (4.749ns logic, 8.920ns route)
                                                          (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (1.144 - 1.277)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y48.DQ         Tcko                  0.393   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X6Y8.A1           net (fanout=80)       2.697   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X6Y8.A            Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.D1         net (fanout=1)        1.277   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.CMUX       Topdc                 0.408   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI0     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.647ns (3.289ns logic, 10.358ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.162ns (1.144 - 1.306)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y13.DOBDO3     Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X32Y19.A1         net (fanout=1)        1.252   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3>
    SLICE_X32Y19.A          Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.C2         net (fanout=1)        1.009   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI0     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.394ns (4.749ns logic, 8.645ns route)
                                                          (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y13.DIADI1), 4182 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.169ns (1.144 - 1.313)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y5.DOBDO3      Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X6Y15.A5          net (fanout=1)        1.519   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3>
    SLICE_X6Y15.A           Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.C4         net (fanout=1)        1.017   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI1     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKU Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.669ns (4.749ns logic, 8.920ns route)
                                                          (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (1.144 - 1.277)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y48.DQ         Tcko                  0.393   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X6Y8.A1           net (fanout=80)       2.697   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X6Y8.A            Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.D1         net (fanout=1)        1.277   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.CMUX       Topdc                 0.408   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI1     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKU Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.647ns (3.289ns logic, 10.358ns route)
                                                          (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.162ns (1.144 - 1.306)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y13.DOBDO3     Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X32Y19.A1         net (fanout=1)        1.252   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3>
    SLICE_X32Y19.A          Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.C2         net (fanout=1)        1.009   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y13.DIADI1     net (fanout=6)        1.400   dina_2<6>
    RAMB36_X1Y13.CLKARDCLKU Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                        13.394ns (4.749ns logic, 8.645ns route)
                                                          (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X1Y12.DIADI0), 4182 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.518ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.148 - 1.313)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y5.DOBDO3      Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X6Y15.A5          net (fanout=1)        1.519   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3>
    SLICE_X6Y15.A           Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.C4         net (fanout=1)        1.017   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1212
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y12.DIADI0     net (fanout=6)        1.249   dina_2<6>
    RAMB36_X1Y12.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                        13.518ns (4.749ns logic, 8.769ns route)
                                                          (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.496ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (1.148 - 1.277)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y48.DQ         Tcko                  0.393   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X6Y8.A1           net (fanout=80)       2.697   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X6Y8.A            Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.D1         net (fanout=1)        1.277   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1214
    SLICE_X25Y18.CMUX       Topdc                 0.408   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y12.DIADI0     net (fanout=6)        1.249   dina_2<6>
    RAMB36_X1Y12.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                        13.496ns (3.289ns logic, 10.207ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          41.666ns
  Data Path Delay:      13.243ns (Levels of Logic = 8)
  Clock Path Skew:      -0.158ns (1.148 - 1.306)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 41.666ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X1Y13.DOBDO3     Trcko_DOB             1.846   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X32Y19.A1         net (fanout=1)        1.252   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3>
    SLICE_X32Y19.A          Tilo                  0.097   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.C2         net (fanout=1)        1.009   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1113
    SLICE_X25Y18.CMUX       Tilo                  0.415   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_63
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_2
    SLICE_X24Y41.A2         net (fanout=1)        1.517   ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f73
    SLICE_X24Y41.A          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22391z6
                                                          ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<5>31
    SLICE_X16Y38.D2         net (fanout=5)        0.978   doutb_1<3>
    SLICE_X16Y38.COUT       Topcyd                0.381   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix22391z59170
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3
    SLICE_X16Y39.CIN        net (fanout=1)        0.000   trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1
    SLICE_X16Y39.BMUX       Tcinb                 0.342   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7
    SLICE_X18Y32.A2         net (fanout=8)        1.106   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(5)
    SLICE_X18Y32.DQ         Tad_logic             0.800   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/ix25235z15295
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)_rt
    SLICE_X16Y33.D1         net (fanout=2)        0.618   trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)
    SLICE_X16Y33.D          Tilo                  0.097   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z12
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z5410
    SLICE_X20Y39.A1         net (fanout=1)        0.765   trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx10371z3
    SLICE_X20Y39.A          Tilo                  0.097   dina_2<6>
                                                          trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix10371z1313
    RAMB36_X1Y12.DIADI0     net (fanout=6)        1.249   dina_2<6>
    RAMB36_X1Y12.CLKARDCLKL Trdck_DIA             0.577   ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                        13.243ns (4.749ns logic, 8.494ns route)
                                                          (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing * 0.192 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2) (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.794 - 0.502)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2) to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X19Y68.CQ            Tcko                  0.141   addr_3_catC<3>
                                                             trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2)
    RAMB36_X1Y14.ADDRARDADDRU4 net (fanout=40)       0.408   addr_3_catC<2>
    RAMB36_X1Y14.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.366ns (-0.042ns logic, 0.408ns route)
                                                             (-11.5% logic, 111.5% route)

--------------------------------------------------------------------------------

Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2) (FF)
  Destination:          ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.794 - 0.502)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2) to ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X19Y68.CQ            Tcko                  0.141   addr_3_catC<3>
                                                             trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(2)
    RAMB36_X1Y14.ADDRARDADDRL4 net (fanout=40)       0.410   addr_3_catC<2>
    RAMB36_X1Y14.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.368ns (-0.042ns logic, 0.410ns route)
                                                             (-11.4% logic, 111.4% route)

--------------------------------------------------------------------------------

Paths for end point trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(0) (SLICE_X29Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(5) (FF)
  Destination:          trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(0) (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (0.827 - 0.565)
  Source Clock:         clk_VGA rising at 0.000ns
  Destination Clock:    clk_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(5) to trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.164   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39517z2
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/reg_Trans_Ond_1_x_1_sva(5)
    SLICE_X29Y53.D6      net (fanout=11)       0.224   trans_ond/Main_Trans_Ond_Opt_core_inst/nx39517z2
    SLICE_X29Y53.CLK     Tah         (-Th)     0.047   trans_ond/Main_Trans_Ond_Opt_core_inst/nx12188z133
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/ix48317z1315
                                                       trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_passe_y_1_acc_44_sdt_tmp_6(0)
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.117ns logic, 0.224ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clk_timing * 0.192 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: clk_VGA
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X1Y19.CLKARDCLKU
  Clock network: clk_VGA
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: clk_VGA
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_timing
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_timing                  |      8.000ns|      4.000ns|      2.679ns|            0|            0|            0|      2797966|
| TS_pll_clkout0                |     41.667ns|     13.952ns|          N/A|            0|            0|      2797966|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.952|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2797966 paths, 0 nets, and 9092 connections

Design statistics:
   Minimum period:  13.952ns{1}   (Maximum frequency:  71.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 18:05:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 721 MB



