{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633194238323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633194238338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 19:03:57 2021 " "Processing started: Sat Oct 02 19:03:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633194238338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194238338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194238338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633194241254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "../../Top_Module.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_c_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_c_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_c_Matrix " "Found entity 1: ROM_3X9_c_Matrix" {  } { { "../../ROM_3X9_c_Matrix.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_c_Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_b_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_b_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_b_Matrix " "Found entity 1: ROM_3X9_b_Matrix" {  } { { "../../ROM_3X9_b_Matrix.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_a_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_a_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_a_Matrix " "Found entity 1: ROM_3X9_a_Matrix" {  } { { "../../ROM_3X9_a_Matrix.V" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../RegFile.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/not_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/not_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_Equal " "Found entity 1: Not_Equal" {  } { { "../../Not_Equal.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Not_Equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../mux2_1.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/increment.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "../../Increment.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/fsm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/fsm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "../../FSM_Controller.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/FSM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../../Datapath.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_Data " "Found entity 1: Count_Data" {  } { { "../../Count_Data.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Count_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_28bit " "Found entity 1: count_28bit" {  } { { "../../count_28bit.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/count_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calc_Sum " "Found entity 1: Calc_Sum" {  } { { "../../Calc_Sum.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_address.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calc_Address " "Found entity 1: Calc_Address" {  } { { "../../Calc_Address.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194291570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194291570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633194293048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Controller FSM_Controller:U1_FSM " "Elaborating entity \"FSM_Controller\" for hierarchy \"FSM_Controller:U1_FSM\"" {  } { { "../../Top_Module.v" "U1_FSM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U2_DATAPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U2_DATAPATH\"" {  } { { "../../Top_Module.v" "U2_DATAPATH" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_I " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_I\"" {  } { { "../../Datapath.v" "U1_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_SUM " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_SUM\"" {  } { { "../../Datapath.v" "U1_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Datapath:U2_DATAPATH\|RegFile:U2_REG_I " "Elaborating entity \"RegFile\" for hierarchy \"Datapath:U2_DATAPATH\|RegFile:U2_REG_I\"" {  } { { "../../Datapath.v" "U2_REG_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Datapath:U2_DATAPATH\|RegFile:U2_REG_SUM " "Elaborating entity \"RegFile\" for hierarchy \"Datapath:U2_DATAPATH\|RegFile:U2_REG_SUM\"" {  } { { "../../Datapath.v" "U2_REG_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Datapath:U2_DATAPATH\|Increment:U4_I " "Elaborating entity \"Increment\" for hierarchy \"Datapath:U2_DATAPATH\|Increment:U4_I\"" {  } { { "../../Datapath.v" "U4_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calc_Address Datapath:U2_DATAPATH\|Calc_Address:U5_A " "Elaborating entity \"Calc_Address\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Address:U5_A\"" {  } { { "../../Datapath.v" "U5_A" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:U2_DATAPATH\|Calc_Address:U5_A\|Multiplier:X1_MUL " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Address:U5_A\|Multiplier:X1_MUL\"" {  } { { "../../Calc_Address.v" "X1_MUL" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_a_Matrix Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A " "Elaborating entity \"ROM_3X9_a_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\"" {  } { { "../../Datapath.v" "U6_A" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194293825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_b_Matrix Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B " "Elaborating entity \"ROM_3X9_b_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\"" {  } { { "../../Datapath.v" "U6_B" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_c_Matrix Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C " "Elaborating entity \"ROM_3X9_c_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\"" {  } { { "../../Datapath.v" "U6_C" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_Address_Mux " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_Address_Mux\"" {  } { { "../../Datapath.v" "U1_Address_Mux" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_Data Datapath:U2_DATAPATH\|Count_Data:U7_Counter " "Elaborating entity \"Count_Data\" for hierarchy \"Datapath:U2_DATAPATH\|Count_Data:U7_Counter\"" {  } { { "../../Datapath.v" "U7_Counter" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calc_Sum Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM " "Elaborating entity \"Calc_Sum\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\"" {  } { { "../../Datapath.v" "U7_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\"" {  } { { "../../Calc_Sum.v" "X1_MUL" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194295690 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\|Mem " "RAM logic \"Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "../../ROM_3X9_a_Matrix.V" "Mem" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1633194299306 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\|Mem " "RAM logic \"Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "../../ROM_3X9_b_Matrix.v" "Mem" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1633194299306 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633194299306 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif " "Parameter INIT_FILE set to db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633194299712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1633194299712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633194299712 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633194299748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633194299748 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Address:U5_B\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Address:U5_B\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633194299748 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633194299748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194301785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194301815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633194301815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5e1 " "Found entity 1: altsyncram_c5e1" {  } { { "db/altsyncram_c5e1.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/altsyncram_c5e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194302313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194302313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194302679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194302679 ""}  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633194302679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194302922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194303075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194303319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194303481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194303481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194303553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194304101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633194304268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194304268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194304375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194304487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633194304487 ""}  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633194304487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194304512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194304548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633194307261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633194309414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633194312102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633194312102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633194315279 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633194315279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633194315279 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633194315279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633194315279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633194315844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 19:05:15 2021 " "Processing ended: Sat Oct 02 19:05:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633194315844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633194315844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633194315844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633194315844 ""}
