$date
  Sat Jan 31 14:51:38 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_alu_4bit $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 2 # alu_sel[1:0] $end
$var reg 4 $ result[3:0] $end
$var reg 1 % carryout $end
$scope module dut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 2 ( alu_sel[1:0] $end
$var reg 4 ) result[3:0] $end
$var reg 1 * carryout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0011 !
b0101 "
b00 #
b1000 $
0%
b0011 &
b0101 '
b00 (
b1000 )
0*
#10000000
b1111 !
b0001 "
b0000 $
1%
b1111 &
b0001 '
b0000 )
1*
#20000000
b0111 !
b0010 "
b01 #
b0101 $
0%
b0111 &
b0010 '
b01 (
b0101 )
0*
#30000000
b0010 !
b0101 "
b1101 $
1%
b0010 &
b0101 '
b1101 )
1*
#40000000
b1100 !
b1010 "
b10 #
b1000 $
0%
b1100 &
b1010 '
b10 (
b1000 )
0*
#50000000
b11 #
b1110 $
b11 (
b1110 )
#60000000
