// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/22/2024 12:58:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SingleCycleProcessor (
	ALUout,
	Instruction,
	RamClock,
	GlobalClock,
	Reset,
	Data1,
	Data2,
	MemOut,
	PCout);
output 	[7:0] ALUout;
output 	[31:0] Instruction;
input 	RamClock;
input 	GlobalClock;
input 	Reset;
output 	[7:0] Data1;
output 	[7:0] Data2;
output 	[7:0] MemOut;
output 	[7:0] PCout;

// Design Ports Information
// ALUout[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[6]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[5]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[1]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUout[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[2]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data1[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[5]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[4]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[1]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data2[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[4]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[2]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemOut[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[7]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[3]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RamClock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GlobalClock	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst5|ReadData1[5]~1_combout ;
wire \inst5|ReadData1[5]~6_combout ;
wire \inst5|ReadData1[5]~11_combout ;
wire \inst5|ReadData1[5]~15_combout ;
wire \inst5|ReadData1[5]~16_combout ;
wire \inst5|ReadData1[5]~17_combout ;
wire \inst5|ReadData1[5]~18_combout ;
wire \inst5|ReadData1[5]~19_combout ;
wire \inst5|ReadData2[1]~1_combout ;
wire \inst5|ReadData2[1]~4_combout ;
wire \inst5|ReadData2[1]~6_combout ;
wire \inst5|ReadData2[1]~11_combout ;
wire \inst5|ReadData2[1]~12_combout ;
wire \inst5|ReadData2[1]~13_combout ;
wire \inst5|ReadData2[1]~14_combout ;
wire \inst5|ReadData2[1]~15_combout ;
wire \inst5|ReadData2[0]~20_combout ;
wire \inst5|ReadData2[0]~23_combout ;
wire \inst5|ReadData2[0]~26_combout ;
wire \inst5|ReadData2[0]~30_combout ;
wire \inst5|ReadData2[0]~31_combout ;
wire \inst5|ReadData2[0]~32_combout ;
wire \inst5|ReadData2[0]~33_combout ;
wire \inst5|ReadData2[0]~34_combout ;
wire \inst5|ReadData2[2]~38_combout ;
wire \inst5|ReadData2[2]~46_combout ;
wire \inst5|ReadData2[2]~50_combout ;
wire \inst5|ReadData2[2]~51_combout ;
wire \inst5|ReadData2[2]~52_combout ;
wire \inst5|ReadData2[2]~53_combout ;
wire \inst5|ReadData2[2]~54_combout ;
wire \inst5|ReadData2[2]~55_combout ;
wire \inst5|int_ReadData2[1][3]~combout ;
wire \inst5|ReadData2[3]~63_combout ;
wire \inst5|ReadData2[3]~64_combout ;
wire \inst5|ReadData2[3]~73_combout ;
wire \inst5|ReadData2[4]~82_combout ;
wire \inst5|ReadData2[4]~85_combout ;
wire \inst5|ReadData2[4]~90_combout ;
wire \inst5|ReadData2[5]~98_combout ;
wire \inst5|ReadData2[5]~102_combout ;
wire \inst5|ReadData2[5]~104_combout ;
wire \inst5|ReadData2[5]~111_combout ;
wire \inst5|ReadData2[5]~116_combout ;
wire \inst5|ReadData2[6]~127_combout ;
wire \inst5|ReadData2[6]~131_combout ;
wire \inst5|ReadData2[6]~136_combout ;
wire \inst5|ReadData2[6]~137_combout ;
wire \inst5|ReadData2[6]~138_combout ;
wire \inst5|ReadData1[6]~20_combout ;
wire \inst5|ReadData1[6]~21_combout ;
wire \inst5|ReadData1[6]~22_combout ;
wire \inst5|ReadData1[6]~23_combout ;
wire \inst5|ReadData1[6]~24_combout ;
wire \inst5|ReadData1[6]~26_combout ;
wire \inst5|ReadData1[6]~33_combout ;
wire \inst5|ReadData1[6]~36_combout ;
wire \inst8|Suber|CLA_Upper|c~0_combout ;
wire \inst5|ReadData1[4]~41_combout ;
wire \inst5|ReadData1[4]~48_combout ;
wire \inst5|ReadData1[4]~50_combout ;
wire \inst5|ReadData1[4]~55_combout ;
wire \inst5|ReadData1[4]~56_combout ;
wire \inst5|ReadData1[4]~57_combout ;
wire \inst5|ReadData1[4]~58_combout ;
wire \inst5|ReadData1[4]~59_combout ;
wire \inst5|ReadData1[3]~62_combout ;
wire \inst5|ReadData1[3]~65_combout ;
wire \inst5|ReadData1[3]~70_combout ;
wire \inst5|ReadData1[3]~71_combout ;
wire \inst5|ReadData1[3]~72_combout ;
wire \inst5|ReadData1[3]~73_combout ;
wire \inst5|ReadData1[3]~74_combout ;
wire \inst5|ReadData1[3]~78_combout ;
wire \inst5|ReadData1[2]~80_combout ;
wire \inst5|ReadData1[2]~85_combout ;
wire \inst5|ReadData1[2]~90_combout ;
wire \inst5|ReadData1[2]~95_combout ;
wire \inst5|ReadData1[2]~96_combout ;
wire \inst5|ReadData1[2]~97_combout ;
wire \inst5|ReadData1[2]~98_combout ;
wire \inst5|ReadData1[2]~99_combout ;
wire \inst5|ReadData1[1]~101_combout ;
wire \inst5|ReadData1[1]~106_combout ;
wire \inst5|ReadData1[1]~110_combout ;
wire \inst5|ReadData1[1]~111_combout ;
wire \inst5|ReadData1[1]~112_combout ;
wire \inst5|ReadData1[1]~113_combout ;
wire \inst5|ReadData1[1]~114_combout ;
wire \inst5|ReadData1[1]~118_combout ;
wire \inst5|ReadData1[0]~123_combout ;
wire \inst5|ReadData1[0]~126_combout ;
wire \inst5|ReadData1[0]~130_combout ;
wire \inst5|ReadData1[0]~131_combout ;
wire \inst5|ReadData1[0]~132_combout ;
wire \inst5|ReadData1[0]~133_combout ;
wire \inst5|ReadData1[0]~134_combout ;
wire \inst5|ReadData1[0]~137_combout ;
wire \inst8|TwosComp|Adder|CLA_Upper|c~0_combout ;
wire \inst5|ReadData2[7]~143_combout ;
wire \inst5|ReadData2[7]~147_combout ;
wire \inst5|ReadData2[7]~152_combout ;
wire \inst5|ReadData1[7]~143_combout ;
wire \inst5|ReadData1[7]~145_combout ;
wire \inst5|ReadData1[7]~146_combout ;
wire \inst5|ReadData1[7]~147_combout ;
wire \inst5|ReadData1[7]~148_combout ;
wire \inst5|ReadData1[7]~149_combout ;
wire \inst5|ReadData1[7]~151_combout ;
wire \inst5|ReadData1[7]~156_combout ;
wire \inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|Suber|CLA_Upper|c~3_combout ;
wire \inst8|MUX|Output~10_combout ;
wire \inst8|MUX|Output~18_combout ;
wire \inst8|MUX|Output~21_combout ;
wire \inst8|MUX|Output~23_combout ;
wire \inst8|MUX|Output~27_combout ;
wire \inst8|MUX|Output[0]~30_combout ;
wire \inst8|MUX|Output[0]~32_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers~18_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers~22_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers~29_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers~39_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers~44_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers~47_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst8|IsZero|all_zero~0_combout ;
wire \inst|nFF:6:D_FFk|intB~0_combout ;
wire \inst9|nAdders:27:FA_k|Cout~0_combout ;
wire \inst9|nAdders:29:FA_k|Cout~0_combout ;
wire \inst|nFF:6:D_FFk|intB~1_combout ;
wire \inst|nFF:6:D_FFk|intB~2_combout ;
wire \inst|nFF:5:D_FFk|intB~0_combout ;
wire \inst|nFF:5:D_FFk|intB~1_combout ;
wire \inst|nFF:5:D_FFk|intB~2_combout ;
wire \inst|nFF:2:D_FFk|intB~2_combout ;
wire \inst|nFF:1:D_FFk|intB~1_combout ;
wire \inst|nFF:0:D_FFk|intB~1_combout ;
wire \inst5|int_ReadData2[0][3]~13_combout ;
wire \inst5|int_ReadData2[1][4]~combout ;
wire \inst5|int_ReadData2[1][6]~combout ;
wire \inst5|int_ReadData2[1][7]~combout ;
wire \inst|nFF:4:D_FFk|intB~4_combout ;
wire \ALUout[7]~output_o ;
wire \ALUout[6]~output_o ;
wire \ALUout[5]~output_o ;
wire \ALUout[4]~output_o ;
wire \ALUout[3]~output_o ;
wire \ALUout[2]~output_o ;
wire \ALUout[1]~output_o ;
wire \ALUout[0]~output_o ;
wire \Instruction[31]~output_o ;
wire \Instruction[30]~output_o ;
wire \Instruction[29]~output_o ;
wire \Instruction[28]~output_o ;
wire \Instruction[27]~output_o ;
wire \Instruction[26]~output_o ;
wire \Instruction[25]~output_o ;
wire \Instruction[24]~output_o ;
wire \Instruction[23]~output_o ;
wire \Instruction[22]~output_o ;
wire \Instruction[21]~output_o ;
wire \Instruction[20]~output_o ;
wire \Instruction[19]~output_o ;
wire \Instruction[18]~output_o ;
wire \Instruction[17]~output_o ;
wire \Instruction[16]~output_o ;
wire \Instruction[15]~output_o ;
wire \Instruction[14]~output_o ;
wire \Instruction[13]~output_o ;
wire \Instruction[12]~output_o ;
wire \Instruction[11]~output_o ;
wire \Instruction[10]~output_o ;
wire \Instruction[9]~output_o ;
wire \Instruction[8]~output_o ;
wire \Instruction[7]~output_o ;
wire \Instruction[6]~output_o ;
wire \Instruction[5]~output_o ;
wire \Instruction[4]~output_o ;
wire \Instruction[3]~output_o ;
wire \Instruction[2]~output_o ;
wire \Instruction[1]~output_o ;
wire \Instruction[0]~output_o ;
wire \Data1[7]~output_o ;
wire \Data1[6]~output_o ;
wire \Data1[5]~output_o ;
wire \Data1[4]~output_o ;
wire \Data1[3]~output_o ;
wire \Data1[2]~output_o ;
wire \Data1[1]~output_o ;
wire \Data1[0]~output_o ;
wire \Data2[7]~output_o ;
wire \Data2[6]~output_o ;
wire \Data2[5]~output_o ;
wire \Data2[4]~output_o ;
wire \Data2[3]~output_o ;
wire \Data2[2]~output_o ;
wire \Data2[1]~output_o ;
wire \Data2[0]~output_o ;
wire \MemOut[7]~output_o ;
wire \MemOut[6]~output_o ;
wire \MemOut[5]~output_o ;
wire \MemOut[4]~output_o ;
wire \MemOut[3]~output_o ;
wire \MemOut[2]~output_o ;
wire \MemOut[1]~output_o ;
wire \MemOut[0]~output_o ;
wire \PCout[7]~output_o ;
wire \PCout[6]~output_o ;
wire \PCout[5]~output_o ;
wire \PCout[4]~output_o ;
wire \PCout[3]~output_o ;
wire \PCout[2]~output_o ;
wire \PCout[1]~output_o ;
wire \PCout[0]~output_o ;
wire \RamClock~input_o ;
wire \Reset~input_o ;
wire \GlobalClock~input_o ;
wire \inst|nFF:0:D_FFk|intB~2_combout ;
wire \inst|nFF:0:D_FFk|intR~0_combout ;
wire \inst|nFF:2:D_FFk|intR~0_combout ;
wire \inst|nFF:2:D_FFk|intB~4_combout ;
wire \inst|nFF:7:D_FFk|intB~9_combout ;
wire \inst|nFF:7:D_FFk|intS~0_combout ;
wire \inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ;
wire \inst|nFF:5:D_FFk|intS~0_combout ;
wire \inst|nFF:5:D_FFk|intR~0_combout ;
wire \inst|nFF:5:D_FFk|intQ~0_combout ;
wire \inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ;
wire \inst|nFF:6:D_FFk|intB~3_combout ;
wire \inst|nFF:6:D_FFk|intS~0_combout ;
wire \inst|nFF:6:D_FFk|intR~0_combout ;
wire \inst|nFF:6:D_FFk|intQ~0_combout ;
wire \inst9|nAdders:26:FA_k|Cout~0_combout ;
wire \inst9|nAdders:28:FA_k|Cout~0_combout ;
wire \inst|nFF:7:D_FFk|intB~6_combout ;
wire \inst|nFF:7:D_FFk|intB~7_combout ;
wire \inst|nFF:7:D_FFk|intB~8_combout ;
wire \inst|nFF:7:D_FFk|intR~0_combout ;
wire \inst|nFF:7:D_FFk|intQ~0_combout ;
wire \inst|nFF:4:D_FFk|intB~2_combout ;
wire \inst|nFF:4:D_FFk|intB~3_combout ;
wire \inst|nFF:4:D_FFk|intR~0_combout ;
wire \inst|nFF:4:D_FFk|intS~0_combout ;
wire \inst|nFF:4:D_FFk|intQ~0_combout ;
wire \inst|nFF:7:D_FFk|intB~10_combout ;
wire \inst7|Operation[0]~1_combout ;
wire \inst7|Operation[2]~0_combout ;
wire \RamClock~inputclkctrl_outclk ;
wire \inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ;
wire \inst4|Jump~1_combout ;
wire \inst4|MemRead~0_combout ;
wire \inst5|Gen_Registers~16_combout ;
wire \inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers~55_combout ;
wire \inst5|Gen_Registers~41_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[9]~9_combout ;
wire \inst5|ReadReg2Decoder|output[15]~17_combout ;
wire \inst5|ReadReg2Decoder|output[14]~16_combout ;
wire \inst5|ReadData2[6]~129_combout ;
wire \inst5|Gen_Registers~52_combout ;
wire \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers~25_combout ;
wire \inst5|Gen_Registers~26_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[8]~10_combout ;
wire \inst5|ReadReg2Decoder|output[9]~11_combout ;
wire \inst5|ReadData2[6]~126_combout ;
wire \inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers~53_combout ;
wire \inst5|Gen_Registers~30_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|Gen_Registers~31_combout ;
wire \inst5|Gen_Registers~32_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[13]~15_combout ;
wire \inst5|ReadData2[6]~128_combout ;
wire \inst5|ReadData2[6]~130_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[25]~23_combout ;
wire \inst5|ReadReg2Decoder|output[27]~27_combout ;
wire \inst5|ReadReg2Decoder|output[26]~26_combout ;
wire \inst5|ReadData2[6]~134_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[24]~24_combout ;
wire \inst5|ReadReg2Decoder|output[25]~25_combout ;
wire \inst5|ReadData2[6]~133_combout ;
wire \inst5|ReadReg2Decoder|output[16]~18_combout ;
wire \inst5|ReadReg2Decoder|output[20]~21_combout ;
wire \inst5|ReadReg2Decoder|output[22]~22_combout ;
wire \inst5|ReadData2[6]~132_combout ;
wire \inst5|ReadData2[6]~135_combout ;
wire \inst5|Gen_Registers~20_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[2]~4_combout ;
wire \inst5|ReadReg2Decoder|output[6]~8_combout ;
wire \inst5|ReadReg2Decoder|output[4]~7_combout ;
wire \inst5|ReadData2[6]~124_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[2]~5_combout ;
wire \inst5|ReadReg2Decoder|output[3]~6_combout ;
wire \inst5|ReadData2[6]~123_combout ;
wire \inst5|Gen_Registers~24_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[5]~0_combout ;
wire \inst5|ReadData2[6]~119_combout ;
wire \inst5|Gen_Registers~42_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[21]~3_combout ;
wire \inst5|ReadData2[6]~121_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[19]~1_combout ;
wire \inst5|ReadData2[6]~120_combout ;
wire \inst5|ReadData2[6]~122_combout ;
wire \inst5|ReadData2[6]~125_combout ;
wire \inst4|MemWrite~1_combout ;
wire \inst4|MemWrite~2_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadData2[0]~19_combout ;
wire \inst5|ReadReg2Decoder|output[0]~2_combout ;
wire \inst5|int_ReadData2[1][0]~combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadData2[0]~18_combout ;
wire \inst5|ReadData2[0]~21_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadData2[0]~22_combout ;
wire \inst5|ReadData2[0]~24_combout ;
wire \inst5|Gen_Registers~49_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[30]~31_combout ;
wire \inst5|ReadReg2Decoder|output[31]~32_combout ;
wire \inst5|ReadData2[0]~36_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[28]~29_combout ;
wire \inst5|ReadReg2Decoder|output[29]~30_combout ;
wire \inst5|ReadData2[0]~35_combout ;
wire \inst5|ReadData2[0]~37_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[12]~14_combout ;
wire \inst5|ReadData2[0]~27_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadData2[0]~25_combout ;
wire \inst5|Gen_Registers~34_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadData2[0]~28_combout ;
wire \inst5|ReadData2[0]~29_combout ;
wire \inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[1]~0_combout ;
wire \inst5|ReadReg1Decoder|output[25]~28_combout ;
wire \inst5|ReadReg1Decoder|output[2]~2_combout ;
wire \inst5|ReadReg1Decoder|output[26]~29_combout ;
wire \inst5|ReadData1[0]~135_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[3]~4_combout ;
wire \inst5|ReadReg1Decoder|output[31]~34_combout ;
wire \inst5|ReadReg1Decoder|output[4]~6_combout ;
wire \inst5|ReadData1[0]~138_combout ;
wire \inst5|Gen_Registers~54_combout ;
wire \inst5|Gen_Registers~46_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[27]~30_combout ;
wire \inst5|ReadReg1Decoder|output[28]~31_combout ;
wire \inst5|ReadData1[0]~136_combout ;
wire \inst5|ReadData1[0]~139_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[1]~1_combout ;
wire \inst5|ReadReg1Decoder|output[2]~3_combout ;
wire \inst5|ReadData1[0]~120_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers~19_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[3]~5_combout ;
wire \inst5|ReadReg1Decoder|output[4]~7_combout ;
wire \inst5|ReadData1[0]~121_combout ;
wire \inst5|Gen_Registers~23_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[6]~9_combout ;
wire \inst5|ReadReg1Decoder|output[5]~8_combout ;
wire \inst5|ReadData1[0]~122_combout ;
wire \inst5|ReadData1[0]~124_combout ;
wire \inst5|Gen_Registers~28_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[9]~12_combout ;
wire \inst5|ReadReg1Decoder|output[10]~13_combout ;
wire \inst5|ReadData1[0]~125_combout ;
wire \inst5|ReadReg1Decoder|output[14]~17_combout ;
wire \inst5|ReadReg1Decoder|output[13]~16_combout ;
wire \inst5|ReadData1[0]~127_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout ;
wire \inst5|Gen_Registers~35_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[16]~19_combout ;
wire \inst5|ReadReg1Decoder|output[15]~18_combout ;
wire \inst5|ReadData1[0]~128_combout ;
wire \inst5|ReadData1[0]~129_combout ;
wire \inst4|MemWrite~0_combout ;
wire \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|MUX|Output[0]~35_combout ;
wire \inst8|MUX|sel_signals[2]~9_combout ;
wire \inst8|MUX|Output[0]~36_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~2_combout ;
wire \inst5|int_ReadData2[1][1]~combout ;
wire \inst5|Gen_Registers~51_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~17_combout ;
wire \inst5|ReadReg2Decoder|output[4]~28_combout ;
wire \inst5|int_ReadData2[0][1]~12_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~16_combout ;
wire \inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~5_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[11]~13_combout ;
wire \inst5|ReadReg2Decoder|output[10]~12_combout ;
wire \inst5|ReadData2[1]~7_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~9_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~8_combout ;
wire \inst5|ReadData2[1]~10_combout ;
wire \inst5|ReadData2[1]~159_combout ;
wire \inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData2[1]~0_combout ;
wire \inst5|ReadData2[1]~3_combout ;
wire \inst16|nMux:1:Mux8Bit_K|muxOut~1_combout ;
wire \inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ;
wire \inst8|MUX|Output~28_combout ;
wire \inst8|MUX|Output~29_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[19]~22_combout ;
wire \inst5|ReadReg1Decoder|output[20]~23_combout ;
wire \inst5|ReadData1[2]~91_combout ;
wire \inst5|Gen_Registers~43_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~43_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~42_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~40_combout ;
wire \inst5|Gen_Registers~17_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|int_ReadData2[1][2]~combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~39_combout ;
wire \inst5|ReadData2[2]~41_combout ;
wire \inst5|ReadData2[2]~44_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers~50_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~56_combout ;
wire \inst5|ReadData2[2]~57_combout ;
wire \inst5|Gen_Registers~33_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~48_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~45_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData2[2]~47_combout ;
wire \inst5|ReadData2[2]~49_combout ;
wire \inst16|nMux:2:Mux8Bit_K|muxOut~0_combout ;
wire \inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~116_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers~45_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~115_combout ;
wire \inst5|ReadReg1Decoder|output[29]~32_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[30]~33_combout ;
wire \inst5|ReadData1[1]~117_combout ;
wire \inst5|ReadData1[1]~119_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~100_combout ;
wire \inst5|ReadReg1Decoder|output[7]~10_combout ;
wire \inst5|ReadReg1Decoder|output[8]~11_combout ;
wire \inst5|ReadData1[1]~103_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~102_combout ;
wire \inst5|ReadData1[1]~104_combout ;
wire \inst5|Gen_Registers~27_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~105_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ;
wire \inst5|ReadData1[1]~107_combout ;
wire \inst5|ReadData1[1]~108_combout ;
wire \inst5|ReadData1[1]~109_combout ;
wire \inst8|Adder|CLA_Lower|c~4_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~76_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~75_combout ;
wire \inst5|Gen_Registers~48_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~77_combout ;
wire \inst5|ReadData1[3]~79_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~67_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[12]~15_combout ;
wire \inst5|ReadReg1Decoder|output[11]~14_combout ;
wire \inst5|ReadData1[3]~66_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~68_combout ;
wire \inst5|ReadData1[3]~69_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~61_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~63_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData1[3]~60_combout ;
wire \inst5|ReadData1[3]~64_combout ;
wire \inst8|Adder|CLA_Lower|c~2_combout ;
wire \inst8|Suber|CLA_Lower|c~2_combout ;
wire \inst8|Suber|CLA_Lower|c~4_combout ;
wire \inst8|Suber|CLA_Lower|c~5_combout ;
wire \inst8|MUX|Output~20_combout ;
wire \inst8|MUX|Output~22_combout ;
wire \inst8|Suber|CLA_Lower|c~3_combout ;
wire \inst8|Suber|CLA_Lower|c~0_combout ;
wire \inst8|Suber|CLA_Lower|c~1_combout ;
wire \inst8|MUX|Output~16_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~51_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~154_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~153_combout ;
wire \inst5|ReadReg2Decoder|output[18]~20_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadReg2Decoder|output[16]~19_combout ;
wire \inst5|ReadData2[7]~151_combout ;
wire \inst5|ReadData2[7]~155_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~156_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~157_combout ;
wire \inst5|ReadData2[7]~158_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~140_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~139_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~141_combout ;
wire \inst5|ReadData2[7]~142_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~144_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~145_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~148_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData2[7]~146_combout ;
wire \inst5|ReadData2[7]~149_combout ;
wire \inst5|ReadData2[7]~150_combout ;
wire \inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData1[7]~141_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData1[7]~140_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData1[7]~142_combout ;
wire \inst5|ReadData1[7]~144_combout ;
wire \inst5|ReadData1[7]~158_combout ;
wire \inst5|ReadData1[7]~157_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadData1[7]~155_combout ;
wire \inst5|ReadData1[7]~159_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ;
wire \inst5|ReadReg1Decoder|output[21]~24_combout ;
wire \inst5|ReadReg1Decoder|output[22]~25_combout ;
wire \inst5|ReadData1[7]~152_combout ;
wire \inst5|ReadReg1Decoder|output[24]~27_combout ;
wire \inst5|ReadReg1Decoder|output[23]~26_combout ;
wire \inst5|ReadData1[7]~153_combout ;
wire \inst5|ReadReg1Decoder|output[17]~20_combout ;
wire \inst5|ReadReg1Decoder|output[18]~21_combout ;
wire \inst5|ReadData1[7]~150_combout ;
wire \inst5|ReadData1[7]~154_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~105_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~107_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~106_combout ;
wire \inst5|ReadData2[5]~108_combout ;
wire \inst5|Gen_Registers~38_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~99_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~100_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|int_ReadData2[1][5]~combout ;
wire \inst5|ReadData2[5]~101_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~103_combout ;
wire \inst5|ReadData2[5]~109_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~112_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~113_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers~37_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~110_combout ;
wire \inst5|ReadData2[5]~114_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData2[5]~115_combout ;
wire \inst5|ReadData2[5]~117_combout ;
wire \inst5|ReadData2[5]~118_combout ;
wire \inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~3_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~2_combout ;
wire \inst5|ReadData1[5]~4_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~7_combout ;
wire \inst5|ReadData1[5]~5_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~8_combout ;
wire \inst5|ReadData1[5]~9_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ;
wire \inst5|ReadData1[5]~12_combout ;
wire \inst5|ReadData1[5]~10_combout ;
wire \inst5|ReadData1[5]~13_combout ;
wire \inst5|ReadData1[5]~14_combout ;
wire \inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|MUX|Output~14_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~93_combout ;
wire \inst5|ReadData2[4]~92_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~91_combout ;
wire \inst5|ReadData2[4]~94_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~83_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~84_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~87_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~86_combout ;
wire \inst5|ReadData2[4]~88_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~80_combout ;
wire \inst5|ReadData2[4]~79_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~78_combout ;
wire \inst5|ReadData2[4]~81_combout ;
wire \inst5|ReadData2[4]~89_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~95_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData2[4]~96_combout ;
wire \inst5|ReadData2[4]~97_combout ;
wire \inst8|TwosComp|Adder|CLA_Lower|c~0_combout ;
wire \inst8|Suber|CLA_Upper|c[0]~4_combout ;
wire \inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|MUX|Output~12_combout ;
wire \inst8|Adder|CLA_Lower|c~0_combout ;
wire \inst8|Adder|CLA_Lower|c~1_combout ;
wire \inst8|Adder|CLA_Lower|c~3_combout ;
wire \inst8|Adder|CLA_Upper|c[0]~5_combout ;
wire \inst8|MUX|Output~13_combout ;
wire \inst8|MUX|Output~15_combout ;
wire \inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~53_combout ;
wire \inst5|ReadData1[4]~52_combout ;
wire \inst5|ReadData1[4]~54_combout ;
wire \inst5|ReadData1[4]~46_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~45_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~47_combout ;
wire \inst5|ReadData1[4]~49_combout ;
wire \inst5|ReadData1[4]~43_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout ;
wire \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~40_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ;
wire \inst5|ReadData1[4]~42_combout ;
wire \inst5|ReadData1[4]~44_combout ;
wire \inst8|MUX|Output~17_combout ;
wire \inst8|MUX|Output~19_combout ;
wire \inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~93_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~92_combout ;
wire \inst5|ReadData1[2]~94_combout ;
wire \inst5|ReadData1[2]~81_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~83_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~82_combout ;
wire \inst5|ReadData1[2]~84_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~87_combout ;
wire \inst5|ReadData1[2]~86_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ;
wire \inst5|ReadData1[2]~88_combout ;
wire \inst5|ReadData1[2]~89_combout ;
wire \inst8|Suber|CLA_Lower|c~6_combout ;
wire \inst8|MUX|Output~25_combout ;
wire \inst8|Adder|CLA_Lower|c~5_combout ;
wire \inst8|MUX|Output~24_combout ;
wire \inst8|MUX|Output~26_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~71_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~70_combout ;
wire \inst5|ReadData2[3]~72_combout ;
wire \inst5|ReadData2[3]~74_combout ;
wire \inst5|ReadData2[3]~75_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~76_combout ;
wire \inst5|ReadData2[3]~77_combout ;
wire \inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~62_combout ;
wire \inst5|Gen_Registers~36_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~59_combout ;
wire \inst5|Gen_Registers~21_combout ;
wire \inst5|Gen_Registers~40_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~60_combout ;
wire \inst5|ReadData2[3]~58_combout ;
wire \inst5|ReadData2[3]~61_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~67_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout ;
wire \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ;
wire \inst5|ReadData2[3]~65_combout ;
wire \inst5|ReadData2[3]~66_combout ;
wire \inst5|ReadData2[3]~68_combout ;
wire \inst5|ReadData2[3]~69_combout ;
wire \inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|MUX|Output[0]~39_combout ;
wire \inst8|MUX|Output[0]~37_combout ;
wire \inst8|MUX|Output[0]~38_combout ;
wire \inst8|MUX|Output[0]~40_combout ;
wire \inst8|MUX|Output[0]~41_combout ;
wire \inst8|MUX|Output[0]~42_combout ;
wire \inst8|MUX|Output[0]~43_combout ;
wire \inst8|MUX|Output[0]~31_combout ;
wire \inst8|MUX|Output[0]~45_combout ;
wire \inst8|MUX|Output[0]~33_combout ;
wire \inst8|MUX|Output[0]~34_combout ;
wire \inst8|MUX|Output[0]~44_combout ;
wire \inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~32_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~31_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~30_combout ;
wire \inst5|ReadData1[6]~34_combout ;
wire \inst5|ReadData1[6]~27_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~25_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~28_combout ;
wire \inst5|ReadData1[6]~29_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~38_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout ;
wire \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ;
wire \inst5|ReadData1[6]~37_combout ;
wire \inst5|ReadData1[6]~35_combout ;
wire \inst5|ReadData1[6]~39_combout ;
wire \inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ;
wire \inst8|MUX|Output~7_combout ;
wire \inst8|Adder|CLA_Upper|c~4_combout ;
wire \inst8|MUX|Output~8_combout ;
wire \inst8|MUX|Output~9_combout ;
wire \inst8|MUX|Output~11_combout ;
wire \inst8|IsZero|all_zero~1_combout ;
wire \inst8|IsZero|all_zero~2_combout ;
wire \inst|nFF:7:D_FFk|intB~4_combout ;
wire \inst|nFF:3:D_FFk|intB~0_combout ;
wire \inst|nFF:3:D_FFk|intB~1_combout ;
wire \inst|nFF:3:D_FFk|intS~0_combout ;
wire \inst|nFF:3:D_FFk|intR~0_combout ;
wire \inst|nFF:3:D_FFk|intQ~0_combout ;
wire \inst20~0_combout ;
wire \inst20~1_combout ;
wire \inst|nFF:7:D_FFk|intB~5_combout ;
wire \inst|nFF:2:D_FFk|intB~3_combout ;
wire \inst|nFF:2:D_FFk|intS~0_combout ;
wire \inst|nFF:2:D_FFk|intQ~0_combout ;
wire \inst|nFF:1:D_FFk|intB~2_combout ;
wire \inst|nFF:1:D_FFk|intB~0_combout ;
wire \inst|nFF:1:D_FFk|intB~3_combout ;
wire \inst|nFF:1:D_FFk|intS~0_combout ;
wire \inst|nFF:1:D_FFk|intR~0_combout ;
wire \inst|nFF:1:D_FFk|intQ~0_combout ;
wire \inst|nFF:0:D_FFk|intB~0_combout ;
wire \inst|nFF:0:D_FFk|intB~3_combout ;
wire \inst|nFF:0:D_FFk|intS~0_combout ;
wire \inst|nFF:0:D_FFk|intQ~0_combout ;
wire \inst4|Jump~0_combout ;
wire \inst8|MUX|sel_signals[1]~8_combout ;
wire \inst8|MUX|sel_signals[1]~10_combout ;
wire \inst8|MUX|Output~5_combout ;
wire \inst8|Adder|CLA_Upper|c[2]~2_combout ;
wire \inst8|Adder|CLA_Upper|c[2]~3_combout ;
wire \inst8|Adder|CLA_Upper|c~0_combout ;
wire \inst8|Adder|CLA_Upper|c~1_combout ;
wire \inst8|Suber|CLA_Upper|s[3]~0_combout ;
wire \inst8|Suber|CLA_Upper|c~2_combout ;
wire \inst8|Suber|CLA_Upper|c~1_combout ;
wire \inst8|MUX|Output~4_combout ;
wire \inst8|MUX|Output~6_combout ;
wire [3:0] \inst8|Adder|CLA_Upper|s ;
wire [3:0] \inst8|Adder|CLA_Upper|p ;
wire [3:0] \inst8|TwosComp|Adder|CLA_Lower|s ;
wire [3:0] \inst8|TwosComp|Adder|CLA_Upper|s ;
wire [3:0] \inst8|Suber|CLA_Lower|p ;
wire [3:0] \inst8|Suber|CLA_Upper|c ;
wire [3:0] \inst8|Suber|CLA_Upper|p ;
wire [3:0] \inst1|Adder|gen_cla_blocks:6:CLA|s ;
wire [3:0] \inst1|Adder|gen_cla_blocks:7:CLA|s ;
wire [31:0] \inst5|ReadReg2Decoder|output ;
wire [3:0] \inst8|Adder|CLA_Lower|s ;
wire [3:0] \inst8|Adder|CLA_Lower|p ;
wire [3:0] \inst8|Adder|CLA_Lower|g ;
wire [7:0] \inst8|MUX|sel_signals ;
wire [1:0] \inst4|ALUOp ;
wire [31:0] \inst2|rom0|srom|rom_block|auto_generated|q_a ;
wire [7:0] \inst5|ReadData2 ;
wire [7:0] \inst5|ReadData1 ;
wire [31:0] \inst5|ReadReg1Decoder|output ;
wire [7:0] \inst11|ram0|sram|ram_block|auto_generated|q_b ;

wire [35:0] \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [35:0] \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst2|rom0|srom|rom_block|auto_generated|q_a [0] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [1] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [2] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [3] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [4] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [5] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [6] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [7] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [15] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [16] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [17] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [18] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [19] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [20] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [21] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [22] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [23] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [24] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [25] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [26] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [27] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [28] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [29] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [30] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [31] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];

assign \inst2|rom0|srom|rom_block|auto_generated|q_a [8] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [9] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [10] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [11] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [12] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [13] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \inst2|rom0|srom|rom_block|auto_generated|q_a [14] = \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];

assign \inst11|ram0|sram|ram_block|auto_generated|q_b [0] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [1] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [2] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [3] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [4] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [5] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [6] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst11|ram0|sram|ram_block|auto_generated|q_b [7] = \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X32_Y36_N28
cycloneive_lcell_comb \inst5|ReadData1[5]~1 (
// Equation(s):
// \inst5|ReadData1[5]~1_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[3]~5_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[3]~5_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~1 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N22
cycloneive_lcell_comb \inst5|ReadData1[5]~6 (
// Equation(s):
// \inst5|ReadData1[5]~6_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[12]~15_combout )))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.datad(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~6 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N28
cycloneive_lcell_comb \inst5|ReadData1[5]~11 (
// Equation(s):
// \inst5|ReadData1[5]~11_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout )))) # 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[19]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[20]~23_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~11 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N14
cycloneive_lcell_comb \inst5|ReadData1[5]~15 (
// Equation(s):
// \inst5|ReadData1[5]~15_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[25]~28_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[25]~28_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~15 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N16
cycloneive_lcell_comb \inst5|ReadData1[5]~16 (
// Equation(s):
// \inst5|ReadData1[5]~16_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout )))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.datad(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~16 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N22
cycloneive_lcell_comb \inst5|ReadData1[5]~17 (
// Equation(s):
// \inst5|ReadData1[5]~17_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout  & (((!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout )))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[29]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~17 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N24
cycloneive_lcell_comb \inst5|ReadData1[5]~18 (
// Equation(s):
// \inst5|ReadData1[5]~18_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout  & ((!\inst5|ReadReg1Decoder|output [0])))) # (!\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout  
// & ((\inst5|ReadReg1Decoder|output[31]~34_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout  & !\inst5|ReadReg1Decoder|output [0]))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.datad(\inst5|ReadReg1Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~18 .lut_mask = 16'h5073;
defparam \inst5|ReadData1[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N26
cycloneive_lcell_comb \inst5|ReadData1[5]~19 (
// Equation(s):
// \inst5|ReadData1[5]~19_combout  = (\inst5|ReadData1[5]~17_combout ) # ((\inst5|ReadData1[5]~18_combout ) # ((\inst5|ReadData1[5]~15_combout ) # (\inst5|ReadData1[5]~16_combout )))

	.dataa(\inst5|ReadData1[5]~17_combout ),
	.datab(\inst5|ReadData1[5]~18_combout ),
	.datac(\inst5|ReadData1[5]~15_combout ),
	.datad(\inst5|ReadData1[5]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~19 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N12
cycloneive_lcell_comb \inst5|ReadData2[1]~1 (
// Equation(s):
// \inst5|ReadData2[1]~1_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~1 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[1]~4 (
// Equation(s):
// \inst5|ReadData2[1]~4_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[3]~6_combout ))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.datad(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~4 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N18
cycloneive_lcell_comb \inst5|ReadData2[1]~6 (
// Equation(s):
// \inst5|ReadData2[1]~6_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[8]~10_combout ))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[8]~10_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~6 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N20
cycloneive_lcell_comb \inst5|ReadData2[1]~11 (
// Equation(s):
// \inst5|ReadData2[1]~11_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[18]~20_combout ))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[16]~19_combout ) # ((!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[18]~20_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~11 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[1]~12 (
// Equation(s):
// \inst5|ReadData2[1]~12_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[22]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[22]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.datad(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~12 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[1]~13 (
// Equation(s):
// \inst5|ReadData2[1]~13_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[25]~25_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((\inst5|ReadReg2Decoder|output[25]~25_combout  & !\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~13 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData2[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[1]~14 (
// Equation(s):
// \inst5|ReadData2[1]~14_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[26]~26_combout ))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[26]~26_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~14 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N12
cycloneive_lcell_comb \inst5|ReadData2[1]~15 (
// Equation(s):
// \inst5|ReadData2[1]~15_combout  = (\inst5|ReadData2[1]~14_combout ) # ((\inst5|ReadData2[1]~12_combout ) # ((\inst5|ReadData2[1]~11_combout ) # (\inst5|ReadData2[1]~13_combout )))

	.dataa(\inst5|ReadData2[1]~14_combout ),
	.datab(\inst5|ReadData2[1]~12_combout ),
	.datac(\inst5|ReadData2[1]~11_combout ),
	.datad(\inst5|ReadData2[1]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~15 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N24
cycloneive_lcell_comb \inst5|ReadData2[0]~20 (
// Equation(s):
// \inst5|ReadData2[0]~20_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~20 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[0]~23 (
// Equation(s):
// \inst5|ReadData2[0]~23_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[6]~8_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[6]~8_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~23 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[0]~26 (
// Equation(s):
// \inst5|ReadData2[0]~26_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout )))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[10]~12_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.datad(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~26 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[0]~30 (
// Equation(s):
// \inst5|ReadData2[0]~30_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[16]~19_combout )))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[18]~20_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~30 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[0]~31 (
// Equation(s):
// \inst5|ReadData2[0]~31_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout  & (((!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[20]~21_combout )))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[20]~21_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~31 .lut_mask = 16'h4F44;
defparam \inst5|ReadData2[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N26
cycloneive_lcell_comb \inst5|ReadData2[0]~32 (
// Equation(s):
// \inst5|ReadData2[0]~32_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[25]~25_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((\inst5|ReadReg2Decoder|output[25]~25_combout  & !\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~32 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData2[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N2
cycloneive_lcell_comb \inst5|ReadData2[0]~33 (
// Equation(s):
// \inst5|ReadData2[0]~33_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[26]~26_combout ))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[26]~26_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~33 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N22
cycloneive_lcell_comb \inst5|ReadData2[0]~34 (
// Equation(s):
// \inst5|ReadData2[0]~34_combout  = (\inst5|ReadData2[0]~32_combout ) # ((\inst5|ReadData2[0]~33_combout ) # ((\inst5|ReadData2[0]~30_combout ) # (\inst5|ReadData2[0]~31_combout )))

	.dataa(\inst5|ReadData2[0]~32_combout ),
	.datab(\inst5|ReadData2[0]~33_combout ),
	.datac(\inst5|ReadData2[0]~30_combout ),
	.datad(\inst5|ReadData2[0]~31_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~34 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N4
cycloneive_lcell_comb \inst5|ReadData2[2]~38 (
// Equation(s):
// \inst5|ReadData2[2]~38_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~38 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \inst5|ReadData2[2]~46 (
// Equation(s):
// \inst5|ReadData2[2]~46_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[11]~13_combout ))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[11]~13_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.datad(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~46 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[2]~50 (
// Equation(s):
// \inst5|ReadData2[2]~50_combout  = (\inst5|ReadReg2Decoder|output[18]~20_combout  & (((!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout )) # (!\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[18]~20_combout  & (((!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~50 .lut_mask = 16'h2F22;
defparam \inst5|ReadData2[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
cycloneive_lcell_comb \inst5|ReadData2[2]~51 (
// Equation(s):
// \inst5|ReadData2[2]~51_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout )))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[20]~21_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.datad(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~51 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N14
cycloneive_lcell_comb \inst5|ReadData2[2]~52 (
// Equation(s):
// \inst5|ReadData2[2]~52_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[25]~25_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[25]~25_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~52 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[2]~53 (
// Equation(s):
// \inst5|ReadData2[2]~53_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[26]~26_combout ))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[26]~26_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~53 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[2]~54 (
// Equation(s):
// \inst5|ReadData2[2]~54_combout  = (\inst5|ReadData2[2]~51_combout ) # ((\inst5|ReadData2[2]~50_combout ) # ((\inst5|ReadData2[2]~52_combout ) # (\inst5|ReadData2[2]~53_combout )))

	.dataa(\inst5|ReadData2[2]~51_combout ),
	.datab(\inst5|ReadData2[2]~50_combout ),
	.datac(\inst5|ReadData2[2]~52_combout ),
	.datad(\inst5|ReadData2[2]~53_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~54 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N14
cycloneive_lcell_comb \inst5|ReadData2[2]~55 (
// Equation(s):
// \inst5|ReadData2[2]~55_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[28]~29_combout ))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[29]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[28]~29_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~55 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N12
cycloneive_lcell_comb \inst5|int_ReadData2[1][3] (
// Equation(s):
// \inst5|int_ReadData2[1][3]~combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout  & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[0]~2_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][3] .lut_mask = 16'h0200;
defparam \inst5|int_ReadData2[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
cycloneive_lcell_comb \inst5|ReadData2[3]~63 (
// Equation(s):
// \inst5|ReadData2[3]~63_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[6]~8_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~63 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N0
cycloneive_lcell_comb \inst5|ReadData2[3]~64 (
// Equation(s):
// \inst5|ReadData2[3]~64_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[8]~10_combout ))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[8]~10_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~64 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N30
cycloneive_lcell_comb \inst5|ReadData2[3]~73 (
// Equation(s):
// \inst5|ReadData2[3]~73_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout )))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[26]~26_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[27]~27_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~73 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
cycloneive_lcell_comb \inst5|ReadData2[4]~82 (
// Equation(s):
// \inst5|ReadData2[4]~82_combout  = (\inst5|ReadReg2Decoder|output[2]~5_combout  & (((!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout )) # (!\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ))) # 
// (!\inst5|ReadReg2Decoder|output[2]~5_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[3]~6_combout )))

	.dataa(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~82 .lut_mask = 16'h30BA;
defparam \inst5|ReadData2[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
cycloneive_lcell_comb \inst5|ReadData2[4]~85 (
// Equation(s):
// \inst5|ReadData2[4]~85_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[10]~12_combout ))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[10]~12_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.datad(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~85 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \inst5|ReadData2[4]~90 (
// Equation(s):
// \inst5|ReadData2[4]~90_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[18]~20_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~90 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N22
cycloneive_lcell_comb \inst5|ReadData2[5]~98 (
// Equation(s):
// \inst5|ReadData2[5]~98_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~98 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
cycloneive_lcell_comb \inst5|ReadData2[5]~102 (
// Equation(s):
// \inst5|ReadData2[5]~102_combout  = (\inst5|ReadReg2Decoder|output[2]~5_combout  & (((!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout )) # (!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ))) # 
// (!\inst5|ReadReg2Decoder|output[2]~5_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[3]~6_combout )))

	.dataa(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~102 .lut_mask = 16'h30BA;
defparam \inst5|ReadData2[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[5]~104 (
// Equation(s):
// \inst5|ReadData2[5]~104_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[8]~10_combout ))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[8]~10_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~104 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
cycloneive_lcell_comb \inst5|ReadData2[5]~111 (
// Equation(s):
// \inst5|ReadData2[5]~111_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[22]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[22]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.datad(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~111 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N4
cycloneive_lcell_comb \inst5|ReadData2[5]~116 (
// Equation(s):
// \inst5|ReadData2[5]~116_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~116 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \inst5|ReadData2[6]~127 (
// Equation(s):
// \inst5|ReadData2[6]~127_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[10]~12_combout ))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[10]~12_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.datad(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~127 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N10
cycloneive_lcell_comb \inst5|ReadData2[6]~131 (
// Equation(s):
// \inst5|ReadData2[6]~131_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout  & (((!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout )))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[18]~20_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~131 .lut_mask = 16'h4F44;
defparam \inst5|ReadData2[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[6]~136 (
// Equation(s):
// \inst5|ReadData2[6]~136_combout  = (\inst5|ReadReg2Decoder|output[28]~29_combout  & (((!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[29]~30_combout )) # (!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[28]~29_combout  & (((!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[29]~30_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~136 .lut_mask = 16'h2F22;
defparam \inst5|ReadData2[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[6]~137 (
// Equation(s):
// \inst5|ReadData2[6]~137_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~137 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N30
cycloneive_lcell_comb \inst5|ReadData2[6]~138 (
// Equation(s):
// \inst5|ReadData2[6]~138_combout  = (\inst5|ReadData2[6]~137_combout ) # ((\inst5|ReadData2[6]~136_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout  & !\inst5|ReadReg2Decoder|output [0])))

	.dataa(\inst5|ReadData2[6]~137_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output [0]),
	.datad(\inst5|ReadData2[6]~136_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~138 .lut_mask = 16'hFFAB;
defparam \inst5|ReadData2[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N4
cycloneive_lcell_comb \inst5|ReadData1[6]~20 (
// Equation(s):
// \inst5|ReadData1[6]~20_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout )))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[2]~3_combout ) # ((!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[1]~1_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~20 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N22
cycloneive_lcell_comb \inst5|ReadData1[6]~21 (
// Equation(s):
// \inst5|ReadData1[6]~21_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[3]~5_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[3]~5_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~21 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
cycloneive_lcell_comb \inst5|ReadData1[6]~22 (
// Equation(s):
// \inst5|ReadData1[6]~22_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[6]~9_combout )))) # 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[6]~9_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.datad(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~22 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N20
cycloneive_lcell_comb \inst5|ReadData1[6]~23 (
// Equation(s):
// \inst5|ReadData1[6]~23_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout )))) # 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[7]~10_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~23 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
cycloneive_lcell_comb \inst5|ReadData1[6]~24 (
// Equation(s):
// \inst5|ReadData1[6]~24_combout  = (\inst5|ReadData1[6]~21_combout ) # ((\inst5|ReadData1[6]~20_combout ) # ((\inst5|ReadData1[6]~22_combout ) # (\inst5|ReadData1[6]~23_combout )))

	.dataa(\inst5|ReadData1[6]~21_combout ),
	.datab(\inst5|ReadData1[6]~20_combout ),
	.datac(\inst5|ReadData1[6]~22_combout ),
	.datad(\inst5|ReadData1[6]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~24 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N22
cycloneive_lcell_comb \inst5|ReadData1[6]~26 (
// Equation(s):
// \inst5|ReadData1[6]~26_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[12]~15_combout )))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.datad(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~26 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N6
cycloneive_lcell_comb \inst5|ReadData1[6]~33 (
// Equation(s):
// \inst5|ReadData1[6]~33_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[23]~26_combout  & (!\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout ) # ((\inst5|ReadReg1Decoder|output[23]~26_combout  & !\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~33 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N10
cycloneive_lcell_comb \inst5|ReadData1[6]~36 (
// Equation(s):
// \inst5|ReadData1[6]~36_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[28]~31_combout ))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[28]~31_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.datad(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~36 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c~0 (
// Equation(s):
// \inst8|Suber|CLA_Upper|c~0_combout  = (\inst5|ReadData1 [6] & ((\inst8|TwosComp|Adder|CLA_Upper|s [2]) # ((\inst5|ReadData1 [5] & \inst8|TwosComp|Adder|CLA_Upper|s [1])))) # (!\inst5|ReadData1 [6] & (\inst5|ReadData1 [5] & 
// (\inst8|TwosComp|Adder|CLA_Upper|s [1] & \inst8|TwosComp|Adder|CLA_Upper|s [2])))

	.dataa(\inst5|ReadData1 [5]),
	.datab(\inst8|TwosComp|Adder|CLA_Upper|s [1]),
	.datac(\inst5|ReadData1 [6]),
	.datad(\inst8|TwosComp|Adder|CLA_Upper|s [2]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c~0 .lut_mask = 16'hF880;
defparam \inst8|Suber|CLA_Upper|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
cycloneive_lcell_comb \inst5|ReadData1[4]~41 (
// Equation(s):
// \inst5|ReadData1[4]~41_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[3]~5_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~41 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N0
cycloneive_lcell_comb \inst5|ReadData1[4]~48 (
// Equation(s):
// \inst5|ReadData1[4]~48_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~48 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N30
cycloneive_lcell_comb \inst5|ReadData1[4]~50 (
// Equation(s):
// \inst5|ReadData1[4]~50_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[17]~20_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout ) # ((!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[17]~20_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~50 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[4]~55 (
// Equation(s):
// \inst5|ReadData1[4]~55_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout )))) # 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[25]~28_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[26]~29_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~55 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N24
cycloneive_lcell_comb \inst5|ReadData1[4]~56 (
// Equation(s):
// \inst5|ReadData1[4]~56_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout )))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.datad(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~56 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N20
cycloneive_lcell_comb \inst5|ReadData1[4]~57 (
// Equation(s):
// \inst5|ReadData1[4]~57_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[29]~32_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[30]~33_combout ) # ((\inst5|ReadReg1Decoder|output[29]~32_combout  & !\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~57 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N24
cycloneive_lcell_comb \inst5|ReadData1[4]~58 (
// Equation(s):
// \inst5|ReadData1[4]~58_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[31]~34_combout ))) # 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout  & (((!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[31]~34_combout )) # (!\inst5|ReadReg1Decoder|output [0])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.datad(\inst5|ReadReg1Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~58 .lut_mask = 16'h3075;
defparam \inst5|ReadData1[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N22
cycloneive_lcell_comb \inst5|ReadData1[4]~59 (
// Equation(s):
// \inst5|ReadData1[4]~59_combout  = (\inst5|ReadData1[4]~56_combout ) # ((\inst5|ReadData1[4]~57_combout ) # ((\inst5|ReadData1[4]~55_combout ) # (\inst5|ReadData1[4]~58_combout )))

	.dataa(\inst5|ReadData1[4]~56_combout ),
	.datab(\inst5|ReadData1[4]~57_combout ),
	.datac(\inst5|ReadData1[4]~55_combout ),
	.datad(\inst5|ReadData1[4]~58_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~59 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N26
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|p[0] (
// Equation(s):
// \inst8|Suber|CLA_Upper|p [0] = \inst5|ReadData1 [4] $ (\inst8|TwosComp|Adder|CLA_Lower|c~0_combout  $ (\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData1 [4]),
	.datac(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.datad(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|p [0]),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|p[0] .lut_mask = 16'hC33C;
defparam \inst8|Suber|CLA_Upper|p[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N26
cycloneive_lcell_comb \inst5|ReadData1[3]~62 (
// Equation(s):
// \inst5|ReadData1[3]~62_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[6]~9_combout )))) # 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[6]~9_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.datad(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~62 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N24
cycloneive_lcell_comb \inst5|ReadData1[3]~65 (
// Equation(s):
// \inst5|ReadData1[3]~65_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[9]~12_combout ))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[9]~12_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~65 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneive_lcell_comb \inst5|ReadData1[3]~70 (
// Equation(s):
// \inst5|ReadData1[3]~70_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[17]~20_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout ) # ((!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[17]~20_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~70 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N24
cycloneive_lcell_comb \inst5|ReadData1[3]~71 (
// Equation(s):
// \inst5|ReadData1[3]~71_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout )))) # 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[19]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[20]~23_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~71 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N4
cycloneive_lcell_comb \inst5|ReadData1[3]~72 (
// Equation(s):
// \inst5|ReadData1[3]~72_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout )))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[22]~25_combout ) # ((!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[21]~24_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~72 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N24
cycloneive_lcell_comb \inst5|ReadData1[3]~73 (
// Equation(s):
// \inst5|ReadData1[3]~73_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[23]~26_combout ))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout ) # ((!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[23]~26_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.datad(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~73 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N12
cycloneive_lcell_comb \inst5|ReadData1[3]~74 (
// Equation(s):
// \inst5|ReadData1[3]~74_combout  = (\inst5|ReadData1[3]~72_combout ) # ((\inst5|ReadData1[3]~70_combout ) # ((\inst5|ReadData1[3]~71_combout ) # (\inst5|ReadData1[3]~73_combout )))

	.dataa(\inst5|ReadData1[3]~72_combout ),
	.datab(\inst5|ReadData1[3]~70_combout ),
	.datac(\inst5|ReadData1[3]~71_combout ),
	.datad(\inst5|ReadData1[3]~73_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~74 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N22
cycloneive_lcell_comb \inst5|ReadData1[3]~78 (
// Equation(s):
// \inst5|ReadData1[3]~78_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[31]~34_combout )))) # 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout  & (((!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[31]~34_combout )) # (!\inst5|ReadReg1Decoder|output [0])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output [0]),
	.datad(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~78 .lut_mask = 16'h3705;
defparam \inst5|ReadData1[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N10
cycloneive_lcell_comb \inst5|ReadData1[2]~80 (
// Equation(s):
// \inst5|ReadData1[2]~80_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[2]~3_combout )))) # 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[2]~3_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.datad(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~80 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[2]~85 (
// Equation(s):
// \inst5|ReadData1[2]~85_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout )))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[9]~12_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[10]~13_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~85 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneive_lcell_comb \inst5|ReadData1[2]~90 (
// Equation(s):
// \inst5|ReadData1[2]~90_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[17]~20_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout ) # ((!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[17]~20_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~90 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N28
cycloneive_lcell_comb \inst5|ReadData1[2]~95 (
// Equation(s):
// \inst5|ReadData1[2]~95_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[25]~28_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[25]~28_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~95 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N30
cycloneive_lcell_comb \inst5|ReadData1[2]~96 (
// Equation(s):
// \inst5|ReadData1[2]~96_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout )))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[28]~31_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.datad(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~96 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N20
cycloneive_lcell_comb \inst5|ReadData1[2]~97 (
// Equation(s):
// \inst5|ReadData1[2]~97_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[29]~32_combout ))) # 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[30]~33_combout ) # ((!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[29]~32_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~97 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N30
cycloneive_lcell_comb \inst5|ReadData1[2]~98 (
// Equation(s):
// \inst5|ReadData1[2]~98_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout  & ((!\inst5|ReadReg1Decoder|output [0])))) # (!\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout  
// & ((\inst5|ReadReg1Decoder|output[31]~34_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout  & !\inst5|ReadReg1Decoder|output [0]))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.datad(\inst5|ReadReg1Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~98 .lut_mask = 16'h5073;
defparam \inst5|ReadData1[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N26
cycloneive_lcell_comb \inst5|ReadData1[2]~99 (
// Equation(s):
// \inst5|ReadData1[2]~99_combout  = (\inst5|ReadData1[2]~98_combout ) # ((\inst5|ReadData1[2]~97_combout ) # ((\inst5|ReadData1[2]~96_combout ) # (\inst5|ReadData1[2]~95_combout )))

	.dataa(\inst5|ReadData1[2]~98_combout ),
	.datab(\inst5|ReadData1[2]~97_combout ),
	.datac(\inst5|ReadData1[2]~96_combout ),
	.datad(\inst5|ReadData1[2]~95_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~99 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
cycloneive_lcell_comb \inst5|ReadData1[1]~101 (
// Equation(s):
// \inst5|ReadData1[1]~101_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[3]~5_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~101 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[1]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N30
cycloneive_lcell_comb \inst5|ReadData1[1]~106 (
// Equation(s):
// \inst5|ReadData1[1]~106_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[12]~15_combout ))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.datad(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~106 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N20
cycloneive_lcell_comb \inst5|ReadData1[1]~110 (
// Equation(s):
// \inst5|ReadData1[1]~110_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[17]~20_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout ) # ((!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[17]~20_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~110 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N12
cycloneive_lcell_comb \inst5|ReadData1[1]~111 (
// Equation(s):
// \inst5|ReadData1[1]~111_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout )))) # 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[19]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[20]~23_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~111 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N2
cycloneive_lcell_comb \inst5|ReadData1[1]~112 (
// Equation(s):
// \inst5|ReadData1[1]~112_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[22]~25_combout ))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~112 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N2
cycloneive_lcell_comb \inst5|ReadData1[1]~113 (
// Equation(s):
// \inst5|ReadData1[1]~113_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[24]~27_combout ))) # 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[23]~26_combout ) # ((!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[24]~27_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.datad(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~113 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N30
cycloneive_lcell_comb \inst5|ReadData1[1]~114 (
// Equation(s):
// \inst5|ReadData1[1]~114_combout  = (\inst5|ReadData1[1]~111_combout ) # ((\inst5|ReadData1[1]~113_combout ) # ((\inst5|ReadData1[1]~110_combout ) # (\inst5|ReadData1[1]~112_combout )))

	.dataa(\inst5|ReadData1[1]~111_combout ),
	.datab(\inst5|ReadData1[1]~113_combout ),
	.datac(\inst5|ReadData1[1]~110_combout ),
	.datad(\inst5|ReadData1[1]~112_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~114 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[1]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N28
cycloneive_lcell_comb \inst5|ReadData1[1]~118 (
// Equation(s):
// \inst5|ReadData1[1]~118_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout  & ((!\inst5|ReadReg1Decoder|output [0])))) # (!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout 
//  & ((\inst5|ReadReg1Decoder|output[31]~34_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout  & !\inst5|ReadReg1Decoder|output [0]))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.datad(\inst5|ReadReg1Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~118 .lut_mask = 16'h5073;
defparam \inst5|ReadData1[1]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N30
cycloneive_lcell_comb \inst5|ReadData1[0]~123 (
// Equation(s):
// \inst5|ReadData1[0]~123_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout  & (((!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout )))) # 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[7]~10_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~123 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[0]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N24
cycloneive_lcell_comb \inst5|ReadData1[0]~126 (
// Equation(s):
// \inst5|ReadData1[0]~126_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout )))) # 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[12]~15_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[11]~14_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.datad(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~126 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneive_lcell_comb \inst5|ReadData1[0]~130 (
// Equation(s):
// \inst5|ReadData1[0]~130_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout )))) # 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[17]~20_combout ) # ((!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[18]~21_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~130 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N26
cycloneive_lcell_comb \inst5|ReadData1[0]~131 (
// Equation(s):
// \inst5|ReadData1[0]~131_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[19]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout ) # ((!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[19]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~131 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[0]~132 (
// Equation(s):
// \inst5|ReadData1[0]~132_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[22]~25_combout ))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~132 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N16
cycloneive_lcell_comb \inst5|ReadData1[0]~133 (
// Equation(s):
// \inst5|ReadData1[0]~133_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[23]~26_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout ) # ((!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[23]~26_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.datad(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~133 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N26
cycloneive_lcell_comb \inst5|ReadData1[0]~134 (
// Equation(s):
// \inst5|ReadData1[0]~134_combout  = (\inst5|ReadData1[0]~130_combout ) # ((\inst5|ReadData1[0]~132_combout ) # ((\inst5|ReadData1[0]~131_combout ) # (\inst5|ReadData1[0]~133_combout )))

	.dataa(\inst5|ReadData1[0]~130_combout ),
	.datab(\inst5|ReadData1[0]~132_combout ),
	.datac(\inst5|ReadData1[0]~131_combout ),
	.datad(\inst5|ReadData1[0]~133_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~134 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N0
cycloneive_lcell_comb \inst5|ReadData1[0]~137 (
// Equation(s):
// \inst5|ReadData1[0]~137_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[29]~32_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[30]~33_combout ) # ((\inst5|ReadReg1Decoder|output[29]~32_combout  & !\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~137 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Upper|c~0 (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Upper|c~0_combout  = (\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ) # ((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ) # ((\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ) # (\inst8|TwosComp|Adder|CLA_Lower|c~0_combout )))

	.dataa(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Upper|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Upper|c~0 .lut_mask = 16'hFFFE;
defparam \inst8|TwosComp|Adder|CLA_Upper|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \inst5|ReadData2[7]~143 (
// Equation(s):
// \inst5|ReadData2[7]~143_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[3]~6_combout )))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.datad(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~143 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \inst5|ReadData2[7]~147 (
// Equation(s):
// \inst5|ReadData2[7]~147_combout  = (\inst5|ReadReg2Decoder|output[12]~14_combout  & (((!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout )) # (!\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[12]~14_combout  & (((!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~147 .lut_mask = 16'h2F22;
defparam \inst5|ReadData2[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N12
cycloneive_lcell_comb \inst5|ReadData2[7]~152 (
// Equation(s):
// \inst5|ReadData2[7]~152_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[20]~21_combout ))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[20]~21_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.datad(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~152 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N6
cycloneive_lcell_comb \inst5|ReadData1[7]~143 (
// Equation(s):
// \inst5|ReadData1[7]~143_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout )))) # 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[7]~10_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~143 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N2
cycloneive_lcell_comb \inst5|ReadData1[7]~145 (
// Equation(s):
// \inst5|ReadData1[7]~145_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[9]~12_combout ))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[9]~12_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~145 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N16
cycloneive_lcell_comb \inst5|ReadData1[7]~146 (
// Equation(s):
// \inst5|ReadData1[7]~146_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[11]~14_combout ))) # 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[12]~15_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[11]~14_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.datad(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~146 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[7]~147 (
// Equation(s):
// \inst5|ReadData1[7]~147_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[14]~17_combout ))) # 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[13]~16_combout ) # ((!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.datad(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~147 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N8
cycloneive_lcell_comb \inst5|ReadData1[7]~148 (
// Equation(s):
// \inst5|ReadData1[7]~148_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~148 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N26
cycloneive_lcell_comb \inst5|ReadData1[7]~149 (
// Equation(s):
// \inst5|ReadData1[7]~149_combout  = (\inst5|ReadData1[7]~146_combout ) # ((\inst5|ReadData1[7]~148_combout ) # ((\inst5|ReadData1[7]~145_combout ) # (\inst5|ReadData1[7]~147_combout )))

	.dataa(\inst5|ReadData1[7]~146_combout ),
	.datab(\inst5|ReadData1[7]~148_combout ),
	.datac(\inst5|ReadData1[7]~145_combout ),
	.datad(\inst5|ReadData1[7]~147_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~149 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N6
cycloneive_lcell_comb \inst5|ReadData1[7]~151 (
// Equation(s):
// \inst5|ReadData1[7]~151_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[19]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout ) # ((!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[19]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~151 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N10
cycloneive_lcell_comb \inst5|ReadData1[7]~156 (
// Equation(s):
// \inst5|ReadData1[7]~156_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout  & (((!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout )))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~156 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \inst16|nMux:7:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:7:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [7])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [7])))

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [7]),
	.datac(\inst4|MemWrite~0_combout ),
	.datad(\inst5|ReadData2 [7]),
	.cin(gnd),
	.combout(\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:7:Mux8Bit_K|muxOut~0 .lut_mask = 16'hCFC0;
defparam \inst16|nMux:7:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c~3 (
// Equation(s):
// \inst8|Suber|CLA_Upper|c~3_combout  = (\inst5|ReadData1 [5] & ((\inst8|TwosComp|Adder|CLA_Upper|s [1]) # ((\inst8|TwosComp|Adder|CLA_Upper|s [0] & \inst5|ReadData1 [4])))) # (!\inst5|ReadData1 [5] & (\inst8|TwosComp|Adder|CLA_Upper|s [0] & 
// (\inst5|ReadData1 [4] & \inst8|TwosComp|Adder|CLA_Upper|s [1])))

	.dataa(\inst5|ReadData1 [5]),
	.datab(\inst8|TwosComp|Adder|CLA_Upper|s [0]),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst8|TwosComp|Adder|CLA_Upper|s [1]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c~3 .lut_mask = 16'hEA80;
defparam \inst8|Suber|CLA_Upper|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
cycloneive_lcell_comb \inst8|MUX|Output~10 (
// Equation(s):
// \inst8|MUX|Output~10_combout  = (!\inst8|Suber|CLA_Upper|c~1_combout  & !\inst8|Suber|CLA_Upper|c~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|Suber|CLA_Upper|c~1_combout ),
	.datad(\inst8|Suber|CLA_Upper|c~3_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~10 .lut_mask = 16'h000F;
defparam \inst8|MUX|Output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N6
cycloneive_lcell_comb \inst8|MUX|Output~18 (
// Equation(s):
// \inst8|MUX|Output~18_combout  = (\inst5|ReadData1 [4] & ((\inst8|MUX|sel_signals[1]~10_combout ) # ((!\inst8|MUX|sel_signals [0] & \inst16|nMux:4:Mux8Bit_K|muxOut~0_combout )))) # (!\inst5|ReadData1 [4] & (((\inst8|MUX|sel_signals[1]~10_combout  & 
// \inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst8|MUX|sel_signals [0]),
	.datab(\inst5|ReadData1 [4]),
	.datac(\inst8|MUX|sel_signals[1]~10_combout ),
	.datad(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~18 .lut_mask = 16'hF4C0;
defparam \inst8|MUX|Output~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N24
cycloneive_lcell_comb \inst8|MUX|Output~21 (
// Equation(s):
// \inst8|MUX|Output~21_combout  = (\inst8|MUX|sel_signals[1]~8_combout  & ((\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [3]) # (\inst7|Operation[0]~1_combout ))) # (!\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [3] & 
// \inst7|Operation[0]~1_combout ))))

	.dataa(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|ReadData1 [3]),
	.datac(\inst8|MUX|sel_signals[1]~8_combout ),
	.datad(\inst7|Operation[0]~1_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~21 .lut_mask = 16'hE080;
defparam \inst8|MUX|Output~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N26
cycloneive_lcell_comb \inst8|MUX|Output~23 (
// Equation(s):
// \inst8|MUX|Output~23_combout  = (\inst5|ReadData1 [2] & ((\inst8|MUX|sel_signals[1]~10_combout ) # ((\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & !\inst8|MUX|sel_signals [0])))) # (!\inst5|ReadData1 [2] & (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & 
// (\inst8|MUX|sel_signals[1]~10_combout )))

	.dataa(\inst5|ReadData1 [2]),
	.datab(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datac(\inst8|MUX|sel_signals[1]~10_combout ),
	.datad(\inst8|MUX|sel_signals [0]),
	.cin(gnd),
	.combout(\inst8|MUX|Output~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~23 .lut_mask = 16'hE0E8;
defparam \inst8|MUX|Output~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N22
cycloneive_lcell_comb \inst8|MUX|Output~27 (
// Equation(s):
// \inst8|MUX|Output~27_combout  = (\inst8|MUX|sel_signals[1]~8_combout  & ((\inst5|ReadData1 [1] & ((\inst7|Operation[0]~1_combout ) # (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ))) # (!\inst5|ReadData1 [1] & (\inst7|Operation[0]~1_combout  & 
// \inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ))))

	.dataa(\inst5|ReadData1 [1]),
	.datab(\inst7|Operation[0]~1_combout ),
	.datac(\inst8|MUX|sel_signals[1]~8_combout ),
	.datad(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~27 .lut_mask = 16'hE080;
defparam \inst8|MUX|Output~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N12
cycloneive_lcell_comb \inst8|MUX|Output[0]~30 (
// Equation(s):
// \inst8|MUX|Output[0]~30_combout  = (\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [6] & (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (!\inst5|ReadData1 [5])))) # (!\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & (!\inst5|ReadData1 [6] & 
// (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (!\inst5|ReadData1 [5]))))

	.dataa(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [6]),
	.datad(\inst5|ReadData1 [5]),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~30 .lut_mask = 16'h8421;
defparam \inst8|MUX|Output[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N10
cycloneive_lcell_comb \inst8|MUX|Output[0]~32 (
// Equation(s):
// \inst8|MUX|Output[0]~32_combout  = (\inst8|MUX|Output[0]~31_combout  & (\inst8|MUX|Output[0]~30_combout  & ((\inst5|ReadData1 [7]) # (!\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst8|MUX|Output[0]~31_combout ),
	.datac(\inst5|ReadData1 [7]),
	.datad(\inst8|MUX|Output[0]~30_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~32 .lut_mask = 16'hC400;
defparam \inst8|MUX|Output[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3131;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N0
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N14
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N4
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N8
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N8
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N4
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N16
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h5055;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N8
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ) # ((\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N8
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h0A0F;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N8
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h3311;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N8
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N14
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N4
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h4545;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N8
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00FB;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N16
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h0F03;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h3311;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h5505;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h4455;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h5055;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N14
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ) # ((\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N0
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N24
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N10
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h0A0F;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3131;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h0C0F;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3311;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h4545;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h5151;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N8
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N14
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h2323;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~17_combout  & 
// ((!\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~17_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers~18 (
// Equation(s):
// \inst5|Gen_Registers~18_combout  = (\inst5|Gen_Registers~16_combout  & (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & !\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~16_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~52_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~18 .lut_mask = 16'h0080;
defparam \inst5|Gen_Registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~18_combout  & 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~18_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~19_combout  & 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~19_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers~22 (
// Equation(s):
// \inst5|Gen_Registers~22_combout  = (\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~21_combout  & !\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ))

	.dataa(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~21_combout ),
	.datac(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~22 .lut_mask = 16'h0808;
defparam \inst5|Gen_Registers~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N2
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~22_combout  & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~22_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~23_combout  & 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~23_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~26_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~27_combout  & 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~27_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers~29 (
// Equation(s):
// \inst5|Gen_Registers~29_combout  = (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~52_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~29 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~29_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hA202;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~30_combout  & 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~30_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~34_combout  & 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~34_combout ),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~35_combout  & 
// ((!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~35_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~36_combout  & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~36_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N6
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers~39 (
// Equation(s):
// \inst5|Gen_Registers~39_combout  = (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst5|Gen_Registers~55_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst5|Gen_Registers~55_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~39 .lut_mask = 16'h1000;
defparam \inst5|Gen_Registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~39_combout  & 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~39_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~41_combout  & 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~41_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N30
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~43_combout  & 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~43_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers~44 (
// Equation(s):
// \inst5|Gen_Registers~44_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~54_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~54_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~44 .lut_mask = 16'h0080;
defparam \inst5|Gen_Registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~44_combout  & 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~44_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~45_combout  & 
// ((!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~45_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N2
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~46_combout  & 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~46_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers~47 (
// Equation(s):
// \inst5|Gen_Registers~47_combout  = (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~55_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~55_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~47 .lut_mask = 16'h1000;
defparam \inst5|Gen_Registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~47_combout  & 
// ((!\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~47_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~49_combout  & 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~50_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~51_combout  & 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~51_combout ),
	.datac(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N2
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~22_combout  & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~22_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~36_combout  & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~36_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~17_combout  & 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~17_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~42_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~18_combout  & 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~18_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~19_combout  & 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~19_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~23_combout  & 
// ((!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~23_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~26_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~28_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~29_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~30_combout  & 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~30_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~33_combout  & 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~35_combout  & 
// ((!\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~35_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~37_combout  & 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~37_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~39_combout  & 
// ((!\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~39_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~41_combout  & 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~41_combout ),
	.datad(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N16
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N6
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~43_combout  & 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~43_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~44_combout  & 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~44_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~46_combout  & 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~46_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~50_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~47_combout  & 
// ((!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~47_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~48_combout  & 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~48_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~49_combout  & 
// ((!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~22_combout  & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~22_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~24_combout  & 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~36_combout  & 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~36_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~38_combout  & 
// ((!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~17_combout  & 
// ((!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~17_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~42_combout  & 
// ((!\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~42_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~18_combout  & 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~18_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~20_combout  & 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~20_combout ),
	.datac(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~26_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~27_combout  & 
// ((!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~27_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~29_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~30_combout  & 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~30_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~33_combout  & 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~37_combout  & 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~37_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~39_combout  & 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~39_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~41_combout  & 
// ((!\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~41_combout ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N2
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~43_combout  & 
// ((!\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~43_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N6
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~45_combout  & 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~45_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~47_combout  & 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~47_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~48_combout  & 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~48_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h00C8;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~51_combout  & 
// ((!\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~51_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~50_combout  & 
// ((!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~50_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~22_combout  & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~22_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~24_combout  & 
// ((!\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N4
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~18_combout  & 
// ((!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~18_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~19_combout  & 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~19_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~20_combout  & 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~20_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~23_combout  & 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~23_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~27_combout  & 
// ((!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~27_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~28_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~29_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA022;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~32_combout  & 
// ((!\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~32_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~37_combout  & 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~37_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N14
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h00C8;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~39_combout  & 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~39_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~41_combout  & 
// ((!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~41_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h808A;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~44_combout  & 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~44_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~45_combout  & 
// ((!\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~45_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~46_combout  & 
// ((!\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~46_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~47_combout  & 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~47_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA022;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N2
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~48_combout  & 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~48_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~49_combout  & 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~51_combout  & 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~51_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~22_combout  & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~22_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N8
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~17_combout  & 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~17_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~42_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~18_combout  & 
// ((!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~18_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~20_combout  & 
// ((!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~20_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~23_combout  & 
// ((!\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~23_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~26_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N16
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~27_combout  & 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~27_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~28_combout  & 
// ((!\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~28_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~29_combout  & 
// ((!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~29_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~30_combout  & 
// ((!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~30_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~34_combout  & 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~34_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~35_combout  & 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~35_combout ),
	.datad(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~37_combout  & 
// ((!\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~37_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~39_combout  & 
// ((!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~39_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~41_combout  & 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~41_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~43_combout  & 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers~43_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8A02;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~44_combout  & 
// ((!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~44_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~45_combout  & 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~45_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~46_combout  & 
// ((!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~46_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~50_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~47_combout  & 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~47_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~49_combout  & 
// ((!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~49_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~51_combout  & 
// ((!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~51_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~22_combout  & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~22_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h880A;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~36_combout  & 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~36_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~38_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~17_combout  & 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~17_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~18_combout  & 
// ((!\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~18_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~19_combout  & 
// ((!\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~19_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~20_combout  & 
// ((!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~20_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~23_combout  & 
// ((!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~23_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~26_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~27_combout  & 
// ((!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~27_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~28_combout  & 
// ((!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~28_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~29_combout  & 
// ((!\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~29_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~30_combout  & 
// ((!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~30_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~32_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~34_combout  & 
// ((!\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers~34_combout ),
	.datac(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80A2;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~35_combout  & 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~35_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~37_combout  & 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~37_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~39_combout  & 
// ((!\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~39_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~44_combout  & 
// ((!\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~44_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~45_combout  & 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~45_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~47_combout  & 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~47_combout ),
	.datad(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~48_combout  & 
// ((!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~48_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h880A;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~51_combout  & 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~51_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~50_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N2
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~22_combout  & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~22_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~36_combout  & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~36_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~17_combout  & 
// ((!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~17_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h880C;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N16
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N2
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~40_combout  & 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~40_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~18_combout  & 
// ((!\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~18_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~19_combout  & 
// ((!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~19_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N22
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~23_combout  & 
// ((!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~23_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~27_combout  & 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~27_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~28_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~29_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~33_combout  & 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~34_combout  & 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~34_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~35_combout  & 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~35_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~37_combout  & 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~37_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N14
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~43_combout  & 
// ((!\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~43_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~44_combout  & 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~44_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hA202;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~45_combout  & 
// ((!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~45_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~46_combout  & 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~46_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~47_combout  & 
// ((!\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~47_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h880A;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~48_combout  & 
// ((!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~48_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~50_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~22_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~22_combout  & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~22_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hA202;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N26
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~36_combout  & 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~36_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~38_combout  & 
// ((!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h80A2;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~17_combout  & 
// ((!\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~17_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h808A;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~18_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~18_combout  & 
// ((!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~18_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h80D0;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~19_combout  & 
// ((!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~19_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h880C;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~26_combout  & 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~26_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~27_combout  & 
// ((!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~27_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~28_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~29_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~29_combout  & 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~29_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~30_combout  & 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~30_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h8C04;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N30
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~32_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~33_combout  & 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N2
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~34_combout  & 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~34_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~35_combout  & 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~35_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~37_combout  & 
// ((!\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~37_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~39_combout  & 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~39_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~41_combout  & 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~41_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hA202;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~43_combout  & 
// ((!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~43_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'h880C;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N12
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~44_combout  & 
// ((!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~44_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & (\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~45_combout  & 
// ((!\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~45_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~46_combout  & 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~46_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N2
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~47_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~47_combout  & 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~47_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~48_combout  & 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~48_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~51_combout  & 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~51_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~50_combout  & 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~50_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N18
cycloneive_lcell_comb \inst8|IsZero|all_zero~0 (
// Equation(s):
// \inst8|IsZero|all_zero~0_combout  = (\inst8|MUX|Output~23_combout ) # ((\inst8|MUX|Output~24_combout ) # ((\inst8|MUX|Output~25_combout ) # (\inst8|MUX|Output~29_combout )))

	.dataa(\inst8|MUX|Output~23_combout ),
	.datab(\inst8|MUX|Output~24_combout ),
	.datac(\inst8|MUX|Output~25_combout ),
	.datad(\inst8|MUX|Output~29_combout ),
	.cin(gnd),
	.combout(\inst8|IsZero|all_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|IsZero|all_zero~0 .lut_mask = 16'hFFFE;
defparam \inst8|IsZero|all_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intB~0 (
// Equation(s):
// \inst|nFF:6:D_FFk|intB~0_combout  = (!\inst|nFF:6:D_FFk|intR~0_combout  & (\inst|nFF:6:D_FFk|intQ~0_combout  $ (((\inst|nFF:5:D_FFk|intQ~0_combout  & \inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout )))))

	.dataa(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:6:D_FFk|intR~0_combout ),
	.datac(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intB~0 .lut_mask = 16'h1222;
defparam \inst|nFF:6:D_FFk|intB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
cycloneive_lcell_comb \inst9|nAdders:27:FA_k|Cout~0 (
// Equation(s):
// \inst9|nAdders:27:FA_k|Cout~0_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & ((\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ) # ((!\inst|nFF:2:D_FFk|intQ~0_combout ) # (!\inst|nFF:3:D_FFk|intQ~0_combout ))))

	.dataa(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.datab(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst9|nAdders:27:FA_k|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|nAdders:27:FA_k|Cout~0 .lut_mask = 16'hB0F0;
defparam \inst9|nAdders:27:FA_k|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N12
cycloneive_lcell_comb \inst9|nAdders:29:FA_k|Cout~0 (
// Equation(s):
// \inst9|nAdders:29:FA_k|Cout~0_combout  = (\inst9|nAdders:27:FA_k|Cout~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [15]) # ((\inst1|Adder|gen_cla_blocks:7:CLA|s [0] & \inst1|Adder|gen_cla_blocks:7:CLA|s [1])))) # 
// (!\inst9|nAdders:27:FA_k|Cout~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & ((\inst1|Adder|gen_cla_blocks:7:CLA|s [0]) # (\inst1|Adder|gen_cla_blocks:7:CLA|s [1]))))

	.dataa(\inst9|nAdders:27:FA_k|Cout~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [0]),
	.datad(\inst1|Adder|gen_cla_blocks:7:CLA|s [1]),
	.cin(gnd),
	.combout(\inst9|nAdders:29:FA_k|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|nAdders:29:FA_k|Cout~0 .lut_mask = 16'hECC8;
defparam \inst9|nAdders:29:FA_k|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N22
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intB~1 (
// Equation(s):
// \inst|nFF:6:D_FFk|intB~1_combout  = (!\inst|nFF:6:D_FFk|intR~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] $ (\inst1|Adder|gen_cla_blocks:7:CLA|s [2] $ (\inst9|nAdders:29:FA_k|Cout~0_combout ))))

	.dataa(\inst|nFF:6:D_FFk|intR~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [2]),
	.datad(\inst9|nAdders:29:FA_k|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intB~1 .lut_mask = 16'h4114;
defparam \inst|nFF:6:D_FFk|intB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:6:D_FFk|intB~2_combout  = (\inst|nFF:6:D_FFk|intB~0_combout  & ((\inst|nFF:7:D_FFk|intB~5_combout ) # ((\inst|nFF:6:D_FFk|intB~1_combout  & \inst|nFF:7:D_FFk|intB~4_combout )))) # (!\inst|nFF:6:D_FFk|intB~0_combout  & 
// (\inst|nFF:6:D_FFk|intB~1_combout  & ((\inst|nFF:7:D_FFk|intB~4_combout ))))

	.dataa(\inst|nFF:6:D_FFk|intB~0_combout ),
	.datab(\inst|nFF:6:D_FFk|intB~1_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intB~2 .lut_mask = 16'hECA0;
defparam \inst|nFF:6:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intB~0 (
// Equation(s):
// \inst|nFF:5:D_FFk|intB~0_combout  = (\inst|nFF:7:D_FFk|intB~4_combout  & (\inst1|Adder|gen_cla_blocks:7:CLA|s [1] $ (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] $ (\inst9|nAdders:28:FA_k|Cout~0_combout ))))

	.dataa(\inst1|Adder|gen_cla_blocks:7:CLA|s [1]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst9|nAdders:28:FA_k|Cout~0_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intB~0 .lut_mask = 16'h9600;
defparam \inst|nFF:5:D_FFk|intB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intB~1 (
// Equation(s):
// \inst|nFF:5:D_FFk|intB~1_combout  = (\inst|nFF:5:D_FFk|intB~0_combout ) # ((\inst|nFF:7:D_FFk|intB~5_combout  & (\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout  $ (\inst|nFF:5:D_FFk|intQ~0_combout ))))

	.dataa(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.datab(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:5:D_FFk|intB~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intB~1 .lut_mask = 16'hFF60;
defparam \inst|nFF:5:D_FFk|intB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:5:D_FFk|intB~2_combout  = (!\inst|nFF:5:D_FFk|intR~0_combout  & ((\inst|nFF:5:D_FFk|intB~1_combout ) # ((\inst1|Adder|gen_cla_blocks:7:CLA|s [2] & \inst|nFF:7:D_FFk|intB~9_combout ))))

	.dataa(\inst|nFF:5:D_FFk|intR~0_combout ),
	.datab(\inst1|Adder|gen_cla_blocks:7:CLA|s [2]),
	.datac(\inst|nFF:5:D_FFk|intB~1_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~9_combout ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intB~2 .lut_mask = 16'h5450;
defparam \inst|nFF:5:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:2:D_FFk|intB~2_combout  = (!\inst|nFF:2:D_FFk|intR~0_combout  & (\inst|nFF:2:D_FFk|intQ~0_combout  $ (((!\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & !\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout )))))

	.dataa(\inst|nFF:2:D_FFk|intR~0_combout ),
	.datab(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intB~2 .lut_mask = 16'h4441;
defparam \inst|nFF:2:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intB~1 (
// Equation(s):
// \inst|nFF:1:D_FFk|intB~1_combout  = (!\inst|nFF:1:D_FFk|intR~0_combout  & (\inst|nFF:7:D_FFk|intB~5_combout  & (\inst|nFF:1:D_FFk|intQ~0_combout  $ (\inst|nFF:0:D_FFk|intQ~0_combout ))))

	.dataa(\inst|nFF:1:D_FFk|intR~0_combout ),
	.datab(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intB~1 .lut_mask = 16'h1040;
defparam \inst|nFF:1:D_FFk|intB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intB~1 (
// Equation(s):
// \inst|nFF:0:D_FFk|intB~1_combout  = (!\inst|nFF:0:D_FFk|intR~0_combout  & (\inst|nFF:7:D_FFk|intB~4_combout  & (\inst|nFF:0:D_FFk|intQ~0_combout  $ (!\inst2|rom0|srom|rom_block|auto_generated|q_a [15]))))

	.dataa(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:0:D_FFk|intR~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intB~1 .lut_mask = 16'h2100;
defparam \inst|nFF:0:D_FFk|intB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N10
cycloneive_lcell_comb \inst5|int_ReadData2[0][3]~13 (
// Equation(s):
// \inst5|int_ReadData2[0][3]~13_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[0]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[0][3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[0][3]~13 .lut_mask = 16'h0100;
defparam \inst5|int_ReadData2[0][3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N22
cycloneive_lcell_comb \inst5|int_ReadData2[1][4] (
// Equation(s):
// \inst5|int_ReadData2[1][4]~combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[0]~2_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][4] .lut_mask = 16'h1000;
defparam \inst5|int_ReadData2[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N6
cycloneive_lcell_comb \inst5|int_ReadData2[1][6] (
// Equation(s):
// \inst5|int_ReadData2[1][6]~combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[0]~2_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][6] .lut_mask = 16'h1000;
defparam \inst5|int_ReadData2[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N10
cycloneive_lcell_comb \inst5|int_ReadData2[1][7] (
// Equation(s):
// \inst5|int_ReadData2[1][7]~combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[0]~2_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][7] .lut_mask = 16'h1000;
defparam \inst5|int_ReadData2[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intB~4 (
// Equation(s):
// \inst|nFF:4:D_FFk|intB~4_combout  = (!\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & (\inst|nFF:3:D_FFk|intQ~0_combout  & \inst|nFF:2:D_FFk|intQ~0_combout )))

	.dataa(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datad(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intB~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intB~4 .lut_mask = 16'h4000;
defparam \inst|nFF:4:D_FFk|intB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \ALUout[7]~output (
	.i(\inst8|MUX|Output~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[7]~output .bus_hold = "false";
defparam \ALUout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ALUout[6]~output (
	.i(\inst8|MUX|Output~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[6]~output .bus_hold = "false";
defparam \ALUout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \ALUout[5]~output (
	.i(\inst8|MUX|Output~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[5]~output .bus_hold = "false";
defparam \ALUout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \ALUout[4]~output (
	.i(\inst8|MUX|Output~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[4]~output .bus_hold = "false";
defparam \ALUout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \ALUout[3]~output (
	.i(\inst8|MUX|Output~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[3]~output .bus_hold = "false";
defparam \ALUout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \ALUout[2]~output (
	.i(\inst8|MUX|Output~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[2]~output .bus_hold = "false";
defparam \ALUout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \ALUout[1]~output (
	.i(\inst8|MUX|Output~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[1]~output .bus_hold = "false";
defparam \ALUout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \ALUout[0]~output (
	.i(\inst8|MUX|Output[0]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUout[0]~output .bus_hold = "false";
defparam \ALUout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \Instruction[31]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[31]~output .bus_hold = "false";
defparam \Instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Instruction[30]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[30]~output .bus_hold = "false";
defparam \Instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Instruction[29]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[29]~output .bus_hold = "false";
defparam \Instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \Instruction[28]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[28]~output .bus_hold = "false";
defparam \Instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \Instruction[27]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[27]~output .bus_hold = "false";
defparam \Instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \Instruction[26]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[26]~output .bus_hold = "false";
defparam \Instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \Instruction[25]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[25]~output .bus_hold = "false";
defparam \Instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \Instruction[24]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[24]~output .bus_hold = "false";
defparam \Instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \Instruction[23]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[23]~output .bus_hold = "false";
defparam \Instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Instruction[22]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[22]~output .bus_hold = "false";
defparam \Instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \Instruction[21]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[21]~output .bus_hold = "false";
defparam \Instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Instruction[20]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[20]~output .bus_hold = "false";
defparam \Instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \Instruction[19]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[19]~output .bus_hold = "false";
defparam \Instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \Instruction[18]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[18]~output .bus_hold = "false";
defparam \Instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \Instruction[17]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[17]~output .bus_hold = "false";
defparam \Instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \Instruction[16]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[16]~output .bus_hold = "false";
defparam \Instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \Instruction[15]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[15]~output .bus_hold = "false";
defparam \Instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \Instruction[14]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[14]~output .bus_hold = "false";
defparam \Instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \Instruction[13]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[13]~output .bus_hold = "false";
defparam \Instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \Instruction[12]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[12]~output .bus_hold = "false";
defparam \Instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \Instruction[11]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[11]~output .bus_hold = "false";
defparam \Instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \Instruction[10]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[10]~output .bus_hold = "false";
defparam \Instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \Instruction[9]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[9]~output .bus_hold = "false";
defparam \Instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \Instruction[8]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[8]~output .bus_hold = "false";
defparam \Instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Instruction[7]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[7]~output .bus_hold = "false";
defparam \Instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \Instruction[6]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[6]~output .bus_hold = "false";
defparam \Instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \Instruction[5]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[5]~output .bus_hold = "false";
defparam \Instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \Instruction[4]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[4]~output .bus_hold = "false";
defparam \Instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \Instruction[3]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[3]~output .bus_hold = "false";
defparam \Instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Instruction[2]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[2]~output .bus_hold = "false";
defparam \Instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \Instruction[1]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[1]~output .bus_hold = "false";
defparam \Instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \Instruction[0]~output (
	.i(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[0]~output .bus_hold = "false";
defparam \Instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \Data1[7]~output (
	.i(\inst5|ReadData1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[7]~output .bus_hold = "false";
defparam \Data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \Data1[6]~output (
	.i(\inst5|ReadData1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[6]~output .bus_hold = "false";
defparam \Data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Data1[5]~output (
	.i(\inst5|ReadData1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[5]~output .bus_hold = "false";
defparam \Data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Data1[4]~output (
	.i(\inst5|ReadData1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[4]~output .bus_hold = "false";
defparam \Data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Data1[3]~output (
	.i(\inst5|ReadData1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[3]~output .bus_hold = "false";
defparam \Data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Data1[2]~output (
	.i(\inst5|ReadData1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[2]~output .bus_hold = "false";
defparam \Data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Data1[1]~output (
	.i(\inst5|ReadData1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[1]~output .bus_hold = "false";
defparam \Data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \Data1[0]~output (
	.i(\inst5|ReadData1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data1[0]~output .bus_hold = "false";
defparam \Data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \Data2[7]~output (
	.i(\inst5|ReadData2 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[7]~output .bus_hold = "false";
defparam \Data2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \Data2[6]~output (
	.i(\inst5|ReadData2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[6]~output .bus_hold = "false";
defparam \Data2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \Data2[5]~output (
	.i(\inst5|ReadData2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[5]~output .bus_hold = "false";
defparam \Data2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Data2[4]~output (
	.i(\inst5|ReadData2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[4]~output .bus_hold = "false";
defparam \Data2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Data2[3]~output (
	.i(\inst5|ReadData2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[3]~output .bus_hold = "false";
defparam \Data2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \Data2[2]~output (
	.i(\inst5|ReadData2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[2]~output .bus_hold = "false";
defparam \Data2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Data2[1]~output (
	.i(\inst5|ReadData2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[1]~output .bus_hold = "false";
defparam \Data2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \Data2[0]~output (
	.i(\inst5|ReadData2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data2[0]~output .bus_hold = "false";
defparam \Data2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \MemOut[7]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[7]~output .bus_hold = "false";
defparam \MemOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \MemOut[6]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[6]~output .bus_hold = "false";
defparam \MemOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \MemOut[5]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[5]~output .bus_hold = "false";
defparam \MemOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \MemOut[4]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[4]~output .bus_hold = "false";
defparam \MemOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \MemOut[3]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[3]~output .bus_hold = "false";
defparam \MemOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \MemOut[2]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[2]~output .bus_hold = "false";
defparam \MemOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \MemOut[1]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[1]~output .bus_hold = "false";
defparam \MemOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \MemOut[0]~output (
	.i(\inst11|ram0|sram|ram_block|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MemOut[0]~output .bus_hold = "false";
defparam \MemOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \PCout[7]~output (
	.i(\inst|nFF:7:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[7]~output .bus_hold = "false";
defparam \PCout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \PCout[6]~output (
	.i(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[6]~output .bus_hold = "false";
defparam \PCout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \PCout[5]~output (
	.i(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[5]~output .bus_hold = "false";
defparam \PCout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \PCout[4]~output (
	.i(\inst|nFF:4:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[4]~output .bus_hold = "false";
defparam \PCout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \PCout[3]~output (
	.i(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[3]~output .bus_hold = "false";
defparam \PCout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \PCout[2]~output (
	.i(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[2]~output .bus_hold = "false";
defparam \PCout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \PCout[1]~output (
	.i(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[1]~output .bus_hold = "false";
defparam \PCout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \PCout[0]~output (
	.i(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCout[0]~output .bus_hold = "false";
defparam \PCout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \RamClock~input (
	.i(RamClock),
	.ibar(gnd),
	.o(\RamClock~input_o ));
// synopsys translate_off
defparam \RamClock~input .bus_hold = "false";
defparam \RamClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \GlobalClock~input (
	.i(GlobalClock),
	.ibar(gnd),
	.o(\GlobalClock~input_o ));
// synopsys translate_off
defparam \GlobalClock~input .bus_hold = "false";
defparam \GlobalClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:0:D_FFk|intB~2_combout  = (!\inst|nFF:0:D_FFk|intQ~0_combout  & ((\inst|nFF:0:D_FFk|intS~0_combout ) # ((\inst|nFF:0:D_FFk|intB~3_combout ) # (!\GlobalClock~input_o ))))

	.dataa(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:0:D_FFk|intS~0_combout ),
	.datac(\inst|nFF:0:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intB~2 .lut_mask = 16'h5455;
defparam \inst|nFF:0:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:0:D_FFk|intR~0_combout  = (!\inst|nFF:0:D_FFk|intS~0_combout  & (!\inst|nFF:0:D_FFk|intB~3_combout  & \GlobalClock~input_o ))

	.dataa(gnd),
	.datab(\inst|nFF:0:D_FFk|intS~0_combout ),
	.datac(\inst|nFF:0:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intR~0 .lut_mask = 16'h0300;
defparam \inst|nFF:0:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N20
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:2:D_FFk|intR~0_combout  = (!\inst|nFF:2:D_FFk|intB~3_combout  & (!\inst|nFF:2:D_FFk|intS~0_combout  & \GlobalClock~input_o ))

	.dataa(\inst|nFF:2:D_FFk|intB~3_combout ),
	.datab(gnd),
	.datac(\inst|nFF:2:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intR~0 .lut_mask = 16'h0500;
defparam \inst|nFF:2:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intB~4 (
// Equation(s):
// \inst|nFF:2:D_FFk|intB~4_combout  = (!\inst|nFF:2:D_FFk|intR~0_combout  & (\inst|nFF:2:D_FFk|intQ~0_combout  $ (((\inst|nFF:1:D_FFk|intQ~0_combout  & \inst|nFF:0:D_FFk|intQ~0_combout )))))

	.dataa(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:2:D_FFk|intR~0_combout ),
	.datad(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intB~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intB~4 .lut_mask = 16'h060A;
defparam \inst|nFF:2:D_FFk|intB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N30
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:6:CLA|s[3] (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:6:CLA|s [3] = \inst|nFF:3:D_FFk|intQ~0_combout  $ (((\inst|nFF:0:D_FFk|intQ~0_combout  & (\inst|nFF:2:D_FFk|intQ~0_combout  & \inst|nFF:1:D_FFk|intQ~0_combout ))))

	.dataa(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datad(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:6:CLA|s [3]),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:6:CLA|s[3] .lut_mask = 16'h6AAA;
defparam \inst1|Adder|gen_cla_blocks:6:CLA|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~9 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~9_combout  = (!\Reset~input_o  & (\inst4|Jump~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [27] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [28])))

	.dataa(\Reset~input_o ),
	.datab(\inst4|Jump~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~9 .lut_mask = 16'h0040;
defparam \inst|nFF:7:D_FFk|intB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:7:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:7:D_FFk|intB~8_combout ) # (\inst|nFF:7:D_FFk|intS~0_combout ))))

	.dataa(\inst|nFF:7:D_FFk|intB~8_combout ),
	.datab(\inst|nFF:7:D_FFk|intS~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intS~0 .lut_mask = 16'h0E00;
defparam \inst|nFF:7:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:6:CLA|c~0 (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout  = (!\inst|nFF:0:D_FFk|intQ~0_combout ) # (!\inst|nFF:1:D_FFk|intQ~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.datad(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:6:CLA|c~0 .lut_mask = 16'h0FFF;
defparam \inst1|Adder|gen_cla_blocks:6:CLA|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:7:CLA|s[0] (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:7:CLA|s [0] = \inst|nFF:4:D_FFk|intQ~0_combout  $ (((\inst|nFF:2:D_FFk|intQ~0_combout  & (\inst|nFF:3:D_FFk|intQ~0_combout  & !\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ))))

	.dataa(\inst|nFF:4:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:7:CLA|s [0]),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[0] .lut_mask = 16'hAA6A;
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:5:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:5:D_FFk|intB~2_combout ) # (\inst|nFF:5:D_FFk|intS~0_combout ))))

	.dataa(\inst|nFF:5:D_FFk|intB~2_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:5:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intS~0 .lut_mask = 16'h3200;
defparam \inst|nFF:5:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:5:D_FFk|intR~0_combout  = (!\inst|nFF:5:D_FFk|intB~2_combout  & (!\inst|nFF:5:D_FFk|intS~0_combout  & \GlobalClock~input_o ))

	.dataa(\inst|nFF:5:D_FFk|intB~2_combout ),
	.datab(gnd),
	.datac(\inst|nFF:5:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intR~0 .lut_mask = 16'h0500;
defparam \inst|nFF:5:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
cycloneive_lcell_comb \inst|nFF:5:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:5:D_FFk|intQ~0_combout  = (\inst|nFF:5:D_FFk|intS~0_combout ) # ((!\Reset~input_o  & (\inst|nFF:5:D_FFk|intQ~0_combout  & !\inst|nFF:5:D_FFk|intR~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:5:D_FFk|intS~0_combout ),
	.datad(\inst|nFF:5:D_FFk|intR~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:5:D_FFk|intQ~0 .lut_mask = 16'hF0F4;
defparam \inst|nFF:5:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:7:CLA|c~0 (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout  = (\inst|nFF:4:D_FFk|intQ~0_combout  & (\inst|nFF:2:D_FFk|intQ~0_combout  & (\inst|nFF:3:D_FFk|intQ~0_combout  & !\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout )))

	.dataa(\inst|nFF:4:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:6:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:7:CLA|c~0 .lut_mask = 16'h0080;
defparam \inst1|Adder|gen_cla_blocks:7:CLA|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:7:CLA|s[1] (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:7:CLA|s [1] = \inst|nFF:5:D_FFk|intQ~0_combout  $ (\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:7:CLA|s [1]),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[1] .lut_mask = 16'h0FF0;
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intB~3 (
// Equation(s):
// \inst|nFF:6:D_FFk|intB~3_combout  = (\inst|nFF:6:D_FFk|intB~2_combout ) # ((!\inst|nFF:6:D_FFk|intR~0_combout  & (\inst1|Adder|gen_cla_blocks:7:CLA|s [1] & \inst|nFF:7:D_FFk|intB~9_combout )))

	.dataa(\inst|nFF:6:D_FFk|intB~2_combout ),
	.datab(\inst|nFF:6:D_FFk|intR~0_combout ),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [1]),
	.datad(\inst|nFF:7:D_FFk|intB~9_combout ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intB~3 .lut_mask = 16'hBAAA;
defparam \inst|nFF:6:D_FFk|intB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:6:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:6:D_FFk|intS~0_combout ) # (\inst|nFF:6:D_FFk|intB~3_combout ))))

	.dataa(\inst|nFF:6:D_FFk|intS~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:6:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intS~0 .lut_mask = 16'h3200;
defparam \inst|nFF:6:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:6:D_FFk|intR~0_combout  = (!\inst|nFF:6:D_FFk|intS~0_combout  & (!\inst|nFF:6:D_FFk|intB~3_combout  & \GlobalClock~input_o ))

	.dataa(gnd),
	.datab(\inst|nFF:6:D_FFk|intS~0_combout ),
	.datac(\inst|nFF:6:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intR~0 .lut_mask = 16'h0300;
defparam \inst|nFF:6:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
cycloneive_lcell_comb \inst|nFF:6:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:6:D_FFk|intQ~0_combout  = (\inst|nFF:6:D_FFk|intS~0_combout ) # ((\inst|nFF:6:D_FFk|intQ~0_combout  & (!\Reset~input_o  & !\inst|nFF:6:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:6:D_FFk|intR~0_combout ),
	.datad(\inst|nFF:6:D_FFk|intS~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:6:D_FFk|intQ~0 .lut_mask = 16'hFF02;
defparam \inst|nFF:6:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:7:CLA|s[2] (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:7:CLA|s [2] = \inst|nFF:6:D_FFk|intQ~0_combout  $ (((\inst|nFF:5:D_FFk|intQ~0_combout  & \inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout )))

	.dataa(gnd),
	.datab(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:7:CLA|s [2]),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[2] .lut_mask = 16'h3CCC;
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N6
cycloneive_lcell_comb \inst9|nAdders:26:FA_k|Cout~0 (
// Equation(s):
// \inst9|nAdders:26:FA_k|Cout~0_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & (((!\inst|nFF:1:D_FFk|intQ~0_combout ) # (!\inst|nFF:0:D_FFk|intQ~0_combout )) # (!\inst|nFF:2:D_FFk|intQ~0_combout )))

	.dataa(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.cin(gnd),
	.combout(\inst9|nAdders:26:FA_k|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|nAdders:26:FA_k|Cout~0 .lut_mask = 16'h70F0;
defparam \inst9|nAdders:26:FA_k|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
cycloneive_lcell_comb \inst9|nAdders:28:FA_k|Cout~0 (
// Equation(s):
// \inst9|nAdders:28:FA_k|Cout~0_combout  = (\inst1|Adder|gen_cla_blocks:7:CLA|s [0] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [15]) # ((\inst1|Adder|gen_cla_blocks:6:CLA|s [3] & \inst9|nAdders:26:FA_k|Cout~0_combout )))) # 
// (!\inst1|Adder|gen_cla_blocks:7:CLA|s [0] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & ((\inst1|Adder|gen_cla_blocks:6:CLA|s [3]) # (\inst9|nAdders:26:FA_k|Cout~0_combout ))))

	.dataa(\inst1|Adder|gen_cla_blocks:7:CLA|s [0]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst1|Adder|gen_cla_blocks:6:CLA|s [3]),
	.datad(\inst9|nAdders:26:FA_k|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst9|nAdders:28:FA_k|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|nAdders:28:FA_k|Cout~0 .lut_mask = 16'hECC8;
defparam \inst9|nAdders:28:FA_k|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~6 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~6_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & (!\inst1|Adder|gen_cla_blocks:7:CLA|s [2] & (!\inst1|Adder|gen_cla_blocks:7:CLA|s [1] & !\inst9|nAdders:28:FA_k|Cout~0_combout ))) # 
// (!\inst2|rom0|srom|rom_block|auto_generated|q_a [15] & (\inst1|Adder|gen_cla_blocks:7:CLA|s [2] & (\inst1|Adder|gen_cla_blocks:7:CLA|s [1] & \inst9|nAdders:28:FA_k|Cout~0_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datab(\inst1|Adder|gen_cla_blocks:7:CLA|s [2]),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [1]),
	.datad(\inst9|nAdders:28:FA_k|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~6 .lut_mask = 16'h4002;
defparam \inst|nFF:7:D_FFk|intB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~7 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~7_combout  = (\inst1|Adder|gen_cla_blocks:7:CLA|s [3] & ((\inst|nFF:7:D_FFk|intB~5_combout ) # ((\inst|nFF:7:D_FFk|intB~4_combout  & !\inst|nFF:7:D_FFk|intB~6_combout )))) # (!\inst1|Adder|gen_cla_blocks:7:CLA|s [3] & 
// (\inst|nFF:7:D_FFk|intB~4_combout  & (\inst|nFF:7:D_FFk|intB~6_combout )))

	.dataa(\inst|nFF:7:D_FFk|intB~4_combout ),
	.datab(\inst|nFF:7:D_FFk|intB~6_combout ),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [3]),
	.datad(\inst|nFF:7:D_FFk|intB~5_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~7 .lut_mask = 16'hF828;
defparam \inst|nFF:7:D_FFk|intB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N14
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~8 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~8_combout  = (!\inst|nFF:7:D_FFk|intR~0_combout  & ((\inst|nFF:7:D_FFk|intB~7_combout ) # ((\inst|nFF:7:D_FFk|intB~9_combout  & \inst1|Adder|gen_cla_blocks:7:CLA|s [0]))))

	.dataa(\inst|nFF:7:D_FFk|intR~0_combout ),
	.datab(\inst|nFF:7:D_FFk|intB~9_combout ),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [0]),
	.datad(\inst|nFF:7:D_FFk|intB~7_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~8 .lut_mask = 16'h5540;
defparam \inst|nFF:7:D_FFk|intB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:7:D_FFk|intR~0_combout  = (!\inst|nFF:7:D_FFk|intS~0_combout  & (!\inst|nFF:7:D_FFk|intB~8_combout  & \GlobalClock~input_o ))

	.dataa(gnd),
	.datab(\inst|nFF:7:D_FFk|intS~0_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~8_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intR~0 .lut_mask = 16'h0300;
defparam \inst|nFF:7:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:7:D_FFk|intQ~0_combout  = (\inst|nFF:7:D_FFk|intS~0_combout ) # ((\inst|nFF:7:D_FFk|intQ~0_combout  & (!\Reset~input_o  & !\inst|nFF:7:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:7:D_FFk|intQ~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:7:D_FFk|intR~0_combout ),
	.datad(\inst|nFF:7:D_FFk|intS~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intQ~0 .lut_mask = 16'hFF02;
defparam \inst|nFF:7:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
cycloneive_lcell_comb \inst1|Adder|gen_cla_blocks:7:CLA|s[3] (
// Equation(s):
// \inst1|Adder|gen_cla_blocks:7:CLA|s [3] = \inst|nFF:7:D_FFk|intQ~0_combout  $ (((\inst|nFF:6:D_FFk|intQ~0_combout  & (\inst|nFF:5:D_FFk|intQ~0_combout  & \inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ))))

	.dataa(\inst|nFF:6:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:7:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:5:D_FFk|intQ~0_combout ),
	.datad(\inst1|Adder|gen_cla_blocks:7:CLA|c~0_combout ),
	.cin(gnd),
	.combout(\inst1|Adder|gen_cla_blocks:7:CLA|s [3]),
	.cout());
// synopsys translate_off
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[3] .lut_mask = 16'h6CCC;
defparam \inst1|Adder|gen_cla_blocks:7:CLA|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:4:D_FFk|intB~2_combout  = (\inst1|Adder|gen_cla_blocks:7:CLA|s [0] & ((\inst|nFF:7:D_FFk|intB~5_combout ) # ((!\inst|nFF:4:D_FFk|intB~4_combout  & \inst|nFF:7:D_FFk|intB~4_combout )))) # (!\inst1|Adder|gen_cla_blocks:7:CLA|s [0] & 
// (\inst|nFF:4:D_FFk|intB~4_combout  & ((\inst|nFF:7:D_FFk|intB~4_combout ))))

	.dataa(\inst|nFF:4:D_FFk|intB~4_combout ),
	.datab(\inst1|Adder|gen_cla_blocks:7:CLA|s [0]),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intB~2 .lut_mask = 16'hE6C0;
defparam \inst|nFF:4:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intB~3 (
// Equation(s):
// \inst|nFF:4:D_FFk|intB~3_combout  = (!\inst|nFF:4:D_FFk|intR~0_combout  & ((\inst|nFF:4:D_FFk|intB~2_combout ) # ((\inst|nFF:7:D_FFk|intB~9_combout  & \inst1|Adder|gen_cla_blocks:7:CLA|s [3]))))

	.dataa(\inst|nFF:4:D_FFk|intR~0_combout ),
	.datab(\inst|nFF:7:D_FFk|intB~9_combout ),
	.datac(\inst1|Adder|gen_cla_blocks:7:CLA|s [3]),
	.datad(\inst|nFF:4:D_FFk|intB~2_combout ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intB~3 .lut_mask = 16'h5540;
defparam \inst|nFF:4:D_FFk|intB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:4:D_FFk|intR~0_combout  = (!\inst|nFF:4:D_FFk|intS~0_combout  & (!\inst|nFF:4:D_FFk|intB~3_combout  & \GlobalClock~input_o ))

	.dataa(\inst|nFF:4:D_FFk|intS~0_combout ),
	.datab(gnd),
	.datac(\inst|nFF:4:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intR~0 .lut_mask = 16'h0500;
defparam \inst|nFF:4:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:4:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:4:D_FFk|intS~0_combout ) # (\inst|nFF:4:D_FFk|intB~3_combout ))))

	.dataa(\inst|nFF:4:D_FFk|intS~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:4:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intS~0 .lut_mask = 16'h3200;
defparam \inst|nFF:4:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
cycloneive_lcell_comb \inst|nFF:4:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:4:D_FFk|intQ~0_combout  = (\inst|nFF:4:D_FFk|intS~0_combout ) # ((\inst|nFF:4:D_FFk|intQ~0_combout  & (!\Reset~input_o  & !\inst|nFF:4:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:4:D_FFk|intQ~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:4:D_FFk|intR~0_combout ),
	.datad(\inst|nFF:4:D_FFk|intS~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:4:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:4:D_FFk|intQ~0 .lut_mask = 16'hFF02;
defparam \inst|nFF:4:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RamClock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst|nFF:7:D_FFk|intQ~0_combout ,\inst|nFF:6:D_FFk|intQ~0_combout ,\inst|nFF:5:D_FFk|intQ~0_combout ,\inst|nFF:4:D_FFk|intQ~0_combout ,\inst|nFF:3:D_FFk|intQ~0_combout ,\inst|nFF:2:D_FFk|intQ~0_combout ,\inst|nFF:1:D_FFk|intQ~0_combout ,
\inst|nFF:0:D_FFk|intQ~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|rom0|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .init_file = "rom.mif";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "srom:inst2|lpm_rom:rom0|altrom:srom|altsyncram:rom_block|altsyncram_b001:auto_generated|ALTSYNCRAM";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002045F80002043D400010000B001180604001180403001580204000008620001580803000010201000004406001180601001180400;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~10 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~10_combout  = (!\Reset~input_o  & (((\inst2|rom0|srom|rom_block|auto_generated|q_a [28]) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [27])) # (!\inst4|Jump~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\inst4|Jump~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~10 .lut_mask = 16'h5515;
defparam \inst|nFF:7:D_FFk|intB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N28
cycloneive_lcell_comb \inst7|Operation[0]~1 (
// Equation(s):
// \inst7|Operation[0]~1_combout  = (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [3]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [0])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst7|Operation[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Operation[0]~1 .lut_mask = 16'h0F0A;
defparam \inst7|Operation[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
cycloneive_lcell_comb \inst7|Operation[2]~0 (
// Equation(s):
// \inst7|Operation[2]~0_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [27] & (\inst4|Jump~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [1]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [28]))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datab(\inst4|Jump~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst7|Operation[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Operation[2]~0 .lut_mask = 16'h4440;
defparam \inst7|Operation[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneive_lcell_comb \inst8|MUX|sel_signals[6] (
// Equation(s):
// \inst8|MUX|sel_signals [6] = (!\inst7|Operation[0]~1_combout  & (\inst7|Operation[2]~0_combout  & ((\inst4|ALUOp [1]) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [2]))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.datab(\inst7|Operation[0]~1_combout ),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst7|Operation[2]~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals [6]),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[6] .lut_mask = 16'h3100;
defparam \inst8|MUX|sel_signals[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \RamClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RamClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RamClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RamClock~inputclkctrl .clock_type = "global clock";
defparam \RamClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RamClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst|nFF:7:D_FFk|intQ~0_combout ,\inst|nFF:6:D_FFk|intQ~0_combout ,\inst|nFF:5:D_FFk|intQ~0_combout ,\inst|nFF:4:D_FFk|intQ~0_combout ,\inst|nFF:3:D_FFk|intQ~0_combout ,\inst|nFF:2:D_FFk|intQ~0_combout ,\inst|nFF:1:D_FFk|intQ~0_combout ,
\inst|nFF:0:D_FFk|intQ~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|rom0|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .init_file = "rom.mif";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .logical_ram_name = "srom:inst2|lpm_rom:rom0|altrom:srom|altsyncram:rom_block|altsyncram_b001:auto_generated|ALTSYNCRAM";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|rom0|srom|rom_block|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC007F000000000000000000000200000000600018000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N0
cycloneive_lcell_comb \inst23|nMux:0:Mux5Bit_K|muxOut~0 (
// Equation(s):
// \inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  = (\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16])) # (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [11])))

	.dataa(\inst4|ALUOp [1]),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|nMux:0:Mux5Bit_K|muxOut~0 .lut_mask = 16'hF5A0;
defparam \inst23|nMux:0:Mux5Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneive_lcell_comb \inst4|Jump~1 (
// Equation(s):
// \inst4|Jump~1_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [27] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst4|Jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Jump~1 .lut_mask = 16'h00F0;
defparam \inst4|Jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
cycloneive_lcell_comb \inst4|MemRead~0 (
// Equation(s):
// \inst4|MemRead~0_combout  = (\inst4|MemWrite~1_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [31] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [29] & \inst4|Jump~1_combout )))

	.dataa(\inst4|MemWrite~1_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [29]),
	.datad(\inst4|Jump~1_combout ),
	.cin(gnd),
	.combout(\inst4|MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|MemRead~0 .lut_mask = 16'h0800;
defparam \inst4|MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers~16 (
// Equation(s):
// \inst5|Gen_Registers~16_combout  = (\inst4|ALUOp [1] & (\inst4|MemRead~0_combout  & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [19]))) # (!\inst4|ALUOp [1] & (((!\inst2|rom0|srom|rom_block|auto_generated|q_a [14]))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~16 .lut_mask = 16'h085D;
defparam \inst5|Gen_Registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N10
cycloneive_lcell_comb \inst23|nMux:2:Mux5Bit_K|muxOut~0 (
// Equation(s):
// \inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  = (\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [18]))) # (!\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [13]))

	.dataa(\inst4|ALUOp [1]),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [13]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|nMux:2:Mux5Bit_K|muxOut~0 .lut_mask = 16'hFA50;
defparam \inst23|nMux:2:Mux5Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers~55 (
// Equation(s):
// \inst5|Gen_Registers~55_combout  = (\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & ((\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [20])) # (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [15])))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~55 .lut_mask = 16'hD800;
defparam \inst5|Gen_Registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers~41 (
// Equation(s):
// \inst5|Gen_Registers~41_combout  = (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst5|Gen_Registers~55_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst5|Gen_Registers~55_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~41 .lut_mask = 16'h2000;
defparam \inst5|Gen_Registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N4
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[9]~9 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[9]~9_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & \inst2|rom0|srom|rom_block|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[9]~9 .lut_mask = 16'h0F00;
defparam \inst5|ReadReg2Decoder|output[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[15]~17 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[15]~17_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[15]~17 .lut_mask = 16'h8000;
defparam \inst5|ReadReg2Decoder|output[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[14]~16 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[14]~16_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[14]~16 .lut_mask = 16'h0800;
defparam \inst5|ReadReg2Decoder|output[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \inst5|ReadData2[6]~129 (
// Equation(s):
// \inst5|ReadData2[6]~129_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[14]~16_combout )))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ) # ((!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[14]~16_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.datad(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~129 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers~52 (
// Equation(s):
// \inst5|Gen_Registers~52_combout  = (!\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & ((\inst4|ALUOp [1] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [20])) # (!\inst4|ALUOp [1] & ((!\inst2|rom0|srom|rom_block|auto_generated|q_a [15])))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~52 .lut_mask = 16'h0027;
defparam \inst5|Gen_Registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N24
cycloneive_lcell_comb \inst23|nMux:1:Mux5Bit_K|muxOut~0 (
// Equation(s):
// \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  = (\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17])) # (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [12])))

	.dataa(\inst4|ALUOp [1]),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|nMux:1:Mux5Bit_K|muxOut~0 .lut_mask = 16'hF5A0;
defparam \inst23|nMux:1:Mux5Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers~25 (
// Equation(s):
// \inst5|Gen_Registers~25_combout  = (\inst4|ALUOp [1] & (\inst4|MemRead~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [19]))) # (!\inst4|ALUOp [1] & (((\inst2|rom0|srom|rom_block|auto_generated|q_a [14]))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~25 .lut_mask = 16'hD580;
defparam \inst5|Gen_Registers~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers~26 (
// Equation(s):
// \inst5|Gen_Registers~26_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~52_combout ),
	.datac(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~26 .lut_mask = 16'h0400;
defparam \inst5|Gen_Registers~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~26_combout  & 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~26_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N26
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[8]~10 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[8]~10_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[8]~10 .lut_mask = 16'h0100;
defparam \inst5|ReadReg2Decoder|output[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N2
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[9]~11 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[9]~11_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[9]~11 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[6]~126 (
// Equation(s):
// \inst5|ReadData2[6]~126_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[8]~10_combout ))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[8]~10_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~126 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N16
cycloneive_lcell_comb \inst23|nMux:4:Mux5Bit_K|muxOut~0 (
// Equation(s):
// \inst23|nMux:4:Mux5Bit_K|muxOut~0_combout  = (\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [20]))) # (!\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [15]))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\inst4|ALUOp [1]),
	.cin(gnd),
	.combout(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|nMux:4:Mux5Bit_K|muxOut~0 .lut_mask = 16'hCCAA;
defparam \inst23|nMux:4:Mux5Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers~53 (
// Equation(s):
// \inst5|Gen_Registers~53_combout  = (!\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout  & ((\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [18]))) # (!\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [13]))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [13]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~53 .lut_mask = 16'h3210;
defparam \inst5|Gen_Registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers~30 (
// Equation(s):
// \inst5|Gen_Registers~30_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~53_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~53_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~30 .lut_mask = 16'h0040;
defparam \inst5|Gen_Registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~30_combout  & 
// ((!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~30_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h880A;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers~31 (
// Equation(s):
// \inst5|Gen_Registers~31_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers~25_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~31 .lut_mask = 16'h00A0;
defparam \inst5|Gen_Registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers~32 (
// Equation(s):
// \inst5|Gen_Registers~32_combout  = (\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & (!\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout  & \inst5|Gen_Registers~31_combout ))

	.dataa(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~31_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~32 .lut_mask = 16'h0A00;
defparam \inst5|Gen_Registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~32_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[13]~15 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[13]~15_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[13]~15 .lut_mask = 16'h4000;
defparam \inst5|ReadReg2Decoder|output[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \inst5|ReadData2[6]~128 (
// Equation(s):
// \inst5|ReadData2[6]~128_combout  = (\inst5|ReadReg2Decoder|output[12]~14_combout  & (((!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout )) # (!\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[12]~14_combout  & (((!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~128 .lut_mask = 16'h2F22;
defparam \inst5|ReadData2[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \inst5|ReadData2[6]~130 (
// Equation(s):
// \inst5|ReadData2[6]~130_combout  = (\inst5|ReadData2[6]~127_combout ) # ((\inst5|ReadData2[6]~129_combout ) # ((\inst5|ReadData2[6]~126_combout ) # (\inst5|ReadData2[6]~128_combout )))

	.dataa(\inst5|ReadData2[6]~127_combout ),
	.datab(\inst5|ReadData2[6]~129_combout ),
	.datac(\inst5|ReadData2[6]~126_combout ),
	.datad(\inst5|ReadData2[6]~128_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~130 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N0
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[25]~23 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[25]~23_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & \inst2|rom0|srom|rom_block|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[25]~23 .lut_mask = 16'hC0C0;
defparam \inst5|ReadReg2Decoder|output[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N12
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[27]~27 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[27]~27_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[25]~23_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[27]~27 .lut_mask = 16'h2000;
defparam \inst5|ReadReg2Decoder|output[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N4
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[26]~26 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[26]~26_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// \inst5|ReadReg2Decoder|output[25]~23_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[26]~26 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N16
cycloneive_lcell_comb \inst5|ReadData2[6]~134 (
// Equation(s):
// \inst5|ReadData2[6]~134_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[26]~26_combout )))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[26]~26_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.datad(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~134 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3311;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N24
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[24]~24 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[24]~24_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// \inst5|ReadReg2Decoder|output[25]~23_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[24]~24 .lut_mask = 16'h0100;
defparam \inst5|ReadReg2Decoder|output[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N18
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[25]~25 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[25]~25_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// \inst5|ReadReg2Decoder|output[25]~23_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[25]~25 .lut_mask = 16'h0200;
defparam \inst5|ReadReg2Decoder|output[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N30
cycloneive_lcell_comb \inst5|ReadData2[6]~133 (
// Equation(s):
// \inst5|ReadData2[6]~133_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[25]~25_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[25]~25_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~133 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N6
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[16]~18 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[16]~18_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [19])

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[16]~18 .lut_mask = 16'h00AA;
defparam \inst5|ReadReg2Decoder|output[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N18
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[20]~21 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[20]~21_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// \inst5|ReadReg2Decoder|output[16]~18_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[16]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[20]~21 .lut_mask = 16'h0400;
defparam \inst5|ReadReg2Decoder|output[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N22
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[22]~22 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[22]~22_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[16]~18_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[16]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[22]~22 .lut_mask = 16'h4000;
defparam \inst5|ReadReg2Decoder|output[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N0
cycloneive_lcell_comb \inst5|ReadData2[6]~132 (
// Equation(s):
// \inst5|ReadData2[6]~132_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout )))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[22]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.datad(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~132 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N22
cycloneive_lcell_comb \inst5|ReadData2[6]~135 (
// Equation(s):
// \inst5|ReadData2[6]~135_combout  = (\inst5|ReadData2[6]~131_combout ) # ((\inst5|ReadData2[6]~134_combout ) # ((\inst5|ReadData2[6]~133_combout ) # (\inst5|ReadData2[6]~132_combout )))

	.dataa(\inst5|ReadData2[6]~131_combout ),
	.datab(\inst5|ReadData2[6]~134_combout ),
	.datac(\inst5|ReadData2[6]~133_combout ),
	.datad(\inst5|ReadData2[6]~132_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~135 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers~20 (
// Equation(s):
// \inst5|Gen_Registers~20_combout  = (\inst5|Gen_Registers~53_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~53_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~20 .lut_mask = 16'h0020;
defparam \inst5|Gen_Registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~20_combout  & 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~20_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[2]~4 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[2]~4_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[2]~4 .lut_mask = 16'h000F;
defparam \inst5|ReadReg2Decoder|output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N26
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[6]~8 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[6]~8_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[2]~4_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[6]~8 .lut_mask = 16'h2000;
defparam \inst5|ReadReg2Decoder|output[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N4
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[4]~7 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[4]~7_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[2]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[4]~7 .lut_mask = 16'h0200;
defparam \inst5|ReadReg2Decoder|output[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N30
cycloneive_lcell_comb \inst5|ReadData2[6]~124 (
// Equation(s):
// \inst5|ReadData2[6]~124_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[6]~8_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~124 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N24
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[2]~5 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[2]~5_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst5|ReadReg2Decoder|output[2]~4_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [17])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[2]~5 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N22
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[3]~6 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[3]~6_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[2]~4_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[3]~6 .lut_mask = 16'h4000;
defparam \inst5|ReadReg2Decoder|output[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
cycloneive_lcell_comb \inst5|ReadData2[6]~123 (
// Equation(s):
// \inst5|ReadData2[6]~123_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[3]~6_combout )))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.datad(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~123 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers~24 (
// Equation(s):
// \inst5|Gen_Registers~24_combout  = (\inst5|Gen_Registers~53_combout  & (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~53_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~24 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N14
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~24_combout  & 
// ((!\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N8
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N6
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[5]~0 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[5]~0_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [19])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[5]~0 .lut_mask = 16'h0008;
defparam \inst5|ReadReg2Decoder|output[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N24
cycloneive_lcell_comb \inst5|ReadData2[6]~119 (
// Equation(s):
// \inst5|ReadData2[6]~119_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~119 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers~42 (
// Equation(s):
// \inst5|Gen_Registers~42_combout  = (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst5|Gen_Registers~55_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst5|Gen_Registers~55_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~42 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~42_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h5151;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N16
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[21]~3 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[21]~3_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [19])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[21]~3 .lut_mask = 16'h0080;
defparam \inst5|ReadReg2Decoder|output[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N26
cycloneive_lcell_comb \inst5|ReadData2[6]~121 (
// Equation(s):
// \inst5|ReadData2[6]~121_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~121 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N28
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[19]~1 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[19]~1_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & 
// !\inst2|rom0|srom|rom_block|auto_generated|q_a [19])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[19]~1 .lut_mask = 16'h0040;
defparam \inst5|ReadReg2Decoder|output[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N20
cycloneive_lcell_comb \inst5|ReadData2[6]~120 (
// Equation(s):
// \inst5|ReadData2[6]~120_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~120 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N18
cycloneive_lcell_comb \inst5|ReadData2[6]~122 (
// Equation(s):
// \inst5|ReadData2[6]~122_combout  = (\inst5|int_ReadData2[1][6]~combout ) # ((\inst5|ReadData2[6]~119_combout ) # ((\inst5|ReadData2[6]~121_combout ) # (\inst5|ReadData2[6]~120_combout )))

	.dataa(\inst5|int_ReadData2[1][6]~combout ),
	.datab(\inst5|ReadData2[6]~119_combout ),
	.datac(\inst5|ReadData2[6]~121_combout ),
	.datad(\inst5|ReadData2[6]~120_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~122 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
cycloneive_lcell_comb \inst5|ReadData2[6]~125 (
// Equation(s):
// \inst5|ReadData2[6]~125_combout  = (\inst5|ReadData2[6]~124_combout ) # ((\inst5|ReadData2[6]~123_combout ) # (\inst5|ReadData2[6]~122_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData2[6]~124_combout ),
	.datac(\inst5|ReadData2[6]~123_combout ),
	.datad(\inst5|ReadData2[6]~122_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6]~125 .lut_mask = 16'hFFFC;
defparam \inst5|ReadData2[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N6
cycloneive_lcell_comb \inst5|ReadData2[6] (
// Equation(s):
// \inst5|ReadData2 [6] = (\inst5|ReadData2[6]~138_combout ) # ((\inst5|ReadData2[6]~130_combout ) # ((\inst5|ReadData2[6]~135_combout ) # (\inst5|ReadData2[6]~125_combout )))

	.dataa(\inst5|ReadData2[6]~138_combout ),
	.datab(\inst5|ReadData2[6]~130_combout ),
	.datac(\inst5|ReadData2[6]~135_combout ),
	.datad(\inst5|ReadData2[6]~125_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [6]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[6] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
cycloneive_lcell_comb \inst4|MemWrite~1 (
// Equation(s):
// \inst4|MemWrite~1_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [30] & \inst2|rom0|srom|rom_block|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [30]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst4|MemWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|MemWrite~1 .lut_mask = 16'h0F00;
defparam \inst4|MemWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
cycloneive_lcell_comb \inst4|MemWrite~2 (
// Equation(s):
// \inst4|MemWrite~2_combout  = (\inst4|Jump~1_combout  & (\inst4|MemWrite~1_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [31] & \inst2|rom0|srom|rom_block|auto_generated|q_a [29])))

	.dataa(\inst4|Jump~1_combout ),
	.datab(\inst4|MemWrite~1_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst4|MemWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|MemWrite~2 .lut_mask = 16'h8000;
defparam \inst4|MemWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N22
cycloneive_lcell_comb \inst5|ReadData2[0]~19 (
// Equation(s):
// \inst5|ReadData2[0]~19_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~19 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N0
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[0]~2 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[0]~2_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [20] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[0]~2 .lut_mask = 16'h0003;
defparam \inst5|ReadReg2Decoder|output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N18
cycloneive_lcell_comb \inst5|int_ReadData2[1][0] (
// Equation(s):
// \inst5|int_ReadData2[1][0]~combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[0]~2_combout )))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][0] .lut_mask = 16'h0400;
defparam \inst5|int_ReadData2[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N8
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N18
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N20
cycloneive_lcell_comb \inst5|ReadData2[0]~18 (
// Equation(s):
// \inst5|ReadData2[0]~18_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~18 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[0]~21 (
// Equation(s):
// \inst5|ReadData2[0]~21_combout  = (\inst5|ReadData2[0]~20_combout ) # ((\inst5|ReadData2[0]~19_combout ) # ((\inst5|int_ReadData2[1][0]~combout ) # (\inst5|ReadData2[0]~18_combout )))

	.dataa(\inst5|ReadData2[0]~20_combout ),
	.datab(\inst5|ReadData2[0]~19_combout ),
	.datac(\inst5|int_ReadData2[1][0]~combout ),
	.datad(\inst5|ReadData2[0]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~21 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N28
cycloneive_lcell_comb \inst5|ReadData2[0]~22 (
// Equation(s):
// \inst5|ReadData2[0]~22_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[3]~6_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[2]~5_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.datad(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~22 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N28
cycloneive_lcell_comb \inst5|ReadData2[0]~24 (
// Equation(s):
// \inst5|ReadData2[0]~24_combout  = (\inst5|ReadData2[0]~23_combout ) # ((\inst5|ReadData2[0]~21_combout ) # (\inst5|ReadData2[0]~22_combout ))

	.dataa(\inst5|ReadData2[0]~23_combout ),
	.datab(gnd),
	.datac(\inst5|ReadData2[0]~21_combout ),
	.datad(\inst5|ReadData2[0]~22_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~24 .lut_mask = 16'hFFFA;
defparam \inst5|ReadData2[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N0
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[0] (
// Equation(s):
// \inst5|ReadReg2Decoder|output [0] = ((\inst2|rom0|srom|rom_block|auto_generated|q_a [16]) # ((\inst2|rom0|srom|rom_block|auto_generated|q_a [18]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [17]))) # (!\inst5|ReadReg2Decoder|output[2]~4_combout )

	.dataa(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output [0]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[0] .lut_mask = 16'hFFFD;
defparam \inst5|ReadReg2Decoder|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers~49 (
// Equation(s):
// \inst5|Gen_Registers~49_combout  = (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~55_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~55_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~49 .lut_mask = 16'h2000;
defparam \inst5|Gen_Registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~49_combout  & 
// ((!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N12
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N26
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[30]~31 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[30]~31_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst5|ReadReg2Decoder|output[25]~23_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [17])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[30]~31 .lut_mask = 16'h2000;
defparam \inst5|ReadReg2Decoder|output[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N12
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[31]~32 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[31]~32_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst5|ReadReg2Decoder|output[25]~23_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [17])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[31]~32 .lut_mask = 16'h8000;
defparam \inst5|ReadReg2Decoder|output[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[0]~36 (
// Equation(s):
// \inst5|ReadData2[0]~36_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~36 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N30
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[28]~29 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[28]~29_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & 
// \inst5|ReadReg2Decoder|output[25]~23_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[28]~29 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N8
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[29]~30 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[29]~30_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & \inst5|ReadReg2Decoder|output[25]~23_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[25]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[29]~30 .lut_mask = 16'h2000;
defparam \inst5|ReadReg2Decoder|output[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N6
cycloneive_lcell_comb \inst5|ReadData2[0]~35 (
// Equation(s):
// \inst5|ReadData2[0]~35_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[28]~29_combout ))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[29]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[28]~29_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~35 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[0]~37 (
// Equation(s):
// \inst5|ReadData2[0]~37_combout  = (\inst5|ReadData2[0]~36_combout ) # ((\inst5|ReadData2[0]~35_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout  & !\inst5|ReadReg2Decoder|output [0])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output [0]),
	.datac(\inst5|ReadData2[0]~36_combout ),
	.datad(\inst5|ReadData2[0]~35_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~37 .lut_mask = 16'hFFF1;
defparam \inst5|ReadData2[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~32_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[12]~14 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[12]~14_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[12]~14 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[0]~27 (
// Equation(s):
// \inst5|ReadData2[0]~27_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout )))) # 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[12]~14_combout ) # ((!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~27 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N8
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N28
cycloneive_lcell_comb \inst5|ReadData2[0]~25 (
// Equation(s):
// \inst5|ReadData2[0]~25_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout )))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[8]~10_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[9]~11_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~25 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers~34 (
// Equation(s):
// \inst5|Gen_Registers~34_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~53_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~53_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~34 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N18
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~34_combout  & 
// ((!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~34_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N14
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \inst5|ReadData2[0]~28 (
// Equation(s):
// \inst5|ReadData2[0]~28_combout  = (\inst5|ReadReg2Decoder|output[14]~16_combout  & (((!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[15]~17_combout )) # (!\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[14]~16_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~28 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData2[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N20
cycloneive_lcell_comb \inst5|ReadData2[0]~29 (
// Equation(s):
// \inst5|ReadData2[0]~29_combout  = (\inst5|ReadData2[0]~26_combout ) # ((\inst5|ReadData2[0]~27_combout ) # ((\inst5|ReadData2[0]~25_combout ) # (\inst5|ReadData2[0]~28_combout )))

	.dataa(\inst5|ReadData2[0]~26_combout ),
	.datab(\inst5|ReadData2[0]~27_combout ),
	.datac(\inst5|ReadData2[0]~25_combout ),
	.datad(\inst5|ReadData2[0]~28_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0]~29 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y38_N30
cycloneive_lcell_comb \inst5|ReadData2[0] (
// Equation(s):
// \inst5|ReadData2 [0] = (\inst5|ReadData2[0]~34_combout ) # ((\inst5|ReadData2[0]~24_combout ) # ((\inst5|ReadData2[0]~37_combout ) # (\inst5|ReadData2[0]~29_combout )))

	.dataa(\inst5|ReadData2[0]~34_combout ),
	.datab(\inst5|ReadData2[0]~24_combout ),
	.datac(\inst5|ReadData2[0]~37_combout ),
	.datad(\inst5|ReadData2[0]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [0]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[0] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y41_N28
cycloneive_lcell_comb \inst13|nMux:0:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:0:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (\inst11|ram0|sram|ram_block|auto_generated|q_b [0])) # (!\inst4|MemRead~0_combout  & ((\inst5|ReadData2 [0])))

	.dataa(\inst11|ram0|sram|ram_block|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(\inst5|ReadData2 [0]),
	.datad(\inst4|MemRead~0_combout ),
	.cin(gnd),
	.combout(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:0:Mux8Bit_K|muxOut~0 .lut_mask = 16'hAAF0;
defparam \inst13|nMux:0:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~44_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~44_combout  & 
// ((!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~44_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N30
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[1]~0 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[1]~0_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [22] & \inst2|rom0|srom|rom_block|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[1]~0 .lut_mask = 16'h3300;
defparam \inst5|ReadReg1Decoder|output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N14
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[25]~28 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[25]~28_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[1]~0_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[25]~28 .lut_mask = 16'h4000;
defparam \inst5|ReadReg1Decoder|output[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N10
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[2]~2 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[2]~2_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [22] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[2]~2 .lut_mask = 16'h00F0;
defparam \inst5|ReadReg1Decoder|output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N28
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[26]~29 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[26]~29_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[26]~29 .lut_mask = 16'h2000;
defparam \inst5|ReadReg1Decoder|output[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N2
cycloneive_lcell_comb \inst5|ReadData1[0]~135 (
// Equation(s):
// \inst5|ReadData1[0]~135_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[25]~28_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[25]~28_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~135 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h3131;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N2
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[3]~4 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[3]~4_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [21] & \inst2|rom0|srom|rom_block|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[3]~4 .lut_mask = 16'hF000;
defparam \inst5|ReadReg1Decoder|output[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N8
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[31]~34 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[31]~34_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[3]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[31]~34 .lut_mask = 16'h8000;
defparam \inst5|ReadReg1Decoder|output[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N10
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[4]~6 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[4]~6_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [22] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[4]~6 .lut_mask = 16'h000F;
defparam \inst5|ReadReg1Decoder|output[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N6
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[0] (
// Equation(s):
// \inst5|ReadReg1Decoder|output [0] = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24]) # ((\inst2|rom0|srom|rom_block|auto_generated|q_a [23]) # ((\inst2|rom0|srom|rom_block|auto_generated|q_a [25]) # (!\inst5|ReadReg1Decoder|output[4]~6_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output [0]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[0] .lut_mask = 16'hFEFF;
defparam \inst5|ReadReg1Decoder|output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N22
cycloneive_lcell_comb \inst5|ReadData1[0]~138 (
// Equation(s):
// \inst5|ReadData1[0]~138_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout  & ((!\inst5|ReadReg1Decoder|output [0])))) # (!\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout 
//  & ((\inst5|ReadReg1Decoder|output[31]~34_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout  & !\inst5|ReadReg1Decoder|output [0]))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.datad(\inst5|ReadReg1Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~138 .lut_mask = 16'h5073;
defparam \inst5|ReadData1[0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers~54 (
// Equation(s):
// \inst5|Gen_Registers~54_combout  = (!\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & ((\inst4|ALUOp [1] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [20])) # (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [15])))))

	.dataa(\inst4|ALUOp [1]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [20]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datad(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~54 .lut_mask = 16'h00D8;
defparam \inst5|Gen_Registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers~46 (
// Equation(s):
// \inst5|Gen_Registers~46_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~54_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~54_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~46 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~46_combout  & 
// ((!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~46_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N14
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[27]~30 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[27]~30_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[3]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[27]~30 .lut_mask = 16'h2000;
defparam \inst5|ReadReg1Decoder|output[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N0
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[28]~31 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[28]~31_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[28]~31 .lut_mask = 16'h8000;
defparam \inst5|ReadReg1Decoder|output[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N20
cycloneive_lcell_comb \inst5|ReadData1[0]~136 (
// Equation(s):
// \inst5|ReadData1[0]~136_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[27]~30_combout ))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.datad(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~136 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N6
cycloneive_lcell_comb \inst5|ReadData1[0]~139 (
// Equation(s):
// \inst5|ReadData1[0]~139_combout  = (\inst5|ReadData1[0]~137_combout ) # ((\inst5|ReadData1[0]~135_combout ) # ((\inst5|ReadData1[0]~138_combout ) # (\inst5|ReadData1[0]~136_combout )))

	.dataa(\inst5|ReadData1[0]~137_combout ),
	.datab(\inst5|ReadData1[0]~135_combout ),
	.datac(\inst5|ReadData1[0]~138_combout ),
	.datad(\inst5|ReadData1[0]~136_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~139 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N12
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[1]~1 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[1]~1_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[1]~0_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[1]~1 .lut_mask = 16'h0010;
defparam \inst5|ReadReg1Decoder|output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N22
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[2]~3 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[2]~3_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[2]~3 .lut_mask = 16'h0100;
defparam \inst5|ReadReg1Decoder|output[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N24
cycloneive_lcell_comb \inst5|ReadData1[0]~120 (
// Equation(s):
// \inst5|ReadData1[0]~120_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[1]~1_combout ))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[2]~3_combout ) # ((!\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[1]~1_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.datad(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~120 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h00FD;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers~19 (
// Equation(s):
// \inst5|Gen_Registers~19_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & (\inst5|Gen_Registers~16_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~52_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~19 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~19_combout  & 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~19_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC044;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h00A8;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[3]~5 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[3]~5_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst5|ReadReg1Decoder|output[3]~4_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[3]~5 .lut_mask = 16'h0010;
defparam \inst5|ReadReg1Decoder|output[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N0
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[4]~7 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[4]~7_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[4]~7 .lut_mask = 16'h1000;
defparam \inst5|ReadReg1Decoder|output[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
cycloneive_lcell_comb \inst5|ReadData1[0]~121 (
// Equation(s):
// \inst5|ReadData1[0]~121_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[3]~5_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[3]~5_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~121 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers~23 (
// Equation(s):
// \inst5|Gen_Registers~23_combout  = (\inst5|Gen_Registers~53_combout  & (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~53_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~23 .lut_mask = 16'h0080;
defparam \inst5|Gen_Registers~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~23_combout  & 
// ((!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~23_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N26
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[6]~9 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[6]~9_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[6]~9 .lut_mask = 16'h1000;
defparam \inst5|ReadReg1Decoder|output[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N28
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[5]~8 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[5]~8_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[1]~0_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[5]~8 .lut_mask = 16'h0020;
defparam \inst5|ReadReg1Decoder|output[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N12
cycloneive_lcell_comb \inst5|ReadData1[0]~122 (
// Equation(s):
// \inst5|ReadData1[0]~122_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[6]~9_combout ))) # 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[6]~9_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.datad(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~122 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N20
cycloneive_lcell_comb \inst5|ReadData1[0]~124 (
// Equation(s):
// \inst5|ReadData1[0]~124_combout  = (\inst5|ReadData1[0]~123_combout ) # ((\inst5|ReadData1[0]~120_combout ) # ((\inst5|ReadData1[0]~121_combout ) # (\inst5|ReadData1[0]~122_combout )))

	.dataa(\inst5|ReadData1[0]~123_combout ),
	.datab(\inst5|ReadData1[0]~120_combout ),
	.datac(\inst5|ReadData1[0]~121_combout ),
	.datad(\inst5|ReadData1[0]~122_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~124 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[0]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers~28 (
// Equation(s):
// \inst5|Gen_Registers~28_combout  = (\inst5|Gen_Registers~25_combout  & (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & \inst5|Gen_Registers~52_combout )))

	.dataa(\inst5|Gen_Registers~25_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~52_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~28 .lut_mask = 16'h2000;
defparam \inst5|Gen_Registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~28_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N22
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[9]~12 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[9]~12_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[1]~0_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[9]~12 .lut_mask = 16'h0040;
defparam \inst5|ReadReg1Decoder|output[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[10]~13 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[10]~13_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[2]~2_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[10]~13 .lut_mask = 16'h0040;
defparam \inst5|ReadReg1Decoder|output[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N4
cycloneive_lcell_comb \inst5|ReadData1[0]~125 (
// Equation(s):
// \inst5|ReadData1[0]~125_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout )))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[9]~12_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[10]~13_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~125 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N0
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[14]~17 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[14]~17_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[14]~17 .lut_mask = 16'h4000;
defparam \inst5|ReadReg1Decoder|output[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N12
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[13]~16 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[13]~16_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[1]~0_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[13]~16 .lut_mask = 16'h4000;
defparam \inst5|ReadReg1Decoder|output[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N26
cycloneive_lcell_comb \inst5|ReadData1[0]~127 (
// Equation(s):
// \inst5|ReadData1[0]~127_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[13]~16_combout )))) # 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ) # ((!\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[13]~16_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.datad(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~127 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N12
cycloneive_lcell_comb \inst5|Gen_Registers~35 (
// Equation(s):
// \inst5|Gen_Registers~35_combout  = (\inst5|Gen_Registers~54_combout  & (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~54_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~35 .lut_mask = 16'h0020;
defparam \inst5|Gen_Registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & (\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~35_combout  & 
// ((!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout )))))

	.dataa(\inst13|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~35_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N8
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0 .lut_mask = 16'h0C0F;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N26
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[16]~19 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[16]~19_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst5|ReadReg1Decoder|output[4]~6_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [23])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[16]~19 .lut_mask = 16'h0040;
defparam \inst5|ReadReg1Decoder|output[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N18
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[15]~18 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[15]~18_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst5|ReadReg1Decoder|output[3]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[15]~18 .lut_mask = 16'h2000;
defparam \inst5|ReadReg1Decoder|output[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N30
cycloneive_lcell_comb \inst5|ReadData1[0]~128 (
// Equation(s):
// \inst5|ReadData1[0]~128_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop0|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop0|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~128 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N6
cycloneive_lcell_comb \inst5|ReadData1[0]~129 (
// Equation(s):
// \inst5|ReadData1[0]~129_combout  = (\inst5|ReadData1[0]~126_combout ) # ((\inst5|ReadData1[0]~125_combout ) # ((\inst5|ReadData1[0]~127_combout ) # (\inst5|ReadData1[0]~128_combout )))

	.dataa(\inst5|ReadData1[0]~126_combout ),
	.datab(\inst5|ReadData1[0]~125_combout ),
	.datac(\inst5|ReadData1[0]~127_combout ),
	.datad(\inst5|ReadData1[0]~128_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0]~129 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N8
cycloneive_lcell_comb \inst5|ReadData1[0] (
// Equation(s):
// \inst5|ReadData1 [0] = (\inst5|ReadData1[0]~134_combout ) # ((\inst5|ReadData1[0]~139_combout ) # ((\inst5|ReadData1[0]~124_combout ) # (\inst5|ReadData1[0]~129_combout )))

	.dataa(\inst5|ReadData1[0]~134_combout ),
	.datab(\inst5|ReadData1[0]~139_combout ),
	.datac(\inst5|ReadData1[0]~124_combout ),
	.datad(\inst5|ReadData1[0]~129_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [0]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[0] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneive_lcell_comb \inst4|MemWrite~0 (
// Equation(s):
// \inst4|MemWrite~0_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [30] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [31] & (\inst4|Jump~1_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [26])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [30]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst4|Jump~1_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst4|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|MemWrite~0 .lut_mask = 16'h4000;
defparam \inst4|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N8
cycloneive_lcell_comb \inst16|nMux:0:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [0])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [0])))

	.dataa(gnd),
	.datab(\inst4|MemWrite~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datad(\inst5|ReadData2 [0]),
	.cin(gnd),
	.combout(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:0:Mux8Bit_K|muxOut~0 .lut_mask = 16'hF3C0;
defparam \inst16|nMux:0:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N28
cycloneive_lcell_comb \inst8|MUX|Output[0]~35 (
// Equation(s):
// \inst8|MUX|Output[0]~35_combout  = (\inst8|MUX|sel_signals[1]~8_combout  & ((\inst7|Operation[0]~1_combout  & ((\inst5|ReadData1 [0]) # (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ))) # (!\inst7|Operation[0]~1_combout  & (\inst5|ReadData1 [0] & 
// \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst8|MUX|sel_signals[1]~8_combout ),
	.datab(\inst7|Operation[0]~1_combout ),
	.datac(\inst5|ReadData1 [0]),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~35 .lut_mask = 16'hA880;
defparam \inst8|MUX|Output[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N22
cycloneive_lcell_comb \inst8|MUX|sel_signals[2]~9 (
// Equation(s):
// \inst8|MUX|sel_signals[2]~9_combout  = (\inst4|ALUOp [1]) # ((!\inst2|rom0|srom|rom_block|auto_generated|q_a [0] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [2] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [3])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datab(\inst4|ALUOp [1]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[2]~9 .lut_mask = 16'hCCCD;
defparam \inst8|MUX|sel_signals[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N20
cycloneive_lcell_comb \inst8|MUX|Output[0]~36 (
// Equation(s):
// \inst8|MUX|Output[0]~36_combout  = (\inst8|MUX|Output[0]~35_combout ) # ((\inst8|MUX|sel_signals[2]~9_combout  & (\inst5|ReadData1 [0] $ (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst5|ReadData1 [0]),
	.datab(\inst8|MUX|Output[0]~35_combout ),
	.datac(\inst8|MUX|sel_signals[2]~9_combout ),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~36 .lut_mask = 16'hDCEC;
defparam \inst8|MUX|Output[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N4
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N14
cycloneive_lcell_comb \inst5|ReadData2[1]~2 (
// Equation(s):
// \inst5|ReadData2[1]~2_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~2 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N8
cycloneive_lcell_comb \inst5|int_ReadData2[1][1] (
// Equation(s):
// \inst5|int_ReadData2[1][1]~combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst5|ReadReg2Decoder|output[0]~2_combout )))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][1] .lut_mask = 16'h0400;
defparam \inst5|int_ReadData2[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers~51 (
// Equation(s):
// \inst5|Gen_Registers~51_combout  = (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~55_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~55_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~51 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~51_combout  & 
// ((!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~51_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N2
cycloneive_lcell_comb \inst5|ReadData2[1]~17 (
// Equation(s):
// \inst5|ReadData2[1]~17_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout )))) # 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[30]~31_combout ) # ((!\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[31]~32_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~17 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N24
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[4]~28 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[4]~28_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[4]~28 .lut_mask = 16'h000F;
defparam \inst5|ReadReg2Decoder|output[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N2
cycloneive_lcell_comb \inst5|int_ReadData2[0][1]~12 (
// Equation(s):
// \inst5|int_ReadData2[0][1]~12_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[2]~4_combout  & (\inst5|ReadReg2Decoder|output[4]~28_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a [18])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[2]~4_combout ),
	.datac(\inst5|ReadReg2Decoder|output[4]~28_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[0][1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[0][1]~12 .lut_mask = 16'h0040;
defparam \inst5|int_ReadData2[0][1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N24
cycloneive_lcell_comb \inst5|ReadData2[1]~16 (
// Equation(s):
// \inst5|ReadData2[1]~16_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[28]~29_combout ))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[29]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[28]~29_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~16 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N24
cycloneive_lcell_comb \inst16|nMux:1:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:1:Mux8Bit_K|muxOut~0_combout  = (\inst5|ReadData2[1]~15_combout ) # ((\inst5|ReadData2[1]~17_combout ) # ((\inst5|int_ReadData2[0][1]~12_combout ) # (\inst5|ReadData2[1]~16_combout )))

	.dataa(\inst5|ReadData2[1]~15_combout ),
	.datab(\inst5|ReadData2[1]~17_combout ),
	.datac(\inst5|int_ReadData2[0][1]~12_combout ),
	.datad(\inst5|ReadData2[1]~16_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~0 .lut_mask = 16'hFFFE;
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~20_combout  & 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~20_combout ),
	.datad(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC404;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N18
cycloneive_lcell_comb \inst5|ReadData2[1]~5 (
// Equation(s):
// \inst5|ReadData2[1]~5_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[6]~8_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~5 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N8
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[11]~13 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[11]~13_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[11]~13 .lut_mask = 16'h0800;
defparam \inst5|ReadReg2Decoder|output[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[10]~12 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[10]~12_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & \inst5|ReadReg2Decoder|output[9]~9_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst5|ReadReg2Decoder|output[9]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[10]~12 .lut_mask = 16'h0200;
defparam \inst5|ReadReg2Decoder|output[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \inst5|ReadData2[1]~7 (
// Equation(s):
// \inst5|ReadData2[1]~7_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[11]~13_combout ))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[11]~13_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.datad(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~7 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N2
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & (\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~34_combout  & 
// ((!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout )))))

	.dataa(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~34_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N8
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[1]~9 (
// Equation(s):
// \inst5|ReadData2[1]~9_combout  = (\inst5|ReadReg2Decoder|output[14]~16_combout  & (((!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[15]~17_combout )) # (!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[14]~16_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~9 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \inst5|ReadData2[1]~8 (
// Equation(s):
// \inst5|ReadData2[1]~8_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[12]~14_combout )))) # 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[12]~14_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.datad(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~8 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N2
cycloneive_lcell_comb \inst5|ReadData2[1]~10 (
// Equation(s):
// \inst5|ReadData2[1]~10_combout  = (\inst5|ReadData2[1]~6_combout ) # ((\inst5|ReadData2[1]~7_combout ) # ((\inst5|ReadData2[1]~9_combout ) # (\inst5|ReadData2[1]~8_combout )))

	.dataa(\inst5|ReadData2[1]~6_combout ),
	.datab(\inst5|ReadData2[1]~7_combout ),
	.datac(\inst5|ReadData2[1]~9_combout ),
	.datad(\inst5|ReadData2[1]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~10 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
cycloneive_lcell_comb \inst5|ReadData2[1]~159 (
// Equation(s):
// \inst5|ReadData2[1]~159_combout  = (\inst5|ReadData2[1]~4_combout ) # ((\inst5|ReadData2[1]~3_combout ) # ((\inst5|ReadData2[1]~5_combout ) # (\inst5|ReadData2[1]~10_combout )))

	.dataa(\inst5|ReadData2[1]~4_combout ),
	.datab(\inst5|ReadData2[1]~3_combout ),
	.datac(\inst5|ReadData2[1]~5_combout ),
	.datad(\inst5|ReadData2[1]~10_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~159 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[1]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N6
cycloneive_lcell_comb \inst13|nMux:1:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:1:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (\inst11|ram0|sram|ram_block|auto_generated|q_b [1])) # (!\inst4|MemRead~0_combout  & (((\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ) # (\inst5|ReadData2[1]~159_combout ))))

	.dataa(\inst11|ram0|sram|ram_block|auto_generated|q_b [1]),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|ReadData2[1]~159_combout ),
	.cin(gnd),
	.combout(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:1:Mux8Bit_K|muxOut~0 .lut_mask = 16'hBBB8;
defparam \inst13|nMux:1:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N2
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~24_combout  & 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N22
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N10
cycloneive_lcell_comb \inst5|ReadData2[1]~0 (
// Equation(s):
// \inst5|ReadData2[1]~0_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~0 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N2
cycloneive_lcell_comb \inst5|ReadData2[1]~3 (
// Equation(s):
// \inst5|ReadData2[1]~3_combout  = (\inst5|ReadData2[1]~1_combout ) # ((\inst5|ReadData2[1]~2_combout ) # ((\inst5|int_ReadData2[1][1]~combout ) # (\inst5|ReadData2[1]~0_combout )))

	.dataa(\inst5|ReadData2[1]~1_combout ),
	.datab(\inst5|ReadData2[1]~2_combout ),
	.datac(\inst5|int_ReadData2[1][1]~combout ),
	.datad(\inst5|ReadData2[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1]~3 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N20
cycloneive_lcell_comb \inst16|nMux:1:Mux8Bit_K|muxOut~1 (
// Equation(s):
// \inst16|nMux:1:Mux8Bit_K|muxOut~1_combout  = (\inst5|ReadData2[1]~4_combout ) # ((\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ) # ((\inst5|ReadData2[1]~5_combout ) # (\inst5|ReadData2[1]~10_combout )))

	.dataa(\inst5|ReadData2[1]~4_combout ),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData2[1]~5_combout ),
	.datad(\inst5|ReadData2[1]~10_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:1:Mux8Bit_K|muxOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~1 .lut_mask = 16'hFFFE;
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N0
cycloneive_lcell_comb \inst16|nMux:1:Mux8Bit_K|muxOut~2 (
// Equation(s):
// \inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  = (\inst4|MemWrite~0_combout  & (((\inst2|rom0|srom|rom_block|auto_generated|q_a [1])))) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2[1]~3_combout ) # ((\inst16|nMux:1:Mux8Bit_K|muxOut~1_combout ))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst5|ReadData2[1]~3_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst16|nMux:1:Mux8Bit_K|muxOut~1_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~2 .lut_mask = 16'hF5E4;
defparam \inst16|nMux:1:Mux8Bit_K|muxOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N28
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|s[1] (
// Equation(s):
// \inst8|Adder|CLA_Lower|s [1] = \inst5|ReadData1 [1] $ (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  $ (((\inst5|ReadData1 [0] & \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst5|ReadData1 [1]),
	.datab(\inst5|ReadData1 [0]),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|s [1]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|s[1] .lut_mask = 16'h965A;
defparam \inst8|Adder|CLA_Lower|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N12
cycloneive_lcell_comb \inst8|MUX|sel_signals[2] (
// Equation(s):
// \inst8|MUX|sel_signals [2] = (!\inst7|Operation[2]~0_combout  & (!\inst7|Operation[0]~1_combout  & ((\inst4|ALUOp [1]) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [2]))))

	.dataa(\inst7|Operation[2]~0_combout ),
	.datab(\inst7|Operation[0]~1_combout ),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals [2]),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[2] .lut_mask = 16'h1011;
defparam \inst8|MUX|sel_signals[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N30
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Lower|s[1] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Lower|s [1] = \inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  $ (((\inst4|MemWrite~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [0]))) # (!\inst4|MemWrite~0_combout  & (\inst5|ReadData2 [0]))))

	.dataa(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datab(\inst5|ReadData2 [0]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datad(\inst4|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Lower|s [1]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Lower|s[1] .lut_mask = 16'h5A66;
defparam \inst8|TwosComp|Adder|CLA_Lower|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|g[0] (
// Equation(s):
// \inst8|Adder|CLA_Lower|g [0] = (\inst5|ReadData1 [0] & ((\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [0])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [0])))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datab(\inst5|ReadData2 [0]),
	.datac(\inst4|MemWrite~0_combout ),
	.datad(\inst5|ReadData1 [0]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|g [0]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|g[0] .lut_mask = 16'hAC00;
defparam \inst8|Adder|CLA_Lower|g[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N10
cycloneive_lcell_comb \inst8|MUX|Output~28 (
// Equation(s):
// \inst8|MUX|Output~28_combout  = (\inst8|MUX|sel_signals [6] & (\inst5|ReadData1 [1] $ (\inst8|TwosComp|Adder|CLA_Lower|s [1] $ (\inst8|Adder|CLA_Lower|g [0]))))

	.dataa(\inst5|ReadData1 [1]),
	.datab(\inst8|TwosComp|Adder|CLA_Lower|s [1]),
	.datac(\inst8|MUX|sel_signals [6]),
	.datad(\inst8|Adder|CLA_Lower|g [0]),
	.cin(gnd),
	.combout(\inst8|MUX|Output~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~28 .lut_mask = 16'h9060;
defparam \inst8|MUX|Output~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N2
cycloneive_lcell_comb \inst8|MUX|Output~29 (
// Equation(s):
// \inst8|MUX|Output~29_combout  = (\inst8|MUX|Output~27_combout ) # ((\inst8|MUX|Output~28_combout ) # ((\inst8|Adder|CLA_Lower|s [1] & \inst8|MUX|sel_signals [2])))

	.dataa(\inst8|MUX|Output~27_combout ),
	.datab(\inst8|Adder|CLA_Lower|s [1]),
	.datac(\inst8|MUX|sel_signals [2]),
	.datad(\inst8|MUX|Output~28_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~29 .lut_mask = 16'hFFEA;
defparam \inst8|MUX|Output~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h4545;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N4
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[19]~22 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[19]~22_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst5|ReadReg1Decoder|output[3]~4_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [24])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[19]~22 .lut_mask = 16'h0020;
defparam \inst5|ReadReg1Decoder|output[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N26
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[20]~23 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[20]~23_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[20]~23 .lut_mask = 16'h4000;
defparam \inst5|ReadReg1Decoder|output[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N14
cycloneive_lcell_comb \inst5|ReadData1[2]~91 (
// Equation(s):
// \inst5|ReadData1[2]~91_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[19]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout ) # ((!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[19]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~91 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers~43 (
// Equation(s):
// \inst5|Gen_Registers~43_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~54_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~54_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~43 .lut_mask = 16'h0040;
defparam \inst5|Gen_Registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[2]~43 (
// Equation(s):
// \inst5|ReadData2[2]~43_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[6]~8_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~43 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N12
cycloneive_lcell_comb \inst5|ReadData2[2]~42 (
// Equation(s):
// \inst5|ReadData2[2]~42_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[3]~6_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[2]~5_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.datad(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~42 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N12
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N14
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~42_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N28
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N10
cycloneive_lcell_comb \inst5|ReadData2[2]~40 (
// Equation(s):
// \inst5|ReadData2[2]~40_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~40 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers~17 (
// Equation(s):
// \inst5|Gen_Registers~17_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~52_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~17 .lut_mask = 16'h0080;
defparam \inst5|Gen_Registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~17_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~17_combout  & 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~17_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N12
cycloneive_lcell_comb \inst5|int_ReadData2[1][2] (
// Equation(s):
// \inst5|int_ReadData2[1][2]~combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[0]~2_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][2] .lut_mask = 16'h1000;
defparam \inst5|int_ReadData2[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~36_combout  & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~36_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N30
cycloneive_lcell_comb \inst5|ReadData2[2]~39 (
// Equation(s):
// \inst5|ReadData2[2]~39_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~39 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N18
cycloneive_lcell_comb \inst5|ReadData2[2]~41 (
// Equation(s):
// \inst5|ReadData2[2]~41_combout  = (\inst5|ReadData2[2]~38_combout ) # ((\inst5|ReadData2[2]~40_combout ) # ((\inst5|int_ReadData2[1][2]~combout ) # (\inst5|ReadData2[2]~39_combout )))

	.dataa(\inst5|ReadData2[2]~38_combout ),
	.datab(\inst5|ReadData2[2]~40_combout ),
	.datac(\inst5|int_ReadData2[1][2]~combout ),
	.datad(\inst5|ReadData2[2]~39_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~41 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N4
cycloneive_lcell_comb \inst5|ReadData2[2]~44 (
// Equation(s):
// \inst5|ReadData2[2]~44_combout  = (\inst5|ReadData2[2]~43_combout ) # ((\inst5|ReadData2[2]~42_combout ) # (\inst5|ReadData2[2]~41_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData2[2]~43_combout ),
	.datac(\inst5|ReadData2[2]~42_combout ),
	.datad(\inst5|ReadData2[2]~41_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~44 .lut_mask = 16'hFFFC;
defparam \inst5|ReadData2[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers~50 (
// Equation(s):
// \inst5|Gen_Registers~50_combout  = (\inst5|Gen_Registers~52_combout  & (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~52_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~50 .lut_mask = 16'h0020;
defparam \inst5|Gen_Registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~50_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~50_combout  & 
// ((!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~50_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h880C;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N18
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N20
cycloneive_lcell_comb \inst5|ReadData2[2]~56 (
// Equation(s):
// \inst5|ReadData2[2]~56_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~56 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[2]~57 (
// Equation(s):
// \inst5|ReadData2[2]~57_combout  = (\inst5|ReadData2[2]~55_combout ) # ((\inst5|ReadData2[2]~56_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout  & !\inst5|ReadReg2Decoder|output [0])))

	.dataa(\inst5|ReadData2[2]~55_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadData2[2]~56_combout ),
	.datad(\inst5|ReadReg2Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~57 .lut_mask = 16'hFAFB;
defparam \inst5|ReadData2[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers~33 (
// Equation(s):
// \inst5|Gen_Registers~33_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~53_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~53_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~33 .lut_mask = 16'h4000;
defparam \inst5|Gen_Registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~33_combout  & 
// ((!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~33_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~34_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~34_combout  & 
// ((!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~34_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'h80C4;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \inst5|ReadData2[2]~48 (
// Equation(s):
// \inst5|ReadData2[2]~48_combout  = (\inst5|ReadReg2Decoder|output[14]~16_combout  & (((!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[15]~17_combout )) # (!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[14]~16_combout  & (((!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[15]~17_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~48 .lut_mask = 16'h2F22;
defparam \inst5|ReadData2[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h0C0F;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N22
cycloneive_lcell_comb \inst5|ReadData2[2]~45 (
// Equation(s):
// \inst5|ReadData2[2]~45_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout )))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[8]~10_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[9]~11_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~45 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~30_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~30_combout  & 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~30_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N30
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N30
cycloneive_lcell_comb \inst5|ReadData2[2]~47 (
// Equation(s):
// \inst5|ReadData2[2]~47_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[12]~14_combout )))) # 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[12]~14_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.datad(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~47 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N12
cycloneive_lcell_comb \inst5|ReadData2[2]~49 (
// Equation(s):
// \inst5|ReadData2[2]~49_combout  = (\inst5|ReadData2[2]~46_combout ) # ((\inst5|ReadData2[2]~48_combout ) # ((\inst5|ReadData2[2]~45_combout ) # (\inst5|ReadData2[2]~47_combout )))

	.dataa(\inst5|ReadData2[2]~46_combout ),
	.datab(\inst5|ReadData2[2]~48_combout ),
	.datac(\inst5|ReadData2[2]~45_combout ),
	.datad(\inst5|ReadData2[2]~47_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2]~49 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N16
cycloneive_lcell_comb \inst16|nMux:2:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:2:Mux8Bit_K|muxOut~0_combout  = (\inst5|ReadData2[2]~54_combout ) # ((\inst5|ReadData2[2]~57_combout ) # (\inst5|ReadData2[2]~49_combout ))

	.dataa(\inst5|ReadData2[2]~54_combout ),
	.datab(gnd),
	.datac(\inst5|ReadData2[2]~57_combout ),
	.datad(\inst5|ReadData2[2]~49_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:2:Mux8Bit_K|muxOut~0 .lut_mask = 16'hFFFA;
defparam \inst16|nMux:2:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N30
cycloneive_lcell_comb \inst16|nMux:2:Mux8Bit_K|muxOut~1 (
// Equation(s):
// \inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [2])) # (!\inst4|MemWrite~0_combout  & (((\inst5|ReadData2[2]~44_combout ) # (\inst16|nMux:2:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.datac(\inst5|ReadData2[2]~44_combout ),
	.datad(\inst16|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:2:Mux8Bit_K|muxOut~1 .lut_mask = 16'hDDD8;
defparam \inst16|nMux:2:Mux8Bit_K|muxOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N12
cycloneive_lcell_comb \inst5|ReadData1[1]~116 (
// Equation(s):
// \inst5|ReadData1[1]~116_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout )))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[27]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.datad(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~116 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[1]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N30
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers~45 (
// Equation(s):
// \inst5|Gen_Registers~45_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~25_combout  & (\inst5|Gen_Registers~54_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~25_combout ),
	.datac(\inst5|Gen_Registers~54_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~45 .lut_mask = 16'h4000;
defparam \inst5|Gen_Registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N10
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~45_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~45_combout  & 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~45_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N8
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h3131;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N12
cycloneive_lcell_comb \inst5|ReadData1[1]~115 (
// Equation(s):
// \inst5|ReadData1[1]~115_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout )))) # 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[25]~28_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[26]~29_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~115 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[1]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N24
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[29]~32 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[29]~32_combout  = (\inst5|ReadReg1Decoder|output[1]~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [25])))

	.dataa(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[29]~32 .lut_mask = 16'h8000;
defparam \inst5|ReadReg1Decoder|output[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N16
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N30
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[30]~33 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[30]~33_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[30]~33 .lut_mask = 16'h8000;
defparam \inst5|ReadReg1Decoder|output[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N14
cycloneive_lcell_comb \inst5|ReadData1[1]~117 (
// Equation(s):
// \inst5|ReadData1[1]~117_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout  & (((!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout )))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[29]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~117 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N4
cycloneive_lcell_comb \inst5|ReadData1[1]~119 (
// Equation(s):
// \inst5|ReadData1[1]~119_combout  = (\inst5|ReadData1[1]~118_combout ) # ((\inst5|ReadData1[1]~116_combout ) # ((\inst5|ReadData1[1]~115_combout ) # (\inst5|ReadData1[1]~117_combout )))

	.dataa(\inst5|ReadData1[1]~118_combout ),
	.datab(\inst5|ReadData1[1]~116_combout ),
	.datac(\inst5|ReadData1[1]~115_combout ),
	.datad(\inst5|ReadData1[1]~117_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~119 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[1]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N26
cycloneive_lcell_comb \inst5|ReadData1[1]~100 (
// Equation(s):
// \inst5|ReadData1[1]~100_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[2]~3_combout ))) # 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[2]~3_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~100 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N0
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[7]~10 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[7]~10_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst5|ReadReg1Decoder|output[3]~4_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [24])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[7]~10 .lut_mask = 16'h0020;
defparam \inst5|ReadReg1Decoder|output[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N16
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[8]~11 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[8]~11_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[8]~11 .lut_mask = 16'h1000;
defparam \inst5|ReadReg1Decoder|output[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N2
cycloneive_lcell_comb \inst5|ReadData1[1]~103 (
// Equation(s):
// \inst5|ReadData1[1]~103_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[7]~10_combout  & (!\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout ) # ((\inst5|ReadReg1Decoder|output[7]~10_combout  & !\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~103 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[1]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N6
cycloneive_lcell_comb \inst5|ReadData1[1]~102 (
// Equation(s):
// \inst5|ReadData1[1]~102_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[6]~9_combout ))) # 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[6]~9_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.datad(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~102 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N14
cycloneive_lcell_comb \inst5|ReadData1[1]~104 (
// Equation(s):
// \inst5|ReadData1[1]~104_combout  = (\inst5|ReadData1[1]~101_combout ) # ((\inst5|ReadData1[1]~100_combout ) # ((\inst5|ReadData1[1]~103_combout ) # (\inst5|ReadData1[1]~102_combout )))

	.dataa(\inst5|ReadData1[1]~101_combout ),
	.datab(\inst5|ReadData1[1]~100_combout ),
	.datac(\inst5|ReadData1[1]~103_combout ),
	.datad(\inst5|ReadData1[1]~102_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~104 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[1]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers~27 (
// Equation(s):
// \inst5|Gen_Registers~27_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~52_combout  & (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & \inst5|Gen_Registers~25_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~52_combout ),
	.datac(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~25_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~27 .lut_mask = 16'h0800;
defparam \inst5|Gen_Registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~27_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~27_combout  & 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~27_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N14
cycloneive_lcell_comb \inst5|ReadData1[1]~105 (
// Equation(s):
// \inst5|ReadData1[1]~105_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[9]~12_combout ))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[9]~12_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~105 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~32_combout ),
	.datac(\inst13|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N20
cycloneive_lcell_comb \inst5|ReadData1[1]~107 (
// Equation(s):
// \inst5|ReadData1[1]~107_combout  = (\inst5|ReadReg1Decoder|output[13]~16_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout )) # (!\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout 
// ))) # (!\inst5|ReadReg1Decoder|output[13]~16_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ))))

	.dataa(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop1|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~107 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData1[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N20
cycloneive_lcell_comb \inst5|ReadData1[1]~108 (
// Equation(s):
// \inst5|ReadData1[1]~108_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout )))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[16]~19_combout ) # ((!\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[15]~18_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop1|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop1|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~108 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N0
cycloneive_lcell_comb \inst5|ReadData1[1]~109 (
// Equation(s):
// \inst5|ReadData1[1]~109_combout  = (\inst5|ReadData1[1]~106_combout ) # ((\inst5|ReadData1[1]~105_combout ) # ((\inst5|ReadData1[1]~107_combout ) # (\inst5|ReadData1[1]~108_combout )))

	.dataa(\inst5|ReadData1[1]~106_combout ),
	.datab(\inst5|ReadData1[1]~105_combout ),
	.datac(\inst5|ReadData1[1]~107_combout ),
	.datad(\inst5|ReadData1[1]~108_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1]~109 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N12
cycloneive_lcell_comb \inst5|ReadData1[1] (
// Equation(s):
// \inst5|ReadData1 [1] = (\inst5|ReadData1[1]~114_combout ) # ((\inst5|ReadData1[1]~119_combout ) # ((\inst5|ReadData1[1]~104_combout ) # (\inst5|ReadData1[1]~109_combout )))

	.dataa(\inst5|ReadData1[1]~114_combout ),
	.datab(\inst5|ReadData1[1]~119_combout ),
	.datac(\inst5|ReadData1[1]~104_combout ),
	.datad(\inst5|ReadData1[1]~109_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [1]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[1] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N18
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~4 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~4_combout  = (\inst5|ReadData1 [2] & ((\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ) # ((\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst5|ReadData1 [1])))) # (!\inst5|ReadData1 [2] & (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & 
// (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst5|ReadData1 [1])))

	.dataa(\inst5|ReadData1 [2]),
	.datab(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datad(\inst5|ReadData1 [1]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~4 .lut_mask = 16'hE888;
defparam \inst8|Adder|CLA_Lower|c~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N6
cycloneive_lcell_comb \inst5|ReadData1[3]~76 (
// Equation(s):
// \inst5|ReadData1[3]~76_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[28]~31_combout )))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[27]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[28]~31_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[27]~30_combout ),
	.datad(\inst5|ReadReg1Decoder|output[28]~31_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~76 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N10
cycloneive_lcell_comb \inst5|ReadData1[3]~75 (
// Equation(s):
// \inst5|ReadData1[3]~75_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[25]~28_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[25]~28_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~75 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers~48 (
// Equation(s):
// \inst5|Gen_Registers~48_combout  = (\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & (\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout  & \inst5|Gen_Registers~31_combout ))

	.dataa(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~31_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~48 .lut_mask = 16'hA000;
defparam \inst5|Gen_Registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~48_combout  & 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~48_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h5055;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N12
cycloneive_lcell_comb \inst5|ReadData1[3]~77 (
// Equation(s):
// \inst5|ReadData1[3]~77_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[29]~32_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[30]~33_combout ) # ((\inst5|ReadReg1Decoder|output[29]~32_combout  & !\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~77 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N28
cycloneive_lcell_comb \inst5|ReadData1[3]~79 (
// Equation(s):
// \inst5|ReadData1[3]~79_combout  = (\inst5|ReadData1[3]~78_combout ) # ((\inst5|ReadData1[3]~76_combout ) # ((\inst5|ReadData1[3]~75_combout ) # (\inst5|ReadData1[3]~77_combout )))

	.dataa(\inst5|ReadData1[3]~78_combout ),
	.datab(\inst5|ReadData1[3]~76_combout ),
	.datac(\inst5|ReadData1[3]~75_combout ),
	.datad(\inst5|ReadData1[3]~77_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~79 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~32_combout  & 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~32_combout ),
	.datac(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h0A0F;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N16
cycloneive_lcell_comb \inst5|ReadData1[3]~67 (
// Equation(s):
// \inst5|ReadData1[3]~67_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[13]~16_combout )))) # 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ) # ((!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[13]~16_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.datad(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~67 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N28
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N4
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[12]~15 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[12]~15_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[12]~15 .lut_mask = 16'h0800;
defparam \inst5|ReadReg1Decoder|output[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N28
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[11]~14 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[11]~14_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[3]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[11]~14 .lut_mask = 16'h0200;
defparam \inst5|ReadReg1Decoder|output[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N18
cycloneive_lcell_comb \inst5|ReadData1[3]~66 (
// Equation(s):
// \inst5|ReadData1[3]~66_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[12]~15_combout ))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.datad(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~66 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N4
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N10
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[3]~68 (
// Equation(s):
// \inst5|ReadData1[3]~68_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[15]~18_combout ))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[16]~19_combout ) # ((!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[15]~18_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.datad(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~68 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N30
cycloneive_lcell_comb \inst5|ReadData1[3]~69 (
// Equation(s):
// \inst5|ReadData1[3]~69_combout  = (\inst5|ReadData1[3]~65_combout ) # ((\inst5|ReadData1[3]~67_combout ) # ((\inst5|ReadData1[3]~66_combout ) # (\inst5|ReadData1[3]~68_combout )))

	.dataa(\inst5|ReadData1[3]~65_combout ),
	.datab(\inst5|ReadData1[3]~67_combout ),
	.datac(\inst5|ReadData1[3]~66_combout ),
	.datad(\inst5|ReadData1[3]~68_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~69 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
cycloneive_lcell_comb \inst5|ReadData1[3]~61 (
// Equation(s):
// \inst5|ReadData1[3]~61_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[3]~5_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~61 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~24_combout  & 
// ((!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N14
cycloneive_lcell_comb \inst5|ReadData1[3]~63 (
// Equation(s):
// \inst5|ReadData1[3]~63_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[7]~10_combout ))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout ) # ((!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[7]~10_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~63 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y42_N2
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N20
cycloneive_lcell_comb \inst5|ReadData1[3]~60 (
// Equation(s):
// \inst5|ReadData1[3]~60_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[2]~3_combout ))) # 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[2]~3_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~60 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N20
cycloneive_lcell_comb \inst5|ReadData1[3]~64 (
// Equation(s):
// \inst5|ReadData1[3]~64_combout  = (\inst5|ReadData1[3]~62_combout ) # ((\inst5|ReadData1[3]~61_combout ) # ((\inst5|ReadData1[3]~63_combout ) # (\inst5|ReadData1[3]~60_combout )))

	.dataa(\inst5|ReadData1[3]~62_combout ),
	.datab(\inst5|ReadData1[3]~61_combout ),
	.datac(\inst5|ReadData1[3]~63_combout ),
	.datad(\inst5|ReadData1[3]~60_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3]~64 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y40_N14
cycloneive_lcell_comb \inst5|ReadData1[3] (
// Equation(s):
// \inst5|ReadData1 [3] = (\inst5|ReadData1[3]~74_combout ) # ((\inst5|ReadData1[3]~79_combout ) # ((\inst5|ReadData1[3]~69_combout ) # (\inst5|ReadData1[3]~64_combout )))

	.dataa(\inst5|ReadData1[3]~74_combout ),
	.datab(\inst5|ReadData1[3]~79_combout ),
	.datac(\inst5|ReadData1[3]~69_combout ),
	.datad(\inst5|ReadData1[3]~64_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [3]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[3] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~2 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~2_combout  = (\inst8|Adder|CLA_Lower|p [2] & (\inst8|Adder|CLA_Lower|g [0] & (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  $ (\inst5|ReadData1 [1]))))

	.dataa(\inst8|Adder|CLA_Lower|p [2]),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datac(\inst5|ReadData1 [1]),
	.datad(\inst8|Adder|CLA_Lower|g [0]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~2 .lut_mask = 16'h2800;
defparam \inst8|Adder|CLA_Lower|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|s[3] (
// Equation(s):
// \inst8|Adder|CLA_Lower|s [3] = \inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [3] $ (((\inst8|Adder|CLA_Lower|c~4_combout ) # (\inst8|Adder|CLA_Lower|c~2_combout ))))

	.dataa(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst8|Adder|CLA_Lower|c~4_combout ),
	.datac(\inst5|ReadData1 [3]),
	.datad(\inst8|Adder|CLA_Lower|c~2_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|s [3]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|s[3] .lut_mask = 16'hA596;
defparam \inst8|Adder|CLA_Lower|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Lower|s[3] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Lower|s [3] = \inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  $ (((\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ) # ((\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ) # (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ))))

	.dataa(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datab(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Lower|s [3]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Lower|s[3] .lut_mask = 16'h0F1E;
defparam \inst8|TwosComp|Adder|CLA_Lower|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N8
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~2 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~2_combout  = (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [0] & (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  $ (!\inst5|ReadData1 [1]))))

	.dataa(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datac(\inst5|ReadData1 [1]),
	.datad(\inst5|ReadData1 [0]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~2 .lut_mask = 16'h8200;
defparam \inst8|Suber|CLA_Lower|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N26
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Lower|s[2] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Lower|s [2] = \inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  $ (((\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ) # (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout )))

	.dataa(gnd),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datac(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Lower|s [2]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Lower|s[2] .lut_mask = 16'h0F3C;
defparam \inst8|TwosComp|Adder|CLA_Lower|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N4
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~4 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~4_combout  = (\inst8|TwosComp|Adder|CLA_Lower|s [2] & ((\inst5|ReadData1 [2]) # ((\inst8|TwosComp|Adder|CLA_Lower|s [1] & \inst5|ReadData1 [1])))) # (!\inst8|TwosComp|Adder|CLA_Lower|s [2] & (\inst8|TwosComp|Adder|CLA_Lower|s [1] 
// & (\inst5|ReadData1 [1] & \inst5|ReadData1 [2])))

	.dataa(\inst8|TwosComp|Adder|CLA_Lower|s [1]),
	.datab(\inst5|ReadData1 [1]),
	.datac(\inst8|TwosComp|Adder|CLA_Lower|s [2]),
	.datad(\inst5|ReadData1 [2]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~4 .lut_mask = 16'hF880;
defparam \inst8|Suber|CLA_Lower|c~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~5 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~5_combout  = (\inst8|Suber|CLA_Lower|c~4_combout ) # ((\inst8|Suber|CLA_Lower|p [2] & \inst8|Suber|CLA_Lower|c~2_combout ))

	.dataa(\inst8|Suber|CLA_Lower|p [2]),
	.datab(gnd),
	.datac(\inst8|Suber|CLA_Lower|c~2_combout ),
	.datad(\inst8|Suber|CLA_Lower|c~4_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~5 .lut_mask = 16'hFFA0;
defparam \inst8|Suber|CLA_Lower|c~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
cycloneive_lcell_comb \inst8|MUX|Output~20 (
// Equation(s):
// \inst8|MUX|Output~20_combout  = (\inst8|MUX|sel_signals [6] & (\inst5|ReadData1 [3] $ (\inst8|TwosComp|Adder|CLA_Lower|s [3] $ (\inst8|Suber|CLA_Lower|c~5_combout ))))

	.dataa(\inst5|ReadData1 [3]),
	.datab(\inst8|TwosComp|Adder|CLA_Lower|s [3]),
	.datac(\inst8|MUX|sel_signals [6]),
	.datad(\inst8|Suber|CLA_Lower|c~5_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~20 .lut_mask = 16'h9060;
defparam \inst8|MUX|Output~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
cycloneive_lcell_comb \inst8|MUX|Output~22 (
// Equation(s):
// \inst8|MUX|Output~22_combout  = (\inst8|MUX|Output~21_combout ) # ((\inst8|MUX|Output~20_combout ) # ((\inst8|Adder|CLA_Lower|s [3] & \inst8|MUX|sel_signals [2])))

	.dataa(\inst8|MUX|Output~21_combout ),
	.datab(\inst8|Adder|CLA_Lower|s [3]),
	.datac(\inst8|MUX|sel_signals [2]),
	.datad(\inst8|MUX|Output~20_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~22 .lut_mask = 16'hFFEA;
defparam \inst8|MUX|Output~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~3 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~3_combout  = (\inst8|Suber|CLA_Lower|p [2] & (\inst8|Suber|CLA_Lower|c~2_combout  & (\inst5|ReadData1 [3] $ (\inst8|TwosComp|Adder|CLA_Lower|s [3]))))

	.dataa(\inst8|Suber|CLA_Lower|p [2]),
	.datab(\inst5|ReadData1 [3]),
	.datac(\inst8|Suber|CLA_Lower|c~2_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|s [3]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~3 .lut_mask = 16'h2080;
defparam \inst8|Suber|CLA_Lower|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N14
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~0 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~0_combout  = (\inst8|TwosComp|Adder|CLA_Lower|s [2] & ((\inst5|ReadData1 [2]) # ((\inst8|TwosComp|Adder|CLA_Lower|s [1] & \inst5|ReadData1 [1])))) # (!\inst8|TwosComp|Adder|CLA_Lower|s [2] & (\inst8|TwosComp|Adder|CLA_Lower|s [1] 
// & (\inst5|ReadData1 [1] & \inst5|ReadData1 [2])))

	.dataa(\inst8|TwosComp|Adder|CLA_Lower|s [1]),
	.datab(\inst5|ReadData1 [1]),
	.datac(\inst8|TwosComp|Adder|CLA_Lower|s [2]),
	.datad(\inst5|ReadData1 [2]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~0 .lut_mask = 16'hF880;
defparam \inst8|Suber|CLA_Lower|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N10
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~1 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~1_combout  = (\inst5|ReadData1 [3] & ((\inst8|Suber|CLA_Lower|c~0_combout ) # (\inst8|TwosComp|Adder|CLA_Lower|s [3]))) # (!\inst5|ReadData1 [3] & (\inst8|Suber|CLA_Lower|c~0_combout  & \inst8|TwosComp|Adder|CLA_Lower|s [3]))

	.dataa(gnd),
	.datab(\inst5|ReadData1 [3]),
	.datac(\inst8|Suber|CLA_Lower|c~0_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|s [3]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~1 .lut_mask = 16'hFCC0;
defparam \inst8|Suber|CLA_Lower|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N8
cycloneive_lcell_comb \inst8|MUX|Output~16 (
// Equation(s):
// \inst8|MUX|Output~16_combout  = (\inst8|MUX|sel_signals [6] & (\inst8|Suber|CLA_Upper|p [0] $ (((\inst8|Suber|CLA_Lower|c~3_combout ) # (\inst8|Suber|CLA_Lower|c~1_combout )))))

	.dataa(\inst8|Suber|CLA_Upper|p [0]),
	.datab(\inst8|MUX|sel_signals [6]),
	.datac(\inst8|Suber|CLA_Lower|c~3_combout ),
	.datad(\inst8|Suber|CLA_Lower|c~1_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~16 .lut_mask = 16'h4448;
defparam \inst8|MUX|Output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N18
cycloneive_lcell_comb \inst5|ReadData1[4]~51 (
// Equation(s):
// \inst5|ReadData1[4]~51_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[19]~22_combout ))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout ) # ((!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[19]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~51 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N10
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N20
cycloneive_lcell_comb \inst5|ReadData2[7]~154 (
// Equation(s):
// \inst5|ReadData2[7]~154_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[27]~27_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[26]~26_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[27]~27_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.datad(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~154 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N20
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N22
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N4
cycloneive_lcell_comb \inst5|ReadData2[7]~153 (
// Equation(s):
// \inst5|ReadData2[7]~153_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[24]~24_combout ))) # 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[25]~25_combout ) # ((!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[24]~24_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~153 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N22
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[18]~20 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[18]~20_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst5|ReadReg2Decoder|output[16]~18_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a 
// [17])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst5|ReadReg2Decoder|output[16]~18_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[18]~20 .lut_mask = 16'h1000;
defparam \inst5|ReadReg2Decoder|output[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N18
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N12
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h2233;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N2
cycloneive_lcell_comb \inst5|ReadReg2Decoder|output[16]~19 (
// Equation(s):
// \inst5|ReadReg2Decoder|output[16]~19_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [16] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [18] & (\inst5|ReadReg2Decoder|output[16]~18_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [17])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst5|ReadReg2Decoder|output[16]~18_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg2Decoder|output[16]~19 .lut_mask = 16'h0010;
defparam \inst5|ReadReg2Decoder|output[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N8
cycloneive_lcell_comb \inst5|ReadData2[7]~151 (
// Equation(s):
// \inst5|ReadData2[7]~151_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[18]~20_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[16]~19_combout ) # ((\inst5|ReadReg2Decoder|output[18]~20_combout  & !\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~151 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData2[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N24
cycloneive_lcell_comb \inst5|ReadData2[7]~155 (
// Equation(s):
// \inst5|ReadData2[7]~155_combout  = (\inst5|ReadData2[7]~152_combout ) # ((\inst5|ReadData2[7]~154_combout ) # ((\inst5|ReadData2[7]~153_combout ) # (\inst5|ReadData2[7]~151_combout )))

	.dataa(\inst5|ReadData2[7]~152_combout ),
	.datab(\inst5|ReadData2[7]~154_combout ),
	.datac(\inst5|ReadData2[7]~153_combout ),
	.datad(\inst5|ReadData2[7]~151_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~155 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N6
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y39_N10
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \inst5|ReadData2[7]~156 (
// Equation(s):
// \inst5|ReadData2[7]~156_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[29]~30_combout ))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[28]~29_combout ) # ((!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[29]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.datad(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~156 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~49_combout  & 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~49_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hC050;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N16
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N8
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N10
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N0
cycloneive_lcell_comb \inst5|ReadData2[7]~157 (
// Equation(s):
// \inst5|ReadData2[7]~157_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~157 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \inst5|ReadData2[7]~158 (
// Equation(s):
// \inst5|ReadData2[7]~158_combout  = (\inst5|ReadData2[7]~156_combout ) # ((\inst5|ReadData2[7]~157_combout ) # ((!\inst5|ReadReg2Decoder|output [0] & !\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout )))

	.dataa(\inst5|ReadReg2Decoder|output [0]),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadData2[7]~156_combout ),
	.datad(\inst5|ReadData2[7]~157_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~158 .lut_mask = 16'hFFF1;
defparam \inst5|ReadData2[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N4
cycloneive_lcell_comb \inst5|ReadData2[7]~140 (
// Equation(s):
// \inst5|ReadData2[7]~140_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~140 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~24_combout  & 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~24_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ) # ((\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N8
cycloneive_lcell_comb \inst5|ReadData2[7]~139 (
// Equation(s):
// \inst5|ReadData2[7]~139_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~139 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N20
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~42_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N8
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N0
cycloneive_lcell_comb \inst5|ReadData2[7]~141 (
// Equation(s):
// \inst5|ReadData2[7]~141_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~141 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N16
cycloneive_lcell_comb \inst5|ReadData2[7]~142 (
// Equation(s):
// \inst5|ReadData2[7]~142_combout  = (\inst5|int_ReadData2[1][7]~combout ) # ((\inst5|ReadData2[7]~140_combout ) # ((\inst5|ReadData2[7]~139_combout ) # (\inst5|ReadData2[7]~141_combout )))

	.dataa(\inst5|int_ReadData2[1][7]~combout ),
	.datab(\inst5|ReadData2[7]~140_combout ),
	.datac(\inst5|ReadData2[7]~139_combout ),
	.datad(\inst5|ReadData2[7]~141_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~142 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~23_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~23_combout  & 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers~23_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hA022;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N24
cycloneive_lcell_comb \inst5|ReadData2[7]~144 (
// Equation(s):
// \inst5|ReadData2[7]~144_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[6]~8_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[6]~8_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~144 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N12
cycloneive_lcell_comb \inst5|ReadData2[7]~145 (
// Equation(s):
// \inst5|ReadData2[7]~145_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout )))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[8]~10_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[9]~11_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~145 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N14
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N14
cycloneive_lcell_comb \inst5|ReadData2[7]~148 (
// Equation(s):
// \inst5|ReadData2[7]~148_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[14]~16_combout )))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ) # ((!\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[14]~16_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~148 .lut_mask = 16'h4F44;
defparam \inst5|ReadData2[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \inst5|ReadData2[7]~146 (
// Equation(s):
// \inst5|ReadData2[7]~146_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout )))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[11]~13_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.datad(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~146 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \inst5|ReadData2[7]~149 (
// Equation(s):
// \inst5|ReadData2[7]~149_combout  = (\inst5|ReadData2[7]~147_combout ) # ((\inst5|ReadData2[7]~145_combout ) # ((\inst5|ReadData2[7]~148_combout ) # (\inst5|ReadData2[7]~146_combout )))

	.dataa(\inst5|ReadData2[7]~147_combout ),
	.datab(\inst5|ReadData2[7]~145_combout ),
	.datac(\inst5|ReadData2[7]~148_combout ),
	.datad(\inst5|ReadData2[7]~146_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~149 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \inst5|ReadData2[7]~150 (
// Equation(s):
// \inst5|ReadData2[7]~150_combout  = (\inst5|ReadData2[7]~143_combout ) # ((\inst5|ReadData2[7]~142_combout ) # ((\inst5|ReadData2[7]~144_combout ) # (\inst5|ReadData2[7]~149_combout )))

	.dataa(\inst5|ReadData2[7]~143_combout ),
	.datab(\inst5|ReadData2[7]~142_combout ),
	.datac(\inst5|ReadData2[7]~144_combout ),
	.datad(\inst5|ReadData2[7]~149_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7]~150 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \inst5|ReadData2[7] (
// Equation(s):
// \inst5|ReadData2 [7] = (\inst5|ReadData2[7]~155_combout ) # ((\inst5|ReadData2[7]~158_combout ) # (\inst5|ReadData2[7]~150_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData2[7]~155_combout ),
	.datac(\inst5|ReadData2[7]~158_combout ),
	.datad(\inst5|ReadData2[7]~150_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [7]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[7] .lut_mask = 16'hFFFC;
defparam \inst5|ReadData2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst4|MemWrite~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RamClock~inputclkctrl_outclk ),
	.clk1(\RamClock~inputclkctrl_outclk ),
	.ena0(\inst4|MemWrite~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst5|ReadData1 [7],\inst5|ReadData1 [6],\inst5|ReadData1 [5],\inst5|ReadData1 [4],\inst5|ReadData1 [3],\inst5|ReadData1 [2],\inst5|ReadData1 [1],\inst5|ReadData1 [0]}),
	.portaaddr({\inst8|MUX|Output~6_combout ,\inst8|MUX|Output~11_combout ,\inst8|MUX|Output~15_combout ,\inst8|MUX|Output~19_combout ,\inst8|MUX|Output~22_combout ,\inst8|MUX|Output~26_combout ,\inst8|MUX|Output~29_combout ,\inst8|MUX|Output[0]~44_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst8|MUX|Output~6_combout ,\inst8|MUX|Output~11_combout ,\inst8|MUX|Output~15_combout ,\inst8|MUX|Output~19_combout ,\inst8|MUX|Output~22_combout ,\inst8|MUX|Output~26_combout ,\inst8|MUX|Output~29_combout ,\inst8|MUX|Output[0]~44_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|ram0|sram|ram_block|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "sram:inst11|lpm_ram_dp:ram0|altdpram:sram|altsyncram:ram_block|altsyncram_7lq1:auto_generated|ALTSYNCRAM";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst11|ram0|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA000000055;
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N20
cycloneive_lcell_comb \inst13|nMux:7:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:7:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & ((\inst11|ram0|sram|ram_block|auto_generated|q_b [7]))) # (!\inst4|MemRead~0_combout  & (\inst5|ReadData2 [7]))

	.dataa(\inst4|MemRead~0_combout ),
	.datab(\inst5|ReadData2 [7]),
	.datac(\inst11|ram0|sram|ram_block|auto_generated|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:7:Mux8Bit_K|muxOut~0 .lut_mask = 16'hE4E4;
defparam \inst13|nMux:7:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~20_combout  & 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~20_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h2323;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
cycloneive_lcell_comb \inst5|ReadData1[7]~141 (
// Equation(s):
// \inst5|ReadData1[7]~141_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[3]~5_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~141 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N28
cycloneive_lcell_comb \inst5|ReadData1[7]~140 (
// Equation(s):
// \inst5|ReadData1[7]~140_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[2]~3_combout ))) # 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[2]~3_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~140 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N14
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N12
cycloneive_lcell_comb \inst5|ReadData1[7]~142 (
// Equation(s):
// \inst5|ReadData1[7]~142_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[5]~8_combout ))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[6]~9_combout ) # ((!\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[5]~8_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.datad(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~142 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N18
cycloneive_lcell_comb \inst5|ReadData1[7]~144 (
// Equation(s):
// \inst5|ReadData1[7]~144_combout  = (\inst5|ReadData1[7]~143_combout ) # ((\inst5|ReadData1[7]~141_combout ) # ((\inst5|ReadData1[7]~140_combout ) # (\inst5|ReadData1[7]~142_combout )))

	.dataa(\inst5|ReadData1[7]~143_combout ),
	.datab(\inst5|ReadData1[7]~141_combout ),
	.datac(\inst5|ReadData1[7]~140_combout ),
	.datad(\inst5|ReadData1[7]~142_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~144 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N6
cycloneive_lcell_comb \inst5|ReadData1[7]~158 (
// Equation(s):
// \inst5|ReadData1[7]~158_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|ReadReg1Decoder|output [0]))) # (!\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout  
// & ((\inst5|ReadReg1Decoder|output[31]~34_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout  & !\inst5|ReadReg1Decoder|output [0]))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output [0]),
	.datad(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~158 .lut_mask = 16'h5703;
defparam \inst5|ReadData1[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N10
cycloneive_lcell_comb \inst5|ReadData1[7]~157 (
// Equation(s):
// \inst5|ReadData1[7]~157_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout  & (((!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout )))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[29]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~157 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N0
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N2
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h0C0F;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y40_N0
cycloneive_lcell_comb \inst5|ReadData1[7]~155 (
// Equation(s):
// \inst5|ReadData1[7]~155_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[25]~28_combout ))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[25]~28_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~155 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N30
cycloneive_lcell_comb \inst5|ReadData1[7]~159 (
// Equation(s):
// \inst5|ReadData1[7]~159_combout  = (\inst5|ReadData1[7]~156_combout ) # ((\inst5|ReadData1[7]~158_combout ) # ((\inst5|ReadData1[7]~157_combout ) # (\inst5|ReadData1[7]~155_combout )))

	.dataa(\inst5|ReadData1[7]~156_combout ),
	.datab(\inst5|ReadData1[7]~158_combout ),
	.datac(\inst5|ReadData1[7]~157_combout ),
	.datad(\inst5|ReadData1[7]~155_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~159 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & ((\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~40_combout  & 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~40_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst13|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ) # (\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N20
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[21]~24 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[21]~24_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst5|ReadReg1Decoder|output[1]~0_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[21]~24 .lut_mask = 16'h2000;
defparam \inst5|ReadReg1Decoder|output[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N8
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[22]~25 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[22]~25_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & \inst5|ReadReg1Decoder|output[2]~2_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datad(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[22]~25 .lut_mask = 16'h0800;
defparam \inst5|ReadReg1Decoder|output[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N8
cycloneive_lcell_comb \inst5|ReadData1[7]~152 (
// Equation(s):
// \inst5|ReadData1[7]~152_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[21]~24_combout ))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[22]~25_combout ) # ((!\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[21]~24_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.datad(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~152 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N12
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[24]~27 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[24]~27_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[4]~6_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[4]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[24]~27 .lut_mask = 16'h2000;
defparam \inst5|ReadReg1Decoder|output[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N22
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[23]~26 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[23]~26_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & \inst5|ReadReg1Decoder|output[3]~4_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datad(\inst5|ReadReg1Decoder|output[3]~4_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[23]~26 .lut_mask = 16'h4000;
defparam \inst5|ReadReg1Decoder|output[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N0
cycloneive_lcell_comb \inst5|ReadData1[7]~153 (
// Equation(s):
// \inst5|ReadData1[7]~153_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[23]~26_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout ) # ((!\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[23]~26_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.datad(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~153 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N8
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[17]~20 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[17]~20_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [23] & \inst5|ReadReg1Decoder|output[1]~0_combout 
// )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst5|ReadReg1Decoder|output[1]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[17]~20 .lut_mask = 16'h0200;
defparam \inst5|ReadReg1Decoder|output[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneive_lcell_comb \inst5|ReadReg1Decoder|output[18]~21 (
// Equation(s):
// \inst5|ReadReg1Decoder|output[18]~21_combout  = (\inst2|rom0|srom|rom_block|auto_generated|q_a [25] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [24] & (\inst5|ReadReg1Decoder|output[2]~2_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a 
// [23])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [25]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst5|ReadReg1Decoder|output[2]~2_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadReg1Decoder|output[18]~21 .lut_mask = 16'h0020;
defparam \inst5|ReadReg1Decoder|output[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N20
cycloneive_lcell_comb \inst5|ReadData1[7]~150 (
// Equation(s):
// \inst5|ReadData1[7]~150_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout  & (!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[17]~20_combout ))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout ) # ((!\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[17]~20_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop7|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop7|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~150 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N28
cycloneive_lcell_comb \inst5|ReadData1[7]~154 (
// Equation(s):
// \inst5|ReadData1[7]~154_combout  = (\inst5|ReadData1[7]~151_combout ) # ((\inst5|ReadData1[7]~152_combout ) # ((\inst5|ReadData1[7]~153_combout ) # (\inst5|ReadData1[7]~150_combout )))

	.dataa(\inst5|ReadData1[7]~151_combout ),
	.datab(\inst5|ReadData1[7]~152_combout ),
	.datac(\inst5|ReadData1[7]~153_combout ),
	.datad(\inst5|ReadData1[7]~150_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7]~154 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y39_N16
cycloneive_lcell_comb \inst5|ReadData1[7] (
// Equation(s):
// \inst5|ReadData1 [7] = (\inst5|ReadData1[7]~149_combout ) # ((\inst5|ReadData1[7]~144_combout ) # ((\inst5|ReadData1[7]~159_combout ) # (\inst5|ReadData1[7]~154_combout )))

	.dataa(\inst5|ReadData1[7]~149_combout ),
	.datab(\inst5|ReadData1[7]~144_combout ),
	.datac(\inst5|ReadData1[7]~159_combout ),
	.datad(\inst5|ReadData1[7]~154_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [7]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[7] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~28_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~28_combout  & 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~28_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N16
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N14
cycloneive_lcell_comb \inst5|ReadData2[5]~105 (
// Equation(s):
// \inst5|ReadData2[5]~105_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout )))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[10]~12_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.datad(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~105 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N4
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N6
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[5]~107 (
// Equation(s):
// \inst5|ReadData2[5]~107_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout  & (((\inst5|ReadReg2Decoder|output[15]~17_combout  & !\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout )))) # 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[14]~16_combout ) # ((\inst5|ReadReg2Decoder|output[15]~17_combout  & !\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datac(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~107 .lut_mask = 16'h44F4;
defparam \inst5|ReadData2[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~32_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~32_combout  & 
// ((!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~32_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[5]~106 (
// Equation(s):
// \inst5|ReadData2[5]~106_combout  = (\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout )))) # 
// (!\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[12]~14_combout ) # ((!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[13]~15_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~106 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N30
cycloneive_lcell_comb \inst5|ReadData2[5]~108 (
// Equation(s):
// \inst5|ReadData2[5]~108_combout  = (\inst5|ReadData2[5]~104_combout ) # ((\inst5|ReadData2[5]~105_combout ) # ((\inst5|ReadData2[5]~107_combout ) # (\inst5|ReadData2[5]~106_combout )))

	.dataa(\inst5|ReadData2[5]~104_combout ),
	.datab(\inst5|ReadData2[5]~105_combout ),
	.datac(\inst5|ReadData2[5]~107_combout ),
	.datad(\inst5|ReadData2[5]~106_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~108 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers~38 (
// Equation(s):
// \inst5|Gen_Registers~38_combout  = (\inst5|Gen_Registers~54_combout  & (\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~54_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~38 .lut_mask = 16'h8000;
defparam \inst5|Gen_Registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N2
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~38_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~38_combout  & 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~38_combout ),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N8
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N2
cycloneive_lcell_comb \inst5|ReadData2[5]~99 (
// Equation(s):
// \inst5|ReadData2[5]~99_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~99 .lut_mask = 16'h3050;
defparam \inst5|ReadData2[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & ((\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~42_combout  & 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~42_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N24
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N22
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N8
cycloneive_lcell_comb \inst5|ReadData2[5]~100 (
// Equation(s):
// \inst5|ReadData2[5]~100_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~100 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0E00;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N16
cycloneive_lcell_comb \inst5|int_ReadData2[1][5] (
// Equation(s):
// \inst5|int_ReadData2[1][5]~combout  = (\inst5|ReadReg2Decoder|output[0]~2_combout  & (!\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout  & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & \inst2|rom0|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst5|ReadReg2Decoder|output[0]~2_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst5|int_ReadData2[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|int_ReadData2[1][5] .lut_mask = 16'h0200;
defparam \inst5|int_ReadData2[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N4
cycloneive_lcell_comb \inst5|ReadData2[5]~101 (
// Equation(s):
// \inst5|ReadData2[5]~101_combout  = (\inst5|ReadData2[5]~98_combout ) # ((\inst5|ReadData2[5]~99_combout ) # ((\inst5|ReadData2[5]~100_combout ) # (\inst5|int_ReadData2[1][5]~combout )))

	.dataa(\inst5|ReadData2[5]~98_combout ),
	.datab(\inst5|ReadData2[5]~99_combout ),
	.datac(\inst5|ReadData2[5]~100_combout ),
	.datad(\inst5|int_ReadData2[1][5]~combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~101 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~20_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~20_combout  & 
// ((!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers~20_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'hA300;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y39_N14
cycloneive_lcell_comb \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N6
cycloneive_lcell_comb \inst5|ReadData2[5]~103 (
// Equation(s):
// \inst5|ReadData2[5]~103_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[6]~8_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~103 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
cycloneive_lcell_comb \inst5|ReadData2[5]~109 (
// Equation(s):
// \inst5|ReadData2[5]~109_combout  = (\inst5|ReadData2[5]~102_combout ) # ((\inst5|ReadData2[5]~108_combout ) # ((\inst5|ReadData2[5]~101_combout ) # (\inst5|ReadData2[5]~103_combout )))

	.dataa(\inst5|ReadData2[5]~102_combout ),
	.datab(\inst5|ReadData2[5]~108_combout ),
	.datac(\inst5|ReadData2[5]~101_combout ),
	.datad(\inst5|ReadData2[5]~103_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~109 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cycloneive_lcell_comb \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
cycloneive_lcell_comb \inst5|ReadData2[5]~112 (
// Equation(s):
// \inst5|ReadData2[5]~112_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[25]~25_combout  & ((!\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((\inst5|ReadReg2Decoder|output[25]~25_combout  & !\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|Gen_Registers:25:reg|dFlipFlop5|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~112 .lut_mask = 16'h50DC;
defparam \inst5|ReadData2[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N16
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N30
cycloneive_lcell_comb \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
cycloneive_lcell_comb \inst5|ReadData2[5]~113 (
// Equation(s):
// \inst5|ReadData2[5]~113_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[26]~26_combout ))) # 
// (!\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[26]~26_combout ))))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~113 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y39_N12
cycloneive_lcell_comb \inst5|Gen_Registers~37 (
// Equation(s):
// \inst5|Gen_Registers~37_combout  = (!\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~54_combout  & (\inst5|Gen_Registers~16_combout  & \inst23|nMux:1:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~54_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~37 .lut_mask = 16'h4000;
defparam \inst5|Gen_Registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N6
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~37_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~37_combout  & 
// ((!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~37_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h880C;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N14
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h0C0F;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
cycloneive_lcell_comb \inst5|ReadData2[5]~110 (
// Equation(s):
// \inst5|ReadData2[5]~110_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[18]~20_combout ))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[16]~19_combout ) # ((!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[18]~20_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datad(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~110 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
cycloneive_lcell_comb \inst5|ReadData2[5]~114 (
// Equation(s):
// \inst5|ReadData2[5]~114_combout  = (\inst5|ReadData2[5]~111_combout ) # ((\inst5|ReadData2[5]~112_combout ) # ((\inst5|ReadData2[5]~113_combout ) # (\inst5|ReadData2[5]~110_combout )))

	.dataa(\inst5|ReadData2[5]~111_combout ),
	.datab(\inst5|ReadData2[5]~112_combout ),
	.datac(\inst5|ReadData2[5]~113_combout ),
	.datad(\inst5|ReadData2[5]~110_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~114 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneive_lcell_comb \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N0
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N14
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~48_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~48_combout  & 
// ((!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~48_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N28
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N26
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
cycloneive_lcell_comb \inst5|ReadData2[5]~115 (
// Equation(s):
// \inst5|ReadData2[5]~115_combout  = (\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[29]~30_combout ))) # 
// (!\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[28]~29_combout ) # ((!\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[29]~30_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.datad(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~115 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
cycloneive_lcell_comb \inst5|ReadData2[5]~117 (
// Equation(s):
// \inst5|ReadData2[5]~117_combout  = (\inst5|ReadData2[5]~116_combout ) # ((\inst5|ReadData2[5]~115_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout  & !\inst5|ReadReg2Decoder|output [0])))

	.dataa(\inst5|ReadData2[5]~116_combout ),
	.datab(\inst5|Gen_Registers:0:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadData2[5]~115_combout ),
	.datad(\inst5|ReadReg2Decoder|output [0]),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~117 .lut_mask = 16'hFAFB;
defparam \inst5|ReadData2[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
cycloneive_lcell_comb \inst5|ReadData2[5]~118 (
// Equation(s):
// \inst5|ReadData2[5]~118_combout  = (\inst5|ReadData2[5]~114_combout ) # (\inst5|ReadData2[5]~117_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|ReadData2[5]~114_combout ),
	.datad(\inst5|ReadData2[5]~117_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5]~118 .lut_mask = 16'hFFF0;
defparam \inst5|ReadData2[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
cycloneive_lcell_comb \inst13|nMux:5:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:5:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (\inst11|ram0|sram|ram_block|auto_generated|q_b [5])) # (!\inst4|MemRead~0_combout  & (((\inst5|ReadData2[5]~109_combout ) # (\inst5|ReadData2[5]~118_combout ))))

	.dataa(\inst4|MemRead~0_combout ),
	.datab(\inst11|ram0|sram|ram_block|auto_generated|q_b [5]),
	.datac(\inst5|ReadData2[5]~109_combout ),
	.datad(\inst5|ReadData2[5]~118_combout ),
	.cin(gnd),
	.combout(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:5:Mux8Bit_K|muxOut~0 .lut_mask = 16'hDDD8;
defparam \inst13|nMux:5:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N6
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~24_combout  & 
// ((!\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~24_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N14
cycloneive_lcell_comb \inst5|ReadData1[5]~3 (
// Equation(s):
// \inst5|ReadData1[5]~3_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[7]~10_combout  & (!\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout ) # ((\inst5|ReadReg1Decoder|output[7]~10_combout  & !\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~3 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N12
cycloneive_lcell_comb \inst5|ReadData1[5]~0 (
// Equation(s):
// \inst5|ReadData1[5]~0_combout  = (\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[2]~3_combout ))) # 
// (!\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout ) # ((!\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[2]~3_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:2:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~0 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y38_N6
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N20
cycloneive_lcell_comb \inst5|ReadData1[5]~2 (
// Equation(s):
// \inst5|ReadData1[5]~2_combout  = (\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[6]~9_combout ))) # 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[6]~9_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.datad(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~2 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N14
cycloneive_lcell_comb \inst5|ReadData1[5]~4 (
// Equation(s):
// \inst5|ReadData1[5]~4_combout  = (\inst5|ReadData1[5]~1_combout ) # ((\inst5|ReadData1[5]~3_combout ) # ((\inst5|ReadData1[5]~0_combout ) # (\inst5|ReadData1[5]~2_combout )))

	.dataa(\inst5|ReadData1[5]~1_combout ),
	.datab(\inst5|ReadData1[5]~3_combout ),
	.datac(\inst5|ReadData1[5]~0_combout ),
	.datad(\inst5|ReadData1[5]~2_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~4 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N2
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & (\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~33_combout  & 
// ((!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst13|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n1~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h4455;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N16
cycloneive_lcell_comb \inst5|ReadData1[5]~7 (
// Equation(s):
// \inst5|ReadData1[5]~7_combout  = (\inst5|ReadReg1Decoder|output[13]~16_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout )) # (!\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout 
// ))) # (!\inst5|ReadReg1Decoder|output[13]~16_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ))))

	.dataa(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~7 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData1[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N16
cycloneive_lcell_comb \inst5|ReadData1[5]~5 (
// Equation(s):
// \inst5|ReadData1[5]~5_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout )))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[9]~12_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[10]~13_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~5 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N26
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N20
cycloneive_lcell_comb \inst5|ReadData1[5]~8 (
// Equation(s):
// \inst5|ReadData1[5]~8_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~8 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y38_N16
cycloneive_lcell_comb \inst5|ReadData1[5]~9 (
// Equation(s):
// \inst5|ReadData1[5]~9_combout  = (\inst5|ReadData1[5]~6_combout ) # ((\inst5|ReadData1[5]~7_combout ) # ((\inst5|ReadData1[5]~5_combout ) # (\inst5|ReadData1[5]~8_combout )))

	.dataa(\inst5|ReadData1[5]~6_combout ),
	.datab(\inst5|ReadData1[5]~7_combout ),
	.datac(\inst5|ReadData1[5]~5_combout ),
	.datad(\inst5|ReadData1[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~9 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N0
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N14
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N0
cycloneive_lcell_comb \inst5|ReadData1[5]~12 (
// Equation(s):
// \inst5|ReadData1[5]~12_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[22]~25_combout ))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~12 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N8
cycloneive_lcell_comb \inst5|ReadData1[5]~10 (
// Equation(s):
// \inst5|ReadData1[5]~10_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout )))) # 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[17]~20_combout ) # ((!\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[18]~21_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~10 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N6
cycloneive_lcell_comb \inst5|ReadData1[5]~13 (
// Equation(s):
// \inst5|ReadData1[5]~13_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout  & (!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[23]~26_combout ))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout ) # ((!\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[23]~26_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop5|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop5|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.datad(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~13 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N6
cycloneive_lcell_comb \inst5|ReadData1[5]~14 (
// Equation(s):
// \inst5|ReadData1[5]~14_combout  = (\inst5|ReadData1[5]~11_combout ) # ((\inst5|ReadData1[5]~12_combout ) # ((\inst5|ReadData1[5]~10_combout ) # (\inst5|ReadData1[5]~13_combout )))

	.dataa(\inst5|ReadData1[5]~11_combout ),
	.datab(\inst5|ReadData1[5]~12_combout ),
	.datac(\inst5|ReadData1[5]~10_combout ),
	.datad(\inst5|ReadData1[5]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5]~14 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N10
cycloneive_lcell_comb \inst5|ReadData1[5] (
// Equation(s):
// \inst5|ReadData1 [5] = (\inst5|ReadData1[5]~19_combout ) # ((\inst5|ReadData1[5]~4_combout ) # ((\inst5|ReadData1[5]~9_combout ) # (\inst5|ReadData1[5]~14_combout )))

	.dataa(\inst5|ReadData1[5]~19_combout ),
	.datab(\inst5|ReadData1[5]~4_combout ),
	.datac(\inst5|ReadData1[5]~9_combout ),
	.datad(\inst5|ReadData1[5]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [5]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[5] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
cycloneive_lcell_comb \inst16|nMux:5:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (((\inst2|rom0|srom|rom_block|auto_generated|q_a [5])))) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2[5]~109_combout ) # ((\inst5|ReadData2[5]~118_combout ))))

	.dataa(\inst5|ReadData2[5]~109_combout ),
	.datab(\inst5|ReadData2[5]~118_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [5]),
	.datad(\inst4|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:5:Mux8Bit_K|muxOut~0 .lut_mask = 16'hF0EE;
defparam \inst16|nMux:5:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
cycloneive_lcell_comb \inst8|MUX|Output~14 (
// Equation(s):
// \inst8|MUX|Output~14_combout  = (\inst8|MUX|sel_signals[1]~10_combout  & ((\inst5|ReadData1 [5]) # ((\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout )))) # (!\inst8|MUX|sel_signals[1]~10_combout  & (\inst5|ReadData1 [5] & (!\inst8|MUX|sel_signals [0] & 
// \inst16|nMux:5:Mux8Bit_K|muxOut~0_combout )))

	.dataa(\inst8|MUX|sel_signals[1]~10_combout ),
	.datab(\inst5|ReadData1 [5]),
	.datac(\inst8|MUX|sel_signals [0]),
	.datad(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~14 .lut_mask = 16'hAE88;
defparam \inst8|MUX|Output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~46_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~46_combout  & 
// ((!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~46_combout ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneive_lcell_comb \inst5|ReadData2[4]~93 (
// Equation(s):
// \inst5|ReadData2[4]~93_combout  = (\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[27]~27_combout )))) # 
// (!\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[26]~26_combout ) # ((!\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[27]~27_combout ))))

	.dataa(\inst5|Gen_Registers:26:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:27:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[26]~26_combout ),
	.datad(\inst5|ReadReg2Decoder|output[27]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~93 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \inst5|ReadData2[4]~92 (
// Equation(s):
// \inst5|ReadData2[4]~92_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[24]~24_combout ))) # 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[25]~25_combout ) # ((!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[24]~24_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~92 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N14
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~41_combout  & 
// ((!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers~41_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h808C;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N0
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N20
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N6
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00BB;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneive_lcell_comb \inst5|ReadData2[4]~91 (
// Equation(s):
// \inst5|ReadData2[4]~91_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout )))) # 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[22]~22_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.datad(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~91 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneive_lcell_comb \inst5|ReadData2[4]~94 (
// Equation(s):
// \inst5|ReadData2[4]~94_combout  = (\inst5|ReadData2[4]~90_combout ) # ((\inst5|ReadData2[4]~93_combout ) # ((\inst5|ReadData2[4]~92_combout ) # (\inst5|ReadData2[4]~91_combout )))

	.dataa(\inst5|ReadData2[4]~90_combout ),
	.datab(\inst5|ReadData2[4]~93_combout ),
	.datac(\inst5|ReadData2[4]~92_combout ),
	.datad(\inst5|ReadData2[4]~91_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~94 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N0
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[4]~83 (
// Equation(s):
// \inst5|ReadData2[4]~83_combout  = (\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[6]~8_combout ))) # 
// (!\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[4]~7_combout ) # ((!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[6]~8_combout ))))

	.dataa(\inst5|Gen_Registers:4:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[6]~8_combout ),
	.datad(\inst5|ReadReg2Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~83 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N20
cycloneive_lcell_comb \inst5|ReadData2[4]~84 (
// Equation(s):
// \inst5|ReadData2[4]~84_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[9]~11_combout )))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[8]~10_combout ) # ((!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[9]~11_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[8]~10_combout ),
	.datad(\inst5|ReadReg2Decoder|output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~84 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~33_combout  & 
// ((!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h2220;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3331;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
cycloneive_lcell_comb \inst5|ReadData2[4]~87 (
// Equation(s):
// \inst5|ReadData2[4]~87_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[14]~16_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ) # ((!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[14]~16_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datad(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~87 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N4
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h00C8;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N8
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h00FB;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N10
cycloneive_lcell_comb \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3303;
defparam \inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
cycloneive_lcell_comb \inst5|ReadData2[4]~86 (
// Equation(s):
// \inst5|ReadData2[4]~86_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[12]~14_combout ))) # 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[12]~14_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~86 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
cycloneive_lcell_comb \inst5|ReadData2[4]~88 (
// Equation(s):
// \inst5|ReadData2[4]~88_combout  = (\inst5|ReadData2[4]~85_combout ) # ((\inst5|ReadData2[4]~84_combout ) # ((\inst5|ReadData2[4]~87_combout ) # (\inst5|ReadData2[4]~86_combout )))

	.dataa(\inst5|ReadData2[4]~85_combout ),
	.datab(\inst5|ReadData2[4]~84_combout ),
	.datac(\inst5|ReadData2[4]~87_combout ),
	.datad(\inst5|ReadData2[4]~86_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~88 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N28
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~42_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~42_combout  & 
// ((!\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers~42_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h880A;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n3~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N4
cycloneive_lcell_comb \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h0D0D;
defparam \inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N2
cycloneive_lcell_comb \inst5|ReadData2[4]~80 (
// Equation(s):
// \inst5|ReadData2[4]~80_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~80 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N14
cycloneive_lcell_comb \inst5|ReadData2[4]~79 (
// Equation(s):
// \inst5|ReadData2[4]~79_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] 
// & (!\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:19:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~79 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ) # ((\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~24_combout  & ((\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~24_combout  & 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~24_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'hB100;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ) # (\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
cycloneive_lcell_comb \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3311;
defparam \inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N28
cycloneive_lcell_comb \inst5|ReadData2[4]~78 (
// Equation(s):
// \inst5|ReadData2[4]~78_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~78 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y41_N30
cycloneive_lcell_comb \inst5|ReadData2[4]~81 (
// Equation(s):
// \inst5|ReadData2[4]~81_combout  = (\inst5|int_ReadData2[1][4]~combout ) # ((\inst5|ReadData2[4]~80_combout ) # ((\inst5|ReadData2[4]~79_combout ) # (\inst5|ReadData2[4]~78_combout )))

	.dataa(\inst5|int_ReadData2[1][4]~combout ),
	.datab(\inst5|ReadData2[4]~80_combout ),
	.datac(\inst5|ReadData2[4]~79_combout ),
	.datad(\inst5|ReadData2[4]~78_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~81 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
cycloneive_lcell_comb \inst5|ReadData2[4]~89 (
// Equation(s):
// \inst5|ReadData2[4]~89_combout  = (\inst5|ReadData2[4]~82_combout ) # ((\inst5|ReadData2[4]~83_combout ) # ((\inst5|ReadData2[4]~88_combout ) # (\inst5|ReadData2[4]~81_combout )))

	.dataa(\inst5|ReadData2[4]~82_combout ),
	.datab(\inst5|ReadData2[4]~83_combout ),
	.datac(\inst5|ReadData2[4]~88_combout ),
	.datad(\inst5|ReadData2[4]~81_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~89 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N28
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N8
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h2323;
defparam \inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N22
cycloneive_lcell_comb \inst5|ReadData2[4]~95 (
// Equation(s):
// \inst5|ReadData2[4]~95_combout  = (\inst5|ReadReg2Decoder|output[28]~29_combout  & (((!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[29]~30_combout )) # (!\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[28]~29_combout  & (!\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[29]~30_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datab(\inst5|Gen_Registers:29:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:28:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~95 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData2[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~49_combout  & 
// ((!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h80B0;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N0
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N6
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N16
cycloneive_lcell_comb \inst5|ReadData2[4]~96 (
// Equation(s):
// \inst5|ReadData2[4]~96_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~96 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
cycloneive_lcell_comb \inst5|ReadData2[4]~97 (
// Equation(s):
// \inst5|ReadData2[4]~97_combout  = (\inst5|ReadData2[4]~95_combout ) # ((\inst5|ReadData2[4]~96_combout ) # ((!\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout  & !\inst5|ReadReg2Decoder|output [0])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output [0]),
	.datac(\inst5|ReadData2[4]~95_combout ),
	.datad(\inst5|ReadData2[4]~96_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4]~97 .lut_mask = 16'hFFF1;
defparam \inst5|ReadData2[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
cycloneive_lcell_comb \inst5|ReadData2[4] (
// Equation(s):
// \inst5|ReadData2 [4] = (\inst5|ReadData2[4]~94_combout ) # ((\inst5|ReadData2[4]~89_combout ) # (\inst5|ReadData2[4]~97_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData2[4]~94_combout ),
	.datac(\inst5|ReadData2[4]~89_combout ),
	.datad(\inst5|ReadData2[4]~97_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [4]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[4] .lut_mask = 16'hFFFC;
defparam \inst5|ReadData2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y38_N28
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Lower|c~0 (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Lower|c~0_combout  = (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ) # ((\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ) # ((\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ) # (\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout )))

	.dataa(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datac(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datad(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Lower|c~0 .lut_mask = 16'hFFFE;
defparam \inst8|TwosComp|Adder|CLA_Lower|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Upper|s[0] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Upper|s [0] = \inst8|TwosComp|Adder|CLA_Lower|c~0_combout  $ (((\inst4|MemWrite~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [4]))) # (!\inst4|MemWrite~0_combout  & (\inst5|ReadData2 [4]))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst5|ReadData2 [4]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [4]),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Upper|s [0]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Upper|s[0] .lut_mask = 16'h1BE4;
defparam \inst8|TwosComp|Adder|CLA_Upper|s[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N30
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c[0]~4 (
// Equation(s):
// \inst8|Suber|CLA_Upper|c[0]~4_combout  = (\inst5|ReadData1 [4] & ((\inst8|Suber|CLA_Lower|c~3_combout ) # ((\inst8|Suber|CLA_Lower|c~1_combout ) # (\inst8|TwosComp|Adder|CLA_Upper|s [0])))) # (!\inst5|ReadData1 [4] & (\inst8|TwosComp|Adder|CLA_Upper|s [0] 
// & ((\inst8|Suber|CLA_Lower|c~3_combout ) # (\inst8|Suber|CLA_Lower|c~1_combout ))))

	.dataa(\inst5|ReadData1 [4]),
	.datab(\inst8|Suber|CLA_Lower|c~3_combout ),
	.datac(\inst8|Suber|CLA_Lower|c~1_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Upper|s [0]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c[0]~4 .lut_mask = 16'hFEA8;
defparam \inst8|Suber|CLA_Upper|c[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
cycloneive_lcell_comb \inst16|nMux:4:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [4])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [4])))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [4]),
	.datad(\inst5|ReadData2 [4]),
	.cin(gnd),
	.combout(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:4:Mux8Bit_K|muxOut~0 .lut_mask = 16'hF5A0;
defparam \inst16|nMux:4:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|p[1] (
// Equation(s):
// \inst8|Suber|CLA_Upper|p [1] = \inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [5] $ (((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ) # (\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ))))

	.dataa(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [5]),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|p [1]),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|p[1] .lut_mask = 16'hA596;
defparam \inst8|Suber|CLA_Upper|p[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
cycloneive_lcell_comb \inst8|MUX|Output~12 (
// Equation(s):
// \inst8|MUX|Output~12_combout  = (\inst8|MUX|sel_signals [6] & (\inst8|Suber|CLA_Upper|c[0]~4_combout  $ (\inst8|Suber|CLA_Upper|p [1])))

	.dataa(gnd),
	.datab(\inst8|MUX|sel_signals [6]),
	.datac(\inst8|Suber|CLA_Upper|c[0]~4_combout ),
	.datad(\inst8|Suber|CLA_Upper|p [1]),
	.cin(gnd),
	.combout(\inst8|MUX|Output~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~12 .lut_mask = 16'h0CC0;
defparam \inst8|MUX|Output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N2
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~0 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~0_combout  = (\inst5|ReadData1 [2] & ((\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ) # ((\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst5|ReadData1 [1])))) # (!\inst5|ReadData1 [2] & (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & 
// (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst5|ReadData1 [1])))

	.dataa(\inst5|ReadData1 [2]),
	.datab(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datad(\inst5|ReadData1 [1]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~0 .lut_mask = 16'hE888;
defparam \inst8|Adder|CLA_Lower|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N16
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~1 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~1_combout  = (\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [3]) # (\inst8|Adder|CLA_Lower|c~0_combout ))) # (!\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [3] & 
// \inst8|Adder|CLA_Lower|c~0_combout ))

	.dataa(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|ReadData1 [3]),
	.datac(gnd),
	.datad(\inst8|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~1 .lut_mask = 16'hEE88;
defparam \inst8|Adder|CLA_Lower|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N26
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~3 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~3_combout  = (\inst8|Adder|CLA_Lower|c~2_combout  & (\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [3])))

	.dataa(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst5|ReadData1 [3]),
	.datad(\inst8|Adder|CLA_Lower|c~2_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~3 .lut_mask = 16'h5A00;
defparam \inst8|Adder|CLA_Lower|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N2
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c[0]~5 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c[0]~5_combout  = (\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [4]) # ((\inst8|Adder|CLA_Lower|c~1_combout ) # (\inst8|Adder|CLA_Lower|c~3_combout )))) # (!\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & 
// (\inst5|ReadData1 [4] & ((\inst8|Adder|CLA_Lower|c~1_combout ) # (\inst8|Adder|CLA_Lower|c~3_combout ))))

	.dataa(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|ReadData1 [4]),
	.datac(\inst8|Adder|CLA_Lower|c~1_combout ),
	.datad(\inst8|Adder|CLA_Lower|c~3_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c[0]~5 .lut_mask = 16'hEEE8;
defparam \inst8|Adder|CLA_Upper|c[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N16
cycloneive_lcell_comb \inst8|MUX|Output~13 (
// Equation(s):
// \inst8|MUX|Output~13_combout  = (\inst8|MUX|sel_signals [2] & (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [5] $ (\inst8|Adder|CLA_Upper|c[0]~5_combout ))))

	.dataa(\inst8|MUX|sel_signals [2]),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [5]),
	.datad(\inst8|Adder|CLA_Upper|c[0]~5_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~13 .lut_mask = 16'h8228;
defparam \inst8|MUX|Output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
cycloneive_lcell_comb \inst8|MUX|Output~15 (
// Equation(s):
// \inst8|MUX|Output~15_combout  = (\inst8|MUX|Output~14_combout ) # ((\inst8|MUX|Output~12_combout ) # (\inst8|MUX|Output~13_combout ))

	.dataa(gnd),
	.datab(\inst8|MUX|Output~14_combout ),
	.datac(\inst8|MUX|Output~12_combout ),
	.datad(\inst8|MUX|Output~13_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~15 .lut_mask = 16'hFFFC;
defparam \inst8|MUX|Output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y37_N20
cycloneive_lcell_comb \inst13|nMux:4:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:4:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (\inst11|ram0|sram|ram_block|auto_generated|q_b [4])) # (!\inst4|MemRead~0_combout  & ((\inst5|ReadData2 [4])))

	.dataa(gnd),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst11|ram0|sram|ram_block|auto_generated|q_b [4]),
	.datad(\inst5|ReadData2 [4]),
	.cin(gnd),
	.combout(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:4:Mux8Bit_K|muxOut~0 .lut_mask = 16'hF3C0;
defparam \inst13|nMux:4:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N30
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & (\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~43_combout  & 
// ((!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~43_combout ),
	.datab(\inst13|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N20
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N18
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0E0F;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N28
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h0F03;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N20
cycloneive_lcell_comb \inst5|ReadData1[4]~53 (
// Equation(s):
// \inst5|ReadData1[4]~53_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[24]~27_combout ))) # 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[23]~26_combout ) # ((!\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[24]~27_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.datad(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~53 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N26
cycloneive_lcell_comb \inst5|ReadData1[4]~52 (
// Equation(s):
// \inst5|ReadData1[4]~52_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[22]~25_combout ))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~52 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N16
cycloneive_lcell_comb \inst5|ReadData1[4]~54 (
// Equation(s):
// \inst5|ReadData1[4]~54_combout  = (\inst5|ReadData1[4]~50_combout ) # ((\inst5|ReadData1[4]~51_combout ) # ((\inst5|ReadData1[4]~53_combout ) # (\inst5|ReadData1[4]~52_combout )))

	.dataa(\inst5|ReadData1[4]~50_combout ),
	.datab(\inst5|ReadData1[4]~51_combout ),
	.datac(\inst5|ReadData1[4]~53_combout ),
	.datad(\inst5|ReadData1[4]~52_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~54 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y41_N4
cycloneive_lcell_comb \inst5|ReadData1[4]~46 (
// Equation(s):
// \inst5|ReadData1[4]~46_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[12]~15_combout )))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.datad(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~46 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N24
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N10
cycloneive_lcell_comb \inst5|ReadData1[4]~45 (
// Equation(s):
// \inst5|ReadData1[4]~45_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout )))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[9]~12_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[10]~13_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~45 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N16
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N0
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y37_N30
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N24
cycloneive_lcell_comb \inst5|ReadData1[4]~47 (
// Equation(s):
// \inst5|ReadData1[4]~47_combout  = (\inst5|ReadReg1Decoder|output[13]~16_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout )) # (!\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout 
// ))) # (!\inst5|ReadReg1Decoder|output[13]~16_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout ))))

	.dataa(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.datab(\inst5|Gen_Registers:13:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~47 .lut_mask = 16'h2F22;
defparam \inst5|ReadData1[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N4
cycloneive_lcell_comb \inst5|ReadData1[4]~49 (
// Equation(s):
// \inst5|ReadData1[4]~49_combout  = (\inst5|ReadData1[4]~48_combout ) # ((\inst5|ReadData1[4]~46_combout ) # ((\inst5|ReadData1[4]~45_combout ) # (\inst5|ReadData1[4]~47_combout )))

	.dataa(\inst5|ReadData1[4]~48_combout ),
	.datab(\inst5|ReadData1[4]~46_combout ),
	.datac(\inst5|ReadData1[4]~45_combout ),
	.datad(\inst5|ReadData1[4]~47_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~49 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N28
cycloneive_lcell_comb \inst5|ReadData1[4]~43 (
// Equation(s):
// \inst5|ReadData1[4]~43_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[7]~10_combout  & (!\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ))) # 
// (!\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[8]~11_combout ) # ((\inst5|ReadReg1Decoder|output[7]~10_combout  & !\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:8:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datac(\inst5|Gen_Registers:7:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~43 .lut_mask = 16'h5D0C;
defparam \inst5|ReadData1[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ) # ((\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
cycloneive_lcell_comb \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N10
cycloneive_lcell_comb \inst5|ReadData1[4]~40 (
// Equation(s):
// \inst5|ReadData1[4]~40_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[1]~1_combout )))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[2]~3_combout ) # ((!\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[1]~1_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:1:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[2]~3_combout ),
	.datad(\inst5|ReadReg1Decoder|output[1]~1_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~40 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N24
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N22
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y41_N28
cycloneive_lcell_comb \inst5|ReadData1[4]~42 (
// Equation(s):
// \inst5|ReadData1[4]~42_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout  & (!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[6]~9_combout ) # ((!\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[5]~8_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop4|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop4|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.datad(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~42 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N20
cycloneive_lcell_comb \inst5|ReadData1[4]~44 (
// Equation(s):
// \inst5|ReadData1[4]~44_combout  = (\inst5|ReadData1[4]~41_combout ) # ((\inst5|ReadData1[4]~43_combout ) # ((\inst5|ReadData1[4]~40_combout ) # (\inst5|ReadData1[4]~42_combout )))

	.dataa(\inst5|ReadData1[4]~41_combout ),
	.datab(\inst5|ReadData1[4]~43_combout ),
	.datac(\inst5|ReadData1[4]~40_combout ),
	.datad(\inst5|ReadData1[4]~42_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4]~44 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N18
cycloneive_lcell_comb \inst5|ReadData1[4] (
// Equation(s):
// \inst5|ReadData1 [4] = (\inst5|ReadData1[4]~59_combout ) # ((\inst5|ReadData1[4]~54_combout ) # ((\inst5|ReadData1[4]~49_combout ) # (\inst5|ReadData1[4]~44_combout )))

	.dataa(\inst5|ReadData1[4]~59_combout ),
	.datab(\inst5|ReadData1[4]~54_combout ),
	.datac(\inst5|ReadData1[4]~49_combout ),
	.datad(\inst5|ReadData1[4]~44_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [4]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[4] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N14
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|p[0] (
// Equation(s):
// \inst8|Adder|CLA_Upper|p [0] = \inst5|ReadData1 [4] $ (((\inst4|MemWrite~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [4]))) # (!\inst4|MemWrite~0_combout  & (\inst5|ReadData2 [4]))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst5|ReadData1 [4]),
	.datac(\inst5|ReadData2 [4]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|p [0]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|p[0] .lut_mask = 16'h369C;
defparam \inst8|Adder|CLA_Upper|p[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N24
cycloneive_lcell_comb \inst8|MUX|Output~17 (
// Equation(s):
// \inst8|MUX|Output~17_combout  = (\inst8|MUX|sel_signals [2] & (\inst8|Adder|CLA_Upper|p [0] $ (((\inst8|Adder|CLA_Lower|c~1_combout ) # (\inst8|Adder|CLA_Lower|c~3_combout )))))

	.dataa(\inst8|MUX|sel_signals [2]),
	.datab(\inst8|Adder|CLA_Upper|p [0]),
	.datac(\inst8|Adder|CLA_Lower|c~1_combout ),
	.datad(\inst8|Adder|CLA_Lower|c~3_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~17 .lut_mask = 16'h2228;
defparam \inst8|MUX|Output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N12
cycloneive_lcell_comb \inst8|MUX|Output~19 (
// Equation(s):
// \inst8|MUX|Output~19_combout  = (\inst8|MUX|Output~18_combout ) # ((\inst8|MUX|Output~16_combout ) # (\inst8|MUX|Output~17_combout ))

	.dataa(\inst8|MUX|Output~18_combout ),
	.datab(gnd),
	.datac(\inst8|MUX|Output~16_combout ),
	.datad(\inst8|MUX|Output~17_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~19 .lut_mask = 16'hFFFA;
defparam \inst8|MUX|Output~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N28
cycloneive_lcell_comb \inst5|ReadData2[2] (
// Equation(s):
// \inst5|ReadData2 [2] = (\inst5|ReadData2[2]~54_combout ) # ((\inst5|ReadData2[2]~44_combout ) # ((\inst5|ReadData2[2]~57_combout ) # (\inst5|ReadData2[2]~49_combout )))

	.dataa(\inst5|ReadData2[2]~54_combout ),
	.datab(\inst5|ReadData2[2]~44_combout ),
	.datac(\inst5|ReadData2[2]~57_combout ),
	.datad(\inst5|ReadData2[2]~49_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [2]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[2] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N16
cycloneive_lcell_comb \inst13|nMux:2:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:2:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (\inst11|ram0|sram|ram_block|auto_generated|q_b [2])) # (!\inst4|MemRead~0_combout  & ((\inst5|ReadData2 [2])))

	.dataa(\inst4|MemRead~0_combout ),
	.datab(\inst11|ram0|sram|ram_block|auto_generated|q_b [2]),
	.datac(\inst5|ReadData2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:2:Mux8Bit_K|muxOut~0 .lut_mask = 16'hD8D8;
defparam \inst13|nMux:2:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~43_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~43_combout  & 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~43_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hD010;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N4
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ) # ((\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N22
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ) # (\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h0B0B;
defparam \inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N16
cycloneive_lcell_comb \inst5|ReadData1[2]~93 (
// Equation(s):
// \inst5|ReadData1[2]~93_combout  = (\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[24]~27_combout )))) # 
// (!\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[23]~26_combout ) # ((!\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[24]~27_combout ))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:24:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[23]~26_combout ),
	.datad(\inst5|ReadReg1Decoder|output[24]~27_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~93 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N18
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N30
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y36_N24
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h5505;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
cycloneive_lcell_comb \inst5|ReadData1[2]~92 (
// Equation(s):
// \inst5|ReadData1[2]~92_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[22]~25_combout ))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.datad(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~92 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N0
cycloneive_lcell_comb \inst5|ReadData1[2]~94 (
// Equation(s):
// \inst5|ReadData1[2]~94_combout  = (\inst5|ReadData1[2]~90_combout ) # ((\inst5|ReadData1[2]~91_combout ) # ((\inst5|ReadData1[2]~93_combout ) # (\inst5|ReadData1[2]~92_combout )))

	.dataa(\inst5|ReadData1[2]~90_combout ),
	.datab(\inst5|ReadData1[2]~91_combout ),
	.datac(\inst5|ReadData1[2]~93_combout ),
	.datad(\inst5|ReadData1[2]~92_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~94 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N6
cycloneive_lcell_comb \inst5|ReadData1[2]~81 (
// Equation(s):
// \inst5|ReadData1[2]~81_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[4]~7_combout )))) # 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[3]~5_combout ) # ((!\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[4]~7_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:4:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[3]~5_combout ),
	.datad(\inst5|ReadReg1Decoder|output[4]~7_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~81 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N14
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~26_combout  & (\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~26_combout  & 
// ((!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout )))))

	.dataa(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers~26_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hA030;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N16
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N4
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y41_N18
cycloneive_lcell_comb \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N4
cycloneive_lcell_comb \inst5|ReadData1[2]~83 (
// Equation(s):
// \inst5|ReadData1[2]~83_combout  = (\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout  & (((!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout )))) # 
// (!\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[7]~10_combout ) # ((!\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[8]~11_combout ))))

	.dataa(\inst5|Gen_Registers:7:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[7]~10_combout ),
	.datac(\inst5|Gen_Registers:8:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[8]~11_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~83 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N20
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ) # ((\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N18
cycloneive_lcell_comb \inst5|ReadData1[2]~82 (
// Equation(s):
// \inst5|ReadData1[2]~82_combout  = (\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[5]~8_combout )))) # 
// (!\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[6]~9_combout ) # ((!\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[5]~8_combout ))))

	.dataa(\inst5|Gen_Registers:6:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:5:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[6]~9_combout ),
	.datad(\inst5|ReadReg1Decoder|output[5]~8_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~82 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N8
cycloneive_lcell_comb \inst5|ReadData1[2]~84 (
// Equation(s):
// \inst5|ReadData1[2]~84_combout  = (\inst5|ReadData1[2]~80_combout ) # ((\inst5|ReadData1[2]~81_combout ) # ((\inst5|ReadData1[2]~83_combout ) # (\inst5|ReadData1[2]~82_combout )))

	.dataa(\inst5|ReadData1[2]~80_combout ),
	.datab(\inst5|ReadData1[2]~81_combout ),
	.datac(\inst5|ReadData1[2]~83_combout ),
	.datad(\inst5|ReadData1[2]~82_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~84 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N2
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N30
cycloneive_lcell_comb \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N18
cycloneive_lcell_comb \inst5|ReadData1[2]~87 (
// Equation(s):
// \inst5|ReadData1[2]~87_combout  = (\inst5|ReadReg1Decoder|output[13]~16_combout  & (((!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[14]~17_combout )) # (!\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout 
// ))) # (!\inst5|ReadReg1Decoder|output[13]~16_combout  & (!\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ))))

	.dataa(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop2|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~87 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData1[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y38_N20
cycloneive_lcell_comb \inst5|ReadData1[2]~86 (
// Equation(s):
// \inst5|ReadData1[2]~86_combout  = (\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[12]~15_combout ))) # 
// (!\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[11]~14_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[12]~15_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[12]~15_combout ),
	.datad(\inst5|ReadReg1Decoder|output[11]~14_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~86 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N2
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout  & ((\inst5|Gen_Registers~35_combout  & ((\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~35_combout  & 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~35_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst13|nMux:2:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n3~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N6
cycloneive_lcell_comb \inst5|ReadData1[2]~88 (
// Equation(s):
// \inst5|ReadData1[2]~88_combout  = (\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout  & (!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout  & (\inst5|ReadReg1Decoder|output[16]~19_combout ))) # 
// (!\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout ) # ((!\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[16]~19_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop2|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop2|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~88 .lut_mask = 16'h7530;
defparam \inst5|ReadData1[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N10
cycloneive_lcell_comb \inst5|ReadData1[2]~89 (
// Equation(s):
// \inst5|ReadData1[2]~89_combout  = (\inst5|ReadData1[2]~85_combout ) # ((\inst5|ReadData1[2]~87_combout ) # ((\inst5|ReadData1[2]~86_combout ) # (\inst5|ReadData1[2]~88_combout )))

	.dataa(\inst5|ReadData1[2]~85_combout ),
	.datab(\inst5|ReadData1[2]~87_combout ),
	.datac(\inst5|ReadData1[2]~86_combout ),
	.datad(\inst5|ReadData1[2]~88_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2]~89 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N6
cycloneive_lcell_comb \inst5|ReadData1[2] (
// Equation(s):
// \inst5|ReadData1 [2] = (\inst5|ReadData1[2]~99_combout ) # ((\inst5|ReadData1[2]~94_combout ) # ((\inst5|ReadData1[2]~84_combout ) # (\inst5|ReadData1[2]~89_combout )))

	.dataa(\inst5|ReadData1[2]~99_combout ),
	.datab(\inst5|ReadData1[2]~94_combout ),
	.datac(\inst5|ReadData1[2]~84_combout ),
	.datad(\inst5|ReadData1[2]~89_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [2]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[2] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|p[2] (
// Equation(s):
// \inst8|Suber|CLA_Lower|p [2] = \inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  $ (\inst5|ReadData1 [2] $ (((\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ) # (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ))))

	.dataa(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datab(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [2]),
	.datad(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|p [2]),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|p[2] .lut_mask = 16'hA596;
defparam \inst8|Suber|CLA_Lower|p[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N20
cycloneive_lcell_comb \inst8|Suber|CLA_Lower|c~6 (
// Equation(s):
// \inst8|Suber|CLA_Lower|c~6_combout  = (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & (\inst5|ReadData1 [1] & ((\inst5|ReadData1 [0]) # (!\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout )))) # (!\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & 
// (\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [1]) # (\inst5|ReadData1 [0]))))

	.dataa(\inst5|ReadData1 [1]),
	.datab(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datac(\inst5|ReadData1 [0]),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Lower|c~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Lower|c~6 .lut_mask = 16'hB288;
defparam \inst8|Suber|CLA_Lower|c~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N8
cycloneive_lcell_comb \inst8|MUX|Output~25 (
// Equation(s):
// \inst8|MUX|Output~25_combout  = (\inst8|MUX|sel_signals [6] & (\inst8|Suber|CLA_Lower|p [2] $ (\inst8|Suber|CLA_Lower|c~6_combout )))

	.dataa(\inst8|MUX|sel_signals [6]),
	.datab(gnd),
	.datac(\inst8|Suber|CLA_Lower|p [2]),
	.datad(\inst8|Suber|CLA_Lower|c~6_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~25 .lut_mask = 16'h0AA0;
defparam \inst8|MUX|Output~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|p[2] (
// Equation(s):
// \inst8|Adder|CLA_Lower|p [2] = \inst5|ReadData1 [2] $ (((\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [2])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [2])))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.datab(\inst4|MemWrite~0_combout ),
	.datac(\inst5|ReadData1 [2]),
	.datad(\inst5|ReadData2 [2]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|p [2]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|p[2] .lut_mask = 16'h4B78;
defparam \inst8|Adder|CLA_Lower|p[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N6
cycloneive_lcell_comb \inst8|Adder|CLA_Lower|c~5 (
// Equation(s):
// \inst8|Adder|CLA_Lower|c~5_combout  = (\inst5|ReadData1 [1] & ((\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ) # ((\inst5|ReadData1 [0] & \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout )))) # (!\inst5|ReadData1 [1] & (\inst5|ReadData1 [0] & 
// (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst16|nMux:0:Mux8Bit_K|muxOut~0_combout )))

	.dataa(\inst5|ReadData1 [1]),
	.datab(\inst5|ReadData1 [0]),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Lower|c~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Lower|c~5 .lut_mask = 16'hE8A0;
defparam \inst8|Adder|CLA_Lower|c~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N16
cycloneive_lcell_comb \inst8|MUX|Output~24 (
// Equation(s):
// \inst8|MUX|Output~24_combout  = (\inst8|MUX|sel_signals [2] & (\inst8|Adder|CLA_Lower|p [2] $ (\inst8|Adder|CLA_Lower|c~5_combout )))

	.dataa(gnd),
	.datab(\inst8|MUX|sel_signals [2]),
	.datac(\inst8|Adder|CLA_Lower|p [2]),
	.datad(\inst8|Adder|CLA_Lower|c~5_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~24 .lut_mask = 16'h0CC0;
defparam \inst8|MUX|Output~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y37_N24
cycloneive_lcell_comb \inst8|MUX|Output~26 (
// Equation(s):
// \inst8|MUX|Output~26_combout  = (\inst8|MUX|Output~23_combout ) # ((\inst8|MUX|Output~25_combout ) # (\inst8|MUX|Output~24_combout ))

	.dataa(\inst8|MUX|Output~23_combout ),
	.datab(gnd),
	.datac(\inst8|MUX|Output~25_combout ),
	.datad(\inst8|MUX|Output~24_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~26 .lut_mask = 16'hFFFA;
defparam \inst8|MUX|Output~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3200;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3233;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n1~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h0A0F;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
cycloneive_lcell_comb \inst5|ReadData2[3]~71 (
// Equation(s):
// \inst5|ReadData2[3]~71_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[20]~21_combout )))) # 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[22]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[20]~21_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[22]~22_combout ),
	.datad(\inst5|ReadReg2Decoder|output[20]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~71 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N16
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h00E0;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h00EF;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y42_N22
cycloneive_lcell_comb \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y38_N26
cycloneive_lcell_comb \inst5|ReadData2[3]~70 (
// Equation(s):
// \inst5|ReadData2[3]~70_combout  = (\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[16]~19_combout  & ((!\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout )))) # 
// (!\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[18]~20_combout ) # ((\inst5|ReadReg2Decoder|output[16]~19_combout  & !\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|ReadReg2Decoder|output[16]~19_combout ),
	.datac(\inst5|ReadReg2Decoder|output[18]~20_combout ),
	.datad(\inst5|Gen_Registers:16:reg|dFlipFlop3|int_n4~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~70 .lut_mask = 16'h50DC;
defparam \inst5|ReadData2[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneive_lcell_comb \inst5|ReadData2[3]~72 (
// Equation(s):
// \inst5|ReadData2[3]~72_combout  = (\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[25]~25_combout )))) # 
// (!\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[24]~24_combout ) # ((!\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[25]~25_combout ))))

	.dataa(\inst5|Gen_Registers:24:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:25:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[24]~24_combout ),
	.datad(\inst5|ReadReg2Decoder|output[25]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~72 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N28
cycloneive_lcell_comb \inst5|ReadData2[3]~74 (
// Equation(s):
// \inst5|ReadData2[3]~74_combout  = (\inst5|ReadData2[3]~73_combout ) # ((\inst5|ReadData2[3]~71_combout ) # ((\inst5|ReadData2[3]~70_combout ) # (\inst5|ReadData2[3]~72_combout )))

	.dataa(\inst5|ReadData2[3]~73_combout ),
	.datab(\inst5|ReadData2[3]~71_combout ),
	.datac(\inst5|ReadData2[3]~70_combout ),
	.datad(\inst5|ReadData2[3]~72_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~74 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N22
cycloneive_lcell_comb \inst5|ReadData2[3]~75 (
// Equation(s):
// \inst5|ReadData2[3]~75_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[28]~29_combout ))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[29]~30_combout ) # ((!\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[28]~29_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:28:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[28]~29_combout ),
	.datad(\inst5|ReadReg2Decoder|output[29]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~75 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N24
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N4
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y42_N18
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N18
cycloneive_lcell_comb \inst5|ReadData2[3]~76 (
// Equation(s):
// \inst5|ReadData2[3]~76_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[30]~31_combout ))) # 
// (!\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[31]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[30]~31_combout ))))

	.dataa(\inst5|Gen_Registers:31:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[30]~31_combout ),
	.datad(\inst5|ReadReg2Decoder|output[31]~32_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~76 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N2
cycloneive_lcell_comb \inst5|ReadData2[3]~77 (
// Equation(s):
// \inst5|ReadData2[3]~77_combout  = (\inst5|int_ReadData2[0][3]~13_combout ) # ((\inst5|ReadData2[3]~74_combout ) # ((\inst5|ReadData2[3]~75_combout ) # (\inst5|ReadData2[3]~76_combout )))

	.dataa(\inst5|int_ReadData2[0][3]~13_combout ),
	.datab(\inst5|ReadData2[3]~74_combout ),
	.datac(\inst5|ReadData2[3]~75_combout ),
	.datad(\inst5|ReadData2[3]~76_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~77 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y38_N2
cycloneive_lcell_comb \inst13|nMux:3:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:3:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & (((\inst11|ram0|sram|ram_block|auto_generated|q_b [3])))) # (!\inst4|MemRead~0_combout  & ((\inst5|ReadData2[3]~69_combout ) # ((\inst5|ReadData2[3]~77_combout ))))

	.dataa(\inst5|ReadData2[3]~69_combout ),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst11|ram0|sram|ram_block|auto_generated|q_b [3]),
	.datad(\inst5|ReadData2[3]~77_combout ),
	.cin(gnd),
	.combout(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:3:Mux8Bit_K|muxOut~0 .lut_mask = 16'hF3E2;
defparam \inst13|nMux:3:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N2
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~19_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~19_combout  & 
// (!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~19_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N16
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N20
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y39_N26
cycloneive_lcell_comb \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
cycloneive_lcell_comb \inst5|ReadData2[3]~62 (
// Equation(s):
// \inst5|ReadData2[3]~62_combout  = (\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[3]~6_combout )))) # 
// (!\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[2]~5_combout ) # ((!\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[3]~6_combout ))))

	.dataa(\inst5|Gen_Registers:2:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:3:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[2]~5_combout ),
	.datad(\inst5|ReadReg2Decoder|output[3]~6_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~62 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N14
cycloneive_lcell_comb \inst5|Gen_Registers~36 (
// Equation(s):
// \inst5|Gen_Registers~36_combout  = (\inst5|Gen_Registers~54_combout  & (!\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & \inst23|nMux:0:Mux5Bit_K|muxOut~0_combout )))

	.dataa(\inst5|Gen_Registers~54_combout ),
	.datab(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~36 .lut_mask = 16'h2000;
defparam \inst5|Gen_Registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N14
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~36_combout  & ((\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~36_combout  & 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers~36_combout ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'hC500;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N6
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ) # (\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N0
cycloneive_lcell_comb \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n5~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(gnd),
	.datad(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00DD;
defparam \inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N4
cycloneive_lcell_comb \inst5|ReadData2[3]~59 (
// Equation(s):
// \inst5|ReadData2[3]~59_combout  = (\inst5|ReadReg2Decoder|output[19]~1_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:17:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[19]~1_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~59 .lut_mask = 16'h5030;
defparam \inst5|ReadData2[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N14
cycloneive_lcell_comb \inst5|Gen_Registers~21 (
// Equation(s):
// \inst5|Gen_Registers~21_combout  = (\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~16_combout  & !\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ))

	.dataa(\inst23|nMux:0:Mux5Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers~16_combout ),
	.datad(\inst23|nMux:1:Mux5Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~21 .lut_mask = 16'h00A0;
defparam \inst5|Gen_Registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N18
cycloneive_lcell_comb \inst5|Gen_Registers~40 (
// Equation(s):
// \inst5|Gen_Registers~40_combout  = (\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout  & (\inst5|Gen_Registers~21_combout  & \inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ))

	.dataa(\inst23|nMux:2:Mux5Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~21_combout ),
	.datac(\inst23|nMux:4:Mux5Bit_K|muxOut~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|Gen_Registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers~40 .lut_mask = 16'h8080;
defparam \inst5|Gen_Registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N20
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~40_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~40_combout  & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst5|Gen_Registers~40_combout ),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8B00;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N12
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ) # ((\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y40_N26
cycloneive_lcell_comb \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n1~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h5055;
defparam \inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y41_N26
cycloneive_lcell_comb \inst5|ReadData2[3]~60 (
// Equation(s):
// \inst5|ReadData2[3]~60_combout  = (\inst5|ReadReg2Decoder|output[21]~3_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & (!\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout )) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// ((!\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers:23:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:21:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[21]~3_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~60 .lut_mask = 16'h5300;
defparam \inst5|ReadData2[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y42_N26
cycloneive_lcell_comb \inst5|ReadData2[3]~58 (
// Equation(s):
// \inst5|ReadData2[3]~58_combout  = (\inst5|ReadReg2Decoder|output[5]~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & ((!\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ))) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [17] & 
// (!\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:5:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:7:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst5|ReadReg2Decoder|output[5]~0_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~58 .lut_mask = 16'h3500;
defparam \inst5|ReadData2[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N26
cycloneive_lcell_comb \inst5|ReadData2[3]~61 (
// Equation(s):
// \inst5|ReadData2[3]~61_combout  = (\inst5|int_ReadData2[1][3]~combout ) # ((\inst5|ReadData2[3]~59_combout ) # ((\inst5|ReadData2[3]~60_combout ) # (\inst5|ReadData2[3]~58_combout )))

	.dataa(\inst5|int_ReadData2[1][3]~combout ),
	.datab(\inst5|ReadData2[3]~59_combout ),
	.datac(\inst5|ReadData2[3]~60_combout ),
	.datad(\inst5|ReadData2[3]~58_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~61 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N18
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout  & ((\inst5|Gen_Registers~33_combout  & (\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~33_combout  & 
// ((!\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~33_combout ),
	.datab(\inst13|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N0
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h5040;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n3~0_combout ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h5545;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \inst5|ReadData2[3]~67 (
// Equation(s):
// \inst5|ReadData2[3]~67_combout  = (\inst5|ReadReg2Decoder|output[14]~16_combout  & (((!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[15]~17_combout )) # (!\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout 
// ))) # (!\inst5|ReadReg2Decoder|output[14]~16_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[15]~17_combout ))))

	.dataa(\inst5|ReadReg2Decoder|output[14]~16_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:14:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|ReadReg2Decoder|output[15]~17_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~67 .lut_mask = 16'h3B0A;
defparam \inst5|ReadData2[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ) # (\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ) # ((\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
cycloneive_lcell_comb \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout  = (!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout  & ((\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ) # (!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y39_N14
cycloneive_lcell_comb \inst5|ReadData2[3]~65 (
// Equation(s):
// \inst5|ReadData2[3]~65_combout  = (\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[11]~13_combout )))) # 
// (!\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[10]~12_combout ) # ((!\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[11]~13_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:11:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[10]~12_combout ),
	.datad(\inst5|ReadReg2Decoder|output[11]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~65 .lut_mask = 16'h7350;
defparam \inst5|ReadData2[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
cycloneive_lcell_comb \inst5|ReadData2[3]~66 (
// Equation(s):
// \inst5|ReadData2[3]~66_combout  = (\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout  & (!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout  & (\inst5|ReadReg2Decoder|output[12]~14_combout ))) # 
// (!\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout  & ((\inst5|ReadReg2Decoder|output[13]~15_combout ) # ((!\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout  & \inst5|ReadReg2Decoder|output[12]~14_combout ))))

	.dataa(\inst5|Gen_Registers:13:reg|dFlipFlop3|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:12:reg|dFlipFlop3|int_n4~0_combout ),
	.datac(\inst5|ReadReg2Decoder|output[12]~14_combout ),
	.datad(\inst5|ReadReg2Decoder|output[13]~15_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~66 .lut_mask = 16'h7530;
defparam \inst5|ReadData2[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N18
cycloneive_lcell_comb \inst5|ReadData2[3]~68 (
// Equation(s):
// \inst5|ReadData2[3]~68_combout  = (\inst5|ReadData2[3]~64_combout ) # ((\inst5|ReadData2[3]~67_combout ) # ((\inst5|ReadData2[3]~65_combout ) # (\inst5|ReadData2[3]~66_combout )))

	.dataa(\inst5|ReadData2[3]~64_combout ),
	.datab(\inst5|ReadData2[3]~67_combout ),
	.datac(\inst5|ReadData2[3]~65_combout ),
	.datad(\inst5|ReadData2[3]~66_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~68 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N4
cycloneive_lcell_comb \inst5|ReadData2[3]~69 (
// Equation(s):
// \inst5|ReadData2[3]~69_combout  = (\inst5|ReadData2[3]~63_combout ) # ((\inst5|ReadData2[3]~62_combout ) # ((\inst5|ReadData2[3]~61_combout ) # (\inst5|ReadData2[3]~68_combout )))

	.dataa(\inst5|ReadData2[3]~63_combout ),
	.datab(\inst5|ReadData2[3]~62_combout ),
	.datac(\inst5|ReadData2[3]~61_combout ),
	.datad(\inst5|ReadData2[3]~68_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3]~69 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData2[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N20
cycloneive_lcell_comb \inst16|nMux:3:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [3])) # (!\inst4|MemWrite~0_combout  & (((\inst5|ReadData2[3]~69_combout ) # (\inst5|ReadData2[3]~77_combout ))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.datac(\inst5|ReadData2[3]~69_combout ),
	.datad(\inst5|ReadData2[3]~77_combout ),
	.cin(gnd),
	.combout(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:3:Mux8Bit_K|muxOut~0 .lut_mask = 16'hDDD8;
defparam \inst16|nMux:3:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N30
cycloneive_lcell_comb \inst8|MUX|Output[0]~39 (
// Equation(s):
// \inst8|MUX|Output[0]~39_combout  = (\inst5|ReadData1 [3] & (\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [4] $ (!\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout )))) # (!\inst5|ReadData1 [3] & (!\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & 
// (\inst5|ReadData1 [4] $ (!\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ))))

	.dataa(\inst5|ReadData1 [3]),
	.datab(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~39 .lut_mask = 16'h9009;
defparam \inst8|MUX|Output[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N8
cycloneive_lcell_comb \inst8|MUX|Output[0]~37 (
// Equation(s):
// \inst8|MUX|Output[0]~37_combout  = (\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & (\inst5|ReadData1 [1] & (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  $ (!\inst5|ReadData1 [2])))) # (!\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & (!\inst5|ReadData1 [1] & 
// (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  $ (!\inst5|ReadData1 [2]))))

	.dataa(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datab(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datac(\inst5|ReadData1 [2]),
	.datad(\inst5|ReadData1 [1]),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~37 .lut_mask = 16'h8241;
defparam \inst8|MUX|Output[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N14
cycloneive_lcell_comb \inst8|MUX|Output[0]~38 (
// Equation(s):
// \inst8|MUX|Output[0]~38_combout  = (\inst5|ReadData1 [0] & (\inst8|MUX|Output[0]~37_combout  & !\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ))

	.dataa(\inst5|ReadData1 [0]),
	.datab(gnd),
	.datac(\inst8|MUX|Output[0]~37_combout ),
	.datad(\inst16|nMux:0:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~38 .lut_mask = 16'h00A0;
defparam \inst8|MUX|Output[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N30
cycloneive_lcell_comb \inst8|MUX|Output[0]~40 (
// Equation(s):
// \inst8|MUX|Output[0]~40_combout  = (\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & (!\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & (\inst5|ReadData1 [2] & \inst5|ReadData1 [1]))) # (!\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout  & ((\inst5|ReadData1 [2]) # 
// ((!\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout  & \inst5|ReadData1 [1]))))

	.dataa(\inst16|nMux:1:Mux8Bit_K|muxOut~2_combout ),
	.datab(\inst16|nMux:2:Mux8Bit_K|muxOut~1_combout ),
	.datac(\inst5|ReadData1 [2]),
	.datad(\inst5|ReadData1 [1]),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~40 .lut_mask = 16'h7130;
defparam \inst8|MUX|Output[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y39_N28
cycloneive_lcell_comb \inst8|MUX|Output[0]~41 (
// Equation(s):
// \inst8|MUX|Output[0]~41_combout  = (\inst5|ReadData1 [4] & (((\inst5|ReadData1 [3] & !\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout )) # (!\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|ReadData1 [4] & (\inst5|ReadData1 [3] & 
// (!\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout  & !\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout )))

	.dataa(\inst5|ReadData1 [3]),
	.datab(\inst16|nMux:3:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~41 .lut_mask = 16'h20F2;
defparam \inst8|MUX|Output[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N24
cycloneive_lcell_comb \inst8|MUX|Output[0]~42 (
// Equation(s):
// \inst8|MUX|Output[0]~42_combout  = (\inst7|Operation[0]~1_combout  & ((\inst8|MUX|Output[0]~41_combout ) # ((\inst8|MUX|Output[0]~39_combout  & \inst8|MUX|Output[0]~40_combout ))))

	.dataa(\inst7|Operation[0]~1_combout ),
	.datab(\inst8|MUX|Output[0]~39_combout ),
	.datac(\inst8|MUX|Output[0]~40_combout ),
	.datad(\inst8|MUX|Output[0]~41_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~42 .lut_mask = 16'hAA80;
defparam \inst8|MUX|Output[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N26
cycloneive_lcell_comb \inst8|MUX|Output[0]~43 (
// Equation(s):
// \inst8|MUX|Output[0]~43_combout  = (\inst8|MUX|Output[0]~42_combout ) # ((\inst8|MUX|Output[0]~39_combout  & \inst8|MUX|Output[0]~38_combout ))

	.dataa(gnd),
	.datab(\inst8|MUX|Output[0]~39_combout ),
	.datac(\inst8|MUX|Output[0]~38_combout ),
	.datad(\inst8|MUX|Output[0]~42_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~43 .lut_mask = 16'hFFC0;
defparam \inst8|MUX|Output[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N18
cycloneive_lcell_comb \inst8|MUX|Output[0]~31 (
// Equation(s):
// \inst8|MUX|Output[0]~31_combout  = (\inst7|Operation[2]~0_combout  & ((\inst4|ALUOp [1]) # (!\inst2|rom0|srom|rom_block|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\inst4|ALUOp [1]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.datad(\inst7|Operation[2]~0_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~31 .lut_mask = 16'hCF00;
defparam \inst8|MUX|Output[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N0
cycloneive_lcell_comb \inst8|MUX|Output[0]~45 (
// Equation(s):
// \inst8|MUX|Output[0]~45_combout  = (\inst8|MUX|Output[0]~31_combout  & (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [0]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [3]))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datab(\inst8|MUX|Output[0]~31_combout ),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~45 .lut_mask = 16'h0C08;
defparam \inst8|MUX|Output[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N6
cycloneive_lcell_comb \inst8|MUX|Output[0]~33 (
// Equation(s):
// \inst8|MUX|Output[0]~33_combout  = (\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & ((\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ) # ((!\inst5|ReadData1 [5]) # (!\inst5|ReadData1 [6])))) # (!\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & (!\inst5|ReadData1 [6] 
// & ((\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ) # (!\inst5|ReadData1 [5]))))

	.dataa(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [6]),
	.datad(\inst5|ReadData1 [5]),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~33 .lut_mask = 16'h8EAF;
defparam \inst8|MUX|Output[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N16
cycloneive_lcell_comb \inst8|MUX|Output[0]~34 (
// Equation(s):
// \inst8|MUX|Output[0]~34_combout  = (\inst8|MUX|Output[0]~45_combout  & ((\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [7] & !\inst8|MUX|Output[0]~33_combout )) # (!\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [7]) # 
// (!\inst8|MUX|Output[0]~33_combout )))))

	.dataa(\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst8|MUX|Output[0]~45_combout ),
	.datac(\inst5|ReadData1 [7]),
	.datad(\inst8|MUX|Output[0]~33_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~34 .lut_mask = 16'h40C4;
defparam \inst8|MUX|Output[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y39_N2
cycloneive_lcell_comb \inst8|MUX|Output[0]~44 (
// Equation(s):
// \inst8|MUX|Output[0]~44_combout  = (\inst8|MUX|Output[0]~36_combout ) # ((\inst8|MUX|Output[0]~34_combout ) # ((\inst8|MUX|Output[0]~32_combout  & \inst8|MUX|Output[0]~43_combout )))

	.dataa(\inst8|MUX|Output[0]~32_combout ),
	.datab(\inst8|MUX|Output[0]~36_combout ),
	.datac(\inst8|MUX|Output[0]~43_combout ),
	.datad(\inst8|MUX|Output[0]~34_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output[0]~44 .lut_mask = 16'hFFEC;
defparam \inst8|MUX|Output[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N10
cycloneive_lcell_comb \inst13|nMux:6:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst13|nMux:6:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemRead~0_combout  & ((\inst11|ram0|sram|ram_block|auto_generated|q_b [6]))) # (!\inst4|MemRead~0_combout  & (\inst5|ReadData2 [6]))

	.dataa(gnd),
	.datab(\inst4|MemRead~0_combout ),
	.datac(\inst5|ReadData2 [6]),
	.datad(\inst11|ram0|sram|ram_block|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|nMux:6:Mux8Bit_K|muxOut~0 .lut_mask = 16'hFC30;
defparam \inst13|nMux:6:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N12
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N26
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~41_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~41_combout  & 
// (!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~41_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N28
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y43_N22
cycloneive_lcell_comb \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y40_N30
cycloneive_lcell_comb \inst5|ReadData1[6]~32 (
// Equation(s):
// \inst5|ReadData1[6]~32_combout  = (\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[22]~25_combout )))) # 
// (!\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[21]~24_combout ) # ((!\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[22]~25_combout ))))

	.dataa(\inst5|Gen_Registers:21:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:22:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[21]~24_combout ),
	.datad(\inst5|ReadReg1Decoder|output[22]~25_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~32 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N26
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~39_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~39_combout  & 
// (!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers~39_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hB010;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N16
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h4440;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N4
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout )) # (!\RamClock~input_o )))

	.dataa(\Reset~input_o ),
	.datab(\RamClock~input_o ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5551;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00CF;
defparam \inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y37_N8
cycloneive_lcell_comb \inst5|ReadData1[6]~31 (
// Equation(s):
// \inst5|ReadData1[6]~31_combout  = (\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[20]~23_combout )))) # 
// (!\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[19]~22_combout ) # ((!\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[20]~23_combout ))))

	.dataa(\inst5|Gen_Registers:19:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:20:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[19]~22_combout ),
	.datad(\inst5|ReadReg1Decoder|output[20]~23_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~31 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0B;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneive_lcell_comb \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N28
cycloneive_lcell_comb \inst5|ReadData1[6]~30 (
// Equation(s):
// \inst5|ReadData1[6]~30_combout  = (\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[18]~21_combout )))) # 
// (!\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[17]~20_combout ) # ((!\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[18]~21_combout ))))

	.dataa(\inst5|Gen_Registers:17:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:18:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[17]~20_combout ),
	.datad(\inst5|ReadReg1Decoder|output[18]~21_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~30 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N18
cycloneive_lcell_comb \inst5|ReadData1[6]~34 (
// Equation(s):
// \inst5|ReadData1[6]~34_combout  = (\inst5|ReadData1[6]~33_combout ) # ((\inst5|ReadData1[6]~32_combout ) # ((\inst5|ReadData1[6]~31_combout ) # (\inst5|ReadData1[6]~30_combout )))

	.dataa(\inst5|ReadData1[6]~33_combout ),
	.datab(\inst5|ReadData1[6]~32_combout ),
	.datac(\inst5|ReadData1[6]~31_combout ),
	.datad(\inst5|ReadData1[6]~30_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~34 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N4
cycloneive_lcell_comb \inst5|ReadData1[6]~27 (
// Equation(s):
// \inst5|ReadData1[6]~27_combout  = (\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout  & (((!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[13]~16_combout )))) # 
// (!\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[14]~17_combout ) # ((!\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[13]~16_combout ))))

	.dataa(\inst5|Gen_Registers:14:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[14]~17_combout ),
	.datac(\inst5|Gen_Registers:13:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[13]~16_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~27 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h3020;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N8
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ) # ((\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\RamClock~input_o ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h3323;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N10
cycloneive_lcell_comb \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n5~0_combout ),
	.datad(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00AF;
defparam \inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N14
cycloneive_lcell_comb \inst5|ReadData1[6]~25 (
// Equation(s):
// \inst5|ReadData1[6]~25_combout  = (\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[10]~13_combout )))) # 
// (!\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[9]~12_combout ) # ((!\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[10]~13_combout ))))

	.dataa(\inst5|Gen_Registers:9:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:10:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[9]~12_combout ),
	.datad(\inst5|ReadReg1Decoder|output[10]~13_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~25 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N24
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ) # (\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ))))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n3~0_combout ),
	.datab(\RamClock~input_o ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0C08;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y41_N30
cycloneive_lcell_comb \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n5~0_combout ),
	.datab(gnd),
	.datac(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F5;
defparam \inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N10
cycloneive_lcell_comb \inst5|ReadData1[6]~28 (
// Equation(s):
// \inst5|ReadData1[6]~28_combout  = (\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[15]~18_combout )))) # 
// (!\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[16]~19_combout ) # ((!\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[15]~18_combout ))))

	.dataa(\inst5|Gen_Registers:16:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:15:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[16]~19_combout ),
	.datad(\inst5|ReadReg1Decoder|output[15]~18_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~28 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N18
cycloneive_lcell_comb \inst5|ReadData1[6]~29 (
// Equation(s):
// \inst5|ReadData1[6]~29_combout  = (\inst5|ReadData1[6]~26_combout ) # ((\inst5|ReadData1[6]~27_combout ) # ((\inst5|ReadData1[6]~25_combout ) # (\inst5|ReadData1[6]~28_combout )))

	.dataa(\inst5|ReadData1[6]~26_combout ),
	.datab(\inst5|ReadData1[6]~27_combout ),
	.datac(\inst5|ReadData1[6]~25_combout ),
	.datad(\inst5|ReadData1[6]~28_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~29 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N0
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & (((\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout )) # (!\RamClock~input_o )))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h0F0D;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N10
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~51_combout  & (\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout )) # (!\inst5|Gen_Registers~51_combout  & 
// ((!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout )))))

	.dataa(\inst5|Gen_Registers~51_combout ),
	.datab(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'h8D00;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N24
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout  = (\RamClock~input_o  & (!\Reset~input_o  & ((\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\RamClock~input_o ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h0A08;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y38_N18
cycloneive_lcell_comb \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h3033;
defparam \inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y39_N8
cycloneive_lcell_comb \inst5|ReadData1[6]~38 (
// Equation(s):
// \inst5|ReadData1[6]~38_combout  = (\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[31]~34_combout )))) # 
// (!\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout  & (((!\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[31]~34_combout )) # (!\inst5|ReadReg1Decoder|output [0])))

	.dataa(\inst5|Gen_Registers:0:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:31:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output [0]),
	.datad(\inst5|ReadReg1Decoder|output[31]~34_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~38 .lut_mask = 16'h3705;
defparam \inst5|ReadData1[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N26
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout  = (\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout  & ((\inst5|Gen_Registers~49_combout  & ((\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ))) # (!\inst5|Gen_Registers~49_combout  & 
// (!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ))))

	.dataa(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers~49_combout ),
	.datac(\inst13|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0 .lut_mask = 16'hD100;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N28
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout  = (!\Reset~input_o  & (\RamClock~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ) # (\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0 .lut_mask = 16'h5400;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N20
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout  = (!\Reset~input_o  & ((\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ) # ((\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ) # (!\RamClock~input_o ))))

	.dataa(\Reset~input_o ),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n3~0_combout ),
	.datad(\RamClock~input_o ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0 .lut_mask = 16'h5455;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y42_N30
cycloneive_lcell_comb \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0 (
// Equation(s):
// \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout  = (!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout  & ((\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ) # (!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout )))

	.dataa(gnd),
	.datab(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n5~0_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0 .lut_mask = 16'h00F3;
defparam \inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N30
cycloneive_lcell_comb \inst5|ReadData1[6]~37 (
// Equation(s):
// \inst5|ReadData1[6]~37_combout  = (\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout  & (((!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout )))) # 
// (!\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[29]~32_combout ) # ((!\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[30]~33_combout ))))

	.dataa(\inst5|Gen_Registers:29:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|ReadReg1Decoder|output[29]~32_combout ),
	.datac(\inst5|Gen_Registers:30:reg|dFlipFlop6|int_n4~0_combout ),
	.datad(\inst5|ReadReg1Decoder|output[30]~33_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~37 .lut_mask = 16'h4F44;
defparam \inst5|ReadData1[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y40_N6
cycloneive_lcell_comb \inst5|ReadData1[6]~35 (
// Equation(s):
// \inst5|ReadData1[6]~35_combout  = (\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout  & (!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[26]~29_combout )))) # 
// (!\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout  & ((\inst5|ReadReg1Decoder|output[25]~28_combout ) # ((!\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout  & \inst5|ReadReg1Decoder|output[26]~29_combout ))))

	.dataa(\inst5|Gen_Registers:25:reg|dFlipFlop6|int_n4~0_combout ),
	.datab(\inst5|Gen_Registers:26:reg|dFlipFlop6|int_n4~0_combout ),
	.datac(\inst5|ReadReg1Decoder|output[25]~28_combout ),
	.datad(\inst5|ReadReg1Decoder|output[26]~29_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~35 .lut_mask = 16'h7350;
defparam \inst5|ReadData1[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N16
cycloneive_lcell_comb \inst5|ReadData1[6]~39 (
// Equation(s):
// \inst5|ReadData1[6]~39_combout  = (\inst5|ReadData1[6]~36_combout ) # ((\inst5|ReadData1[6]~38_combout ) # ((\inst5|ReadData1[6]~37_combout ) # (\inst5|ReadData1[6]~35_combout )))

	.dataa(\inst5|ReadData1[6]~36_combout ),
	.datab(\inst5|ReadData1[6]~38_combout ),
	.datac(\inst5|ReadData1[6]~37_combout ),
	.datad(\inst5|ReadData1[6]~35_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6]~39 .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y39_N4
cycloneive_lcell_comb \inst5|ReadData1[6] (
// Equation(s):
// \inst5|ReadData1 [6] = (\inst5|ReadData1[6]~24_combout ) # ((\inst5|ReadData1[6]~34_combout ) # ((\inst5|ReadData1[6]~29_combout ) # (\inst5|ReadData1[6]~39_combout )))

	.dataa(\inst5|ReadData1[6]~24_combout ),
	.datab(\inst5|ReadData1[6]~34_combout ),
	.datac(\inst5|ReadData1[6]~29_combout ),
	.datad(\inst5|ReadData1[6]~39_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData1 [6]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData1[6] .lut_mask = 16'hFFFE;
defparam \inst5|ReadData1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N8
cycloneive_lcell_comb \inst16|nMux:6:Mux8Bit_K|muxOut~0 (
// Equation(s):
// \inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  = (\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [6])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [6])))

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [6]),
	.datac(\inst4|MemWrite~0_combout ),
	.datad(\inst5|ReadData2 [6]),
	.cin(gnd),
	.combout(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|nMux:6:Mux8Bit_K|muxOut~0 .lut_mask = 16'hCFC0;
defparam \inst16|nMux:6:Mux8Bit_K|muxOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Upper|s[2] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Upper|s [2] = \inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  $ (((\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ) # ((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ) # (\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ))))

	.dataa(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Upper|s [2]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Upper|s[2] .lut_mask = 16'h0F1E;
defparam \inst8|TwosComp|Adder|CLA_Upper|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|p[2] (
// Equation(s):
// \inst8|Suber|CLA_Upper|p [2] = \inst5|ReadData1 [6] $ (\inst8|TwosComp|Adder|CLA_Upper|s [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|ReadData1 [6]),
	.datad(\inst8|TwosComp|Adder|CLA_Upper|s [2]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|p [2]),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|p[2] .lut_mask = 16'h0FF0;
defparam \inst8|Suber|CLA_Upper|p[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N14
cycloneive_lcell_comb \inst8|MUX|Output~7 (
// Equation(s):
// \inst8|MUX|Output~7_combout  = (\inst8|MUX|sel_signals[1]~10_combout  & ((\inst5|ReadData1 [6]) # ((\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout )))) # (!\inst8|MUX|sel_signals[1]~10_combout  & (\inst5|ReadData1 [6] & 
// (\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & !\inst8|MUX|sel_signals [0])))

	.dataa(\inst8|MUX|sel_signals[1]~10_combout ),
	.datab(\inst5|ReadData1 [6]),
	.datac(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst8|MUX|sel_signals [0]),
	.cin(gnd),
	.combout(\inst8|MUX|Output~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~7 .lut_mask = 16'hA8E8;
defparam \inst8|MUX|Output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N22
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|p[2] (
// Equation(s):
// \inst8|Adder|CLA_Upper|p [2] = \inst5|ReadData1 [6] $ (((\inst4|MemWrite~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [6])) # (!\inst4|MemWrite~0_combout  & ((\inst5|ReadData2 [6])))))

	.dataa(\inst5|ReadData1 [6]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [6]),
	.datac(\inst4|MemWrite~0_combout ),
	.datad(\inst5|ReadData2 [6]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|p [2]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|p[2] .lut_mask = 16'h656A;
defparam \inst8|Adder|CLA_Upper|p[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N4
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c~4 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c~4_combout  = (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [5]) # ((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & \inst5|ReadData1 [4])))) # (!\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  & 
// (\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [4] & \inst5|ReadData1 [5])))

	.dataa(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst5|ReadData1 [5]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c~4 .lut_mask = 16'hEC80;
defparam \inst8|Adder|CLA_Upper|c~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N20
cycloneive_lcell_comb \inst8|MUX|Output~8 (
// Equation(s):
// \inst8|MUX|Output~8_combout  = (!\inst8|Adder|CLA_Upper|c~4_combout  & (((!\inst8|Adder|CLA_Lower|c~1_combout  & !\inst8|Adder|CLA_Lower|c~3_combout )) # (!\inst8|Adder|CLA_Upper|c~0_combout )))

	.dataa(\inst8|Adder|CLA_Upper|c~0_combout ),
	.datab(\inst8|Adder|CLA_Upper|c~4_combout ),
	.datac(\inst8|Adder|CLA_Lower|c~1_combout ),
	.datad(\inst8|Adder|CLA_Lower|c~3_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~8 .lut_mask = 16'h1113;
defparam \inst8|MUX|Output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N24
cycloneive_lcell_comb \inst8|MUX|Output~9 (
// Equation(s):
// \inst8|MUX|Output~9_combout  = (\inst8|MUX|Output~7_combout ) # ((\inst8|MUX|sel_signals [2] & (\inst8|Adder|CLA_Upper|p [2] $ (!\inst8|MUX|Output~8_combout ))))

	.dataa(\inst8|MUX|sel_signals [2]),
	.datab(\inst8|MUX|Output~7_combout ),
	.datac(\inst8|Adder|CLA_Upper|p [2]),
	.datad(\inst8|MUX|Output~8_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~9 .lut_mask = 16'hECCE;
defparam \inst8|MUX|Output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
cycloneive_lcell_comb \inst8|MUX|Output~11 (
// Equation(s):
// \inst8|MUX|Output~11_combout  = (\inst8|MUX|Output~9_combout ) # ((\inst8|MUX|sel_signals [6] & (\inst8|MUX|Output~10_combout  $ (!\inst8|Suber|CLA_Upper|p [2]))))

	.dataa(\inst8|MUX|Output~10_combout ),
	.datab(\inst8|MUX|sel_signals [6]),
	.datac(\inst8|Suber|CLA_Upper|p [2]),
	.datad(\inst8|MUX|Output~9_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~11 .lut_mask = 16'hFF84;
defparam \inst8|MUX|Output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
cycloneive_lcell_comb \inst8|IsZero|all_zero~1 (
// Equation(s):
// \inst8|IsZero|all_zero~1_combout  = (\inst8|IsZero|all_zero~0_combout ) # ((\inst8|MUX|Output~22_combout ) # ((\inst8|MUX|Output[0]~44_combout ) # (\inst8|MUX|Output~15_combout )))

	.dataa(\inst8|IsZero|all_zero~0_combout ),
	.datab(\inst8|MUX|Output~22_combout ),
	.datac(\inst8|MUX|Output[0]~44_combout ),
	.datad(\inst8|MUX|Output~15_combout ),
	.cin(gnd),
	.combout(\inst8|IsZero|all_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|IsZero|all_zero~1 .lut_mask = 16'hFFFE;
defparam \inst8|IsZero|all_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
cycloneive_lcell_comb \inst8|IsZero|all_zero~2 (
// Equation(s):
// \inst8|IsZero|all_zero~2_combout  = (\inst8|MUX|Output~19_combout ) # ((\inst8|MUX|Output~11_combout ) # ((\inst8|MUX|Output~6_combout ) # (\inst8|IsZero|all_zero~1_combout )))

	.dataa(\inst8|MUX|Output~19_combout ),
	.datab(\inst8|MUX|Output~11_combout ),
	.datac(\inst8|MUX|Output~6_combout ),
	.datad(\inst8|IsZero|all_zero~1_combout ),
	.cin(gnd),
	.combout(\inst8|IsZero|all_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|IsZero|all_zero~2 .lut_mask = 16'hFFFE;
defparam \inst8|IsZero|all_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~4 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~4_combout  = (\inst20~1_combout  & (\inst|nFF:7:D_FFk|intB~10_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [26] $ (!\inst8|IsZero|all_zero~2_combout ))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst20~1_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~10_combout ),
	.datad(\inst8|IsZero|all_zero~2_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~4 .lut_mask = 16'h8040;
defparam \inst|nFF:7:D_FFk|intB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N18
cycloneive_lcell_comb \inst|nFF:3:D_FFk|intB~0 (
// Equation(s):
// \inst|nFF:3:D_FFk|intB~0_combout  = (\inst|nFF:7:D_FFk|intB~4_combout  & (\inst9|nAdders:26:FA_k|Cout~0_combout  $ (\inst2|rom0|srom|rom_block|auto_generated|q_a [15] $ (\inst1|Adder|gen_cla_blocks:6:CLA|s [3]))))

	.dataa(\inst9|nAdders:26:FA_k|Cout~0_combout ),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst1|Adder|gen_cla_blocks:6:CLA|s [3]),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:3:D_FFk|intB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:3:D_FFk|intB~0 .lut_mask = 16'h9600;
defparam \inst|nFF:3:D_FFk|intB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N26
cycloneive_lcell_comb \inst|nFF:3:D_FFk|intB~1 (
// Equation(s):
// \inst|nFF:3:D_FFk|intB~1_combout  = (!\inst|nFF:3:D_FFk|intR~0_combout  & ((\inst|nFF:3:D_FFk|intB~0_combout ) # ((\inst1|Adder|gen_cla_blocks:6:CLA|s [3] & \inst|nFF:7:D_FFk|intB~5_combout ))))

	.dataa(\inst1|Adder|gen_cla_blocks:6:CLA|s [3]),
	.datab(\inst|nFF:3:D_FFk|intR~0_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:3:D_FFk|intB~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:3:D_FFk|intB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:3:D_FFk|intB~1 .lut_mask = 16'h3320;
defparam \inst|nFF:3:D_FFk|intB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
cycloneive_lcell_comb \inst|nFF:3:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:3:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:3:D_FFk|intB~1_combout ) # (\inst|nFF:3:D_FFk|intS~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst|nFF:3:D_FFk|intB~1_combout ),
	.datac(\inst|nFF:3:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:3:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:3:D_FFk|intS~0 .lut_mask = 16'h5400;
defparam \inst|nFF:3:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
cycloneive_lcell_comb \inst|nFF:3:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:3:D_FFk|intR~0_combout  = (!\inst|nFF:3:D_FFk|intS~0_combout  & (!\inst|nFF:3:D_FFk|intB~1_combout  & \GlobalClock~input_o ))

	.dataa(gnd),
	.datab(\inst|nFF:3:D_FFk|intS~0_combout ),
	.datac(\inst|nFF:3:D_FFk|intB~1_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:3:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:3:D_FFk|intR~0 .lut_mask = 16'h0300;
defparam \inst|nFF:3:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
cycloneive_lcell_comb \inst|nFF:3:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:3:D_FFk|intQ~0_combout  = (\inst|nFF:3:D_FFk|intS~0_combout ) # ((!\Reset~input_o  & (\inst|nFF:3:D_FFk|intQ~0_combout  & !\inst|nFF:3:D_FFk|intR~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:3:D_FFk|intR~0_combout ),
	.datad(\inst|nFF:3:D_FFk|intS~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:3:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:3:D_FFk|intQ~0 .lut_mask = 16'hFF04;
defparam \inst|nFF:3:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
cycloneive_lcell_comb \inst20~0 (
// Equation(s):
// \inst20~0_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [31] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [30] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [30]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20~0 .lut_mask = 16'h0003;
defparam \inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneive_lcell_comb \inst20~1 (
// Equation(s):
// \inst20~1_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [27] & (\inst20~0_combout  & \inst2|rom0|srom|rom_block|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datac(\inst20~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20~1 .lut_mask = 16'h3000;
defparam \inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N14
cycloneive_lcell_comb \inst|nFF:7:D_FFk|intB~5 (
// Equation(s):
// \inst|nFF:7:D_FFk|intB~5_combout  = (\inst|nFF:7:D_FFk|intB~10_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [26] $ (\inst8|IsZero|all_zero~2_combout )) # (!\inst20~1_combout )))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.datab(\inst20~1_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~10_combout ),
	.datad(\inst8|IsZero|all_zero~2_combout ),
	.cin(gnd),
	.combout(\inst|nFF:7:D_FFk|intB~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:7:D_FFk|intB~5 .lut_mask = 16'h70B0;
defparam \inst|nFF:7:D_FFk|intB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intB~3 (
// Equation(s):
// \inst|nFF:2:D_FFk|intB~3_combout  = (\inst|nFF:2:D_FFk|intB~2_combout  & ((\inst|nFF:7:D_FFk|intB~4_combout ) # ((\inst|nFF:2:D_FFk|intB~4_combout  & \inst|nFF:7:D_FFk|intB~5_combout )))) # (!\inst|nFF:2:D_FFk|intB~2_combout  & 
// (\inst|nFF:2:D_FFk|intB~4_combout  & (\inst|nFF:7:D_FFk|intB~5_combout )))

	.dataa(\inst|nFF:2:D_FFk|intB~2_combout ),
	.datab(\inst|nFF:2:D_FFk|intB~4_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~5_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~4_combout ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intB~3 .lut_mask = 16'hEAC0;
defparam \inst|nFF:2:D_FFk|intB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:2:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:2:D_FFk|intS~0_combout ) # (\inst|nFF:2:D_FFk|intB~3_combout ))))

	.dataa(\inst|nFF:2:D_FFk|intS~0_combout ),
	.datab(\inst|nFF:2:D_FFk|intB~3_combout ),
	.datac(\Reset~input_o ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intS~0 .lut_mask = 16'h0E00;
defparam \inst|nFF:2:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N24
cycloneive_lcell_comb \inst|nFF:2:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:2:D_FFk|intQ~0_combout  = (\inst|nFF:2:D_FFk|intS~0_combout ) # ((\inst|nFF:2:D_FFk|intQ~0_combout  & (!\Reset~input_o  & !\inst|nFF:2:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.datab(\inst|nFF:2:D_FFk|intS~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\inst|nFF:2:D_FFk|intR~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:2:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:2:D_FFk|intQ~0 .lut_mask = 16'hCCCE;
defparam \inst|nFF:2:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intB~2 (
// Equation(s):
// \inst|nFF:1:D_FFk|intB~2_combout  = (!\inst|nFF:1:D_FFk|intR~0_combout  & (\inst|nFF:1:D_FFk|intQ~0_combout  $ (((\inst|nFF:0:D_FFk|intQ~0_combout  & !\inst2|rom0|srom|rom_block|auto_generated|q_a [15])))))

	.dataa(\inst|nFF:1:D_FFk|intR~0_combout ),
	.datab(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.datac(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intB~2 .lut_mask = 16'h4414;
defparam \inst|nFF:1:D_FFk|intB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intB~0 (
// Equation(s):
// \inst|nFF:1:D_FFk|intB~0_combout  = (!\inst|nFF:1:D_FFk|intR~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [0] & \inst|nFF:7:D_FFk|intB~9_combout ))

	.dataa(\inst|nFF:1:D_FFk|intR~0_combout ),
	.datab(gnd),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.datad(\inst|nFF:7:D_FFk|intB~9_combout ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intB~0 .lut_mask = 16'h5000;
defparam \inst|nFF:1:D_FFk|intB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intB~3 (
// Equation(s):
// \inst|nFF:1:D_FFk|intB~3_combout  = (\inst|nFF:1:D_FFk|intB~1_combout ) # ((\inst|nFF:1:D_FFk|intB~0_combout ) # ((\inst|nFF:1:D_FFk|intB~2_combout  & \inst|nFF:7:D_FFk|intB~4_combout )))

	.dataa(\inst|nFF:1:D_FFk|intB~1_combout ),
	.datab(\inst|nFF:1:D_FFk|intB~2_combout ),
	.datac(\inst|nFF:7:D_FFk|intB~4_combout ),
	.datad(\inst|nFF:1:D_FFk|intB~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intB~3 .lut_mask = 16'hFFEA;
defparam \inst|nFF:1:D_FFk|intB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:1:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:1:D_FFk|intS~0_combout ) # (\inst|nFF:1:D_FFk|intB~3_combout ))))

	.dataa(\inst|nFF:1:D_FFk|intS~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:1:D_FFk|intB~3_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intS~0 .lut_mask = 16'h3200;
defparam \inst|nFF:1:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intR~0 (
// Equation(s):
// \inst|nFF:1:D_FFk|intR~0_combout  = (!\inst|nFF:1:D_FFk|intB~3_combout  & (!\inst|nFF:1:D_FFk|intS~0_combout  & \GlobalClock~input_o ))

	.dataa(gnd),
	.datab(\inst|nFF:1:D_FFk|intB~3_combout ),
	.datac(\inst|nFF:1:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intR~0 .lut_mask = 16'h0300;
defparam \inst|nFF:1:D_FFk|intR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
cycloneive_lcell_comb \inst|nFF:1:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:1:D_FFk|intQ~0_combout  = (\inst|nFF:1:D_FFk|intS~0_combout ) # ((!\Reset~input_o  & (\inst|nFF:1:D_FFk|intQ~0_combout  & !\inst|nFF:1:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:1:D_FFk|intS~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.datad(\inst|nFF:1:D_FFk|intR~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:1:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:1:D_FFk|intQ~0 .lut_mask = 16'hAABA;
defparam \inst|nFF:1:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intB~0 (
// Equation(s):
// \inst|nFF:0:D_FFk|intB~0_combout  = (!\inst|nFF:0:D_FFk|intR~0_combout  & (\inst2|rom0|srom|rom_block|auto_generated|q_a [1] & \inst|nFF:7:D_FFk|intB~9_combout ))

	.dataa(gnd),
	.datab(\inst|nFF:0:D_FFk|intR~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst|nFF:7:D_FFk|intB~9_combout ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intB~0 .lut_mask = 16'h3000;
defparam \inst|nFF:0:D_FFk|intB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N4
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intB~3 (
// Equation(s):
// \inst|nFF:0:D_FFk|intB~3_combout  = (\inst|nFF:0:D_FFk|intB~1_combout ) # ((\inst|nFF:0:D_FFk|intB~0_combout ) # ((\inst|nFF:0:D_FFk|intB~2_combout  & \inst|nFF:7:D_FFk|intB~5_combout )))

	.dataa(\inst|nFF:0:D_FFk|intB~1_combout ),
	.datab(\inst|nFF:0:D_FFk|intB~2_combout ),
	.datac(\inst|nFF:0:D_FFk|intB~0_combout ),
	.datad(\inst|nFF:7:D_FFk|intB~5_combout ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intB~3 .lut_mask = 16'hFEFA;
defparam \inst|nFF:0:D_FFk|intB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intS~0 (
// Equation(s):
// \inst|nFF:0:D_FFk|intS~0_combout  = (!\Reset~input_o  & (\GlobalClock~input_o  & ((\inst|nFF:0:D_FFk|intB~3_combout ) # (\inst|nFF:0:D_FFk|intS~0_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\inst|nFF:0:D_FFk|intB~3_combout ),
	.datac(\inst|nFF:0:D_FFk|intS~0_combout ),
	.datad(\GlobalClock~input_o ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intS~0 .lut_mask = 16'h5400;
defparam \inst|nFF:0:D_FFk|intS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
cycloneive_lcell_comb \inst|nFF:0:D_FFk|intQ~0 (
// Equation(s):
// \inst|nFF:0:D_FFk|intQ~0_combout  = (\inst|nFF:0:D_FFk|intS~0_combout ) # ((\inst|nFF:0:D_FFk|intQ~0_combout  & (!\Reset~input_o  & !\inst|nFF:0:D_FFk|intR~0_combout )))

	.dataa(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\inst|nFF:0:D_FFk|intS~0_combout ),
	.datad(\inst|nFF:0:D_FFk|intR~0_combout ),
	.cin(gnd),
	.combout(\inst|nFF:0:D_FFk|intQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|nFF:0:D_FFk|intQ~0 .lut_mask = 16'hF0F2;
defparam \inst|nFF:0:D_FFk|intQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
cycloneive_lcell_comb \inst4|Jump~0 (
// Equation(s):
// \inst4|Jump~0_combout  = (!\inst2|rom0|srom|rom_block|auto_generated|q_a [29] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [31] & (!\inst2|rom0|srom|rom_block|auto_generated|q_a [30] & !\inst2|rom0|srom|rom_block|auto_generated|q_a [26])))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [29]),
	.datab(\inst2|rom0|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [30]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst4|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Jump~0 .lut_mask = 16'h0001;
defparam \inst4|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N8
cycloneive_lcell_comb \inst4|ALUOp[1] (
// Equation(s):
// \inst4|ALUOp [1] = ((\inst2|rom0|srom|rom_block|auto_generated|q_a [27]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [28])) # (!\inst4|Jump~0_combout )

	.dataa(gnd),
	.datab(\inst4|Jump~0_combout ),
	.datac(\inst2|rom0|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst4|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \inst4|ALUOp[1] .lut_mask = 16'hFFF3;
defparam \inst4|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N4
cycloneive_lcell_comb \inst8|MUX|sel_signals[1]~8 (
// Equation(s):
// \inst8|MUX|sel_signals[1]~8_combout  = (!\inst7|Operation[2]~0_combout  & (!\inst4|ALUOp [1] & \inst2|rom0|srom|rom_block|auto_generated|q_a [2]))

	.dataa(\inst7|Operation[2]~0_combout ),
	.datab(gnd),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[1]~8 .lut_mask = 16'h0500;
defparam \inst8|MUX|sel_signals[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N22
cycloneive_lcell_comb \inst8|MUX|sel_signals[0] (
// Equation(s):
// \inst8|MUX|sel_signals [0] = ((!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [3]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [0])))) # (!\inst8|MUX|sel_signals[1]~8_combout )

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.datab(\inst8|MUX|sel_signals[1]~8_combout ),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals [0]),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[0] .lut_mask = 16'h3F3B;
defparam \inst8|MUX|sel_signals[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y37_N14
cycloneive_lcell_comb \inst8|MUX|sel_signals[1]~10 (
// Equation(s):
// \inst8|MUX|sel_signals[1]~10_combout  = (\inst8|MUX|sel_signals[1]~8_combout  & (!\inst4|ALUOp [1] & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [3]) # (\inst2|rom0|srom|rom_block|auto_generated|q_a [0]))))

	.dataa(\inst2|rom0|srom|rom_block|auto_generated|q_a [3]),
	.datab(\inst8|MUX|sel_signals[1]~8_combout ),
	.datac(\inst4|ALUOp [1]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst8|MUX|sel_signals[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|sel_signals[1]~10 .lut_mask = 16'h0C08;
defparam \inst8|MUX|sel_signals[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
cycloneive_lcell_comb \inst8|MUX|Output~5 (
// Equation(s):
// \inst8|MUX|Output~5_combout  = (\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout  & ((\inst8|MUX|sel_signals[1]~10_combout ) # ((!\inst8|MUX|sel_signals [0] & \inst5|ReadData1 [7])))) # (!\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout  & (((\inst5|ReadData1 [7] & 
// \inst8|MUX|sel_signals[1]~10_combout ))))

	.dataa(\inst16|nMux:7:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst8|MUX|sel_signals [0]),
	.datac(\inst5|ReadData1 [7]),
	.datad(\inst8|MUX|sel_signals[1]~10_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~5 .lut_mask = 16'hFA20;
defparam \inst8|MUX|Output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N12
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c[2]~2 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c[2]~2_combout  = (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  & ((\inst5|ReadData1 [5]) # ((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & \inst5|ReadData1 [4])))) # (!\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  & 
// (\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [4] & \inst5|ReadData1 [5])))

	.dataa(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst5|ReadData1 [5]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c[2]~2 .lut_mask = 16'hEC80;
defparam \inst8|Adder|CLA_Upper|c[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c[2]~3 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c[2]~3_combout  = (\inst5|ReadData1 [6] & ((\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ) # (\inst8|Adder|CLA_Upper|c[2]~2_combout ))) # (!\inst5|ReadData1 [6] & (\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout  & 
// \inst8|Adder|CLA_Upper|c[2]~2_combout ))

	.dataa(gnd),
	.datab(\inst5|ReadData1 [6]),
	.datac(\inst16|nMux:6:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst8|Adder|CLA_Upper|c[2]~2_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c[2]~3 .lut_mask = 16'hFCC0;
defparam \inst8|Adder|CLA_Upper|c[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N30
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c~0 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c~0_combout  = (\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & (!\inst5|ReadData1 [4] & (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [5])))) # (!\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout  & (\inst5|ReadData1 [4] & 
// (\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (\inst5|ReadData1 [5]))))

	.dataa(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datab(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst5|ReadData1 [5]),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c~0 .lut_mask = 16'h1248;
defparam \inst8|Adder|CLA_Upper|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N10
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|c~1 (
// Equation(s):
// \inst8|Adder|CLA_Upper|c~1_combout  = (\inst8|Adder|CLA_Upper|c~0_combout  & ((\inst8|Adder|CLA_Lower|c~1_combout ) # (\inst8|Adder|CLA_Lower|c~3_combout )))

	.dataa(\inst8|Adder|CLA_Lower|c~1_combout ),
	.datab(gnd),
	.datac(\inst8|Adder|CLA_Upper|c~0_combout ),
	.datad(\inst8|Adder|CLA_Lower|c~3_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|c~1 .lut_mask = 16'hF0A0;
defparam \inst8|Adder|CLA_Upper|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
cycloneive_lcell_comb \inst8|Adder|CLA_Upper|s[3] (
// Equation(s):
// \inst8|Adder|CLA_Upper|s [3] = \inst8|Suber|CLA_Upper|s[3]~0_combout  $ (((\inst8|Adder|CLA_Upper|c[2]~3_combout ) # ((\inst8|Adder|CLA_Upper|p [2] & \inst8|Adder|CLA_Upper|c~1_combout ))))

	.dataa(\inst8|Suber|CLA_Upper|s[3]~0_combout ),
	.datab(\inst8|Adder|CLA_Upper|c[2]~3_combout ),
	.datac(\inst8|Adder|CLA_Upper|p [2]),
	.datad(\inst8|Adder|CLA_Upper|c~1_combout ),
	.cin(gnd),
	.combout(\inst8|Adder|CLA_Upper|s [3]),
	.cout());
// synopsys translate_off
defparam \inst8|Adder|CLA_Upper|s[3] .lut_mask = 16'h5666;
defparam \inst8|Adder|CLA_Upper|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N26
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|s[3]~0 (
// Equation(s):
// \inst8|Suber|CLA_Upper|s[3]~0_combout  = \inst5|ReadData1 [7] $ (((\inst4|MemWrite~0_combout  & ((\inst2|rom0|srom|rom_block|auto_generated|q_a [7]))) # (!\inst4|MemWrite~0_combout  & (\inst5|ReadData2 [7]))))

	.dataa(\inst4|MemWrite~0_combout ),
	.datab(\inst5|ReadData2 [7]),
	.datac(\inst5|ReadData1 [7]),
	.datad(\inst2|rom0|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|s[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|s[3]~0 .lut_mask = 16'h1EB4;
defparam \inst8|Suber|CLA_Upper|s[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
cycloneive_lcell_comb \inst8|TwosComp|Adder|CLA_Upper|s[1] (
// Equation(s):
// \inst8|TwosComp|Adder|CLA_Upper|s [1] = \inst16|nMux:5:Mux8Bit_K|muxOut~0_combout  $ (((\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ) # (\inst8|TwosComp|Adder|CLA_Lower|c~0_combout )))

	.dataa(\inst16|nMux:5:Mux8Bit_K|muxOut~0_combout ),
	.datab(gnd),
	.datac(\inst16|nMux:4:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst8|TwosComp|Adder|CLA_Lower|c~0_combout ),
	.cin(gnd),
	.combout(\inst8|TwosComp|Adder|CLA_Upper|s [1]),
	.cout());
// synopsys translate_off
defparam \inst8|TwosComp|Adder|CLA_Upper|s[1] .lut_mask = 16'h555A;
defparam \inst8|TwosComp|Adder|CLA_Upper|s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c~2 (
// Equation(s):
// \inst8|Suber|CLA_Upper|c~2_combout  = (\inst8|TwosComp|Adder|CLA_Upper|s [0] & (\inst5|ReadData1 [4] & (\inst5|ReadData1 [5] $ (\inst8|TwosComp|Adder|CLA_Upper|s [1]))))

	.dataa(\inst5|ReadData1 [5]),
	.datab(\inst8|TwosComp|Adder|CLA_Upper|s [0]),
	.datac(\inst5|ReadData1 [4]),
	.datad(\inst8|TwosComp|Adder|CLA_Upper|s [1]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c~2 .lut_mask = 16'h4080;
defparam \inst8|Suber|CLA_Upper|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N14
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c~1 (
// Equation(s):
// \inst8|Suber|CLA_Upper|c~1_combout  = (\inst8|Suber|CLA_Upper|p [0] & (\inst8|Suber|CLA_Upper|p [1] & ((\inst8|Suber|CLA_Lower|c~3_combout ) # (\inst8|Suber|CLA_Lower|c~1_combout ))))

	.dataa(\inst8|Suber|CLA_Upper|p [0]),
	.datab(\inst8|Suber|CLA_Lower|c~3_combout ),
	.datac(\inst8|Suber|CLA_Lower|c~1_combout ),
	.datad(\inst8|Suber|CLA_Upper|p [1]),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c~1 .lut_mask = 16'hA800;
defparam \inst8|Suber|CLA_Upper|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
cycloneive_lcell_comb \inst8|Suber|CLA_Upper|c[2] (
// Equation(s):
// \inst8|Suber|CLA_Upper|c [2] = (\inst8|Suber|CLA_Upper|c~0_combout ) # ((\inst8|Suber|CLA_Upper|p [2] & ((\inst8|Suber|CLA_Upper|c~2_combout ) # (\inst8|Suber|CLA_Upper|c~1_combout ))))

	.dataa(\inst8|Suber|CLA_Upper|c~0_combout ),
	.datab(\inst8|Suber|CLA_Upper|c~2_combout ),
	.datac(\inst8|Suber|CLA_Upper|p [2]),
	.datad(\inst8|Suber|CLA_Upper|c~1_combout ),
	.cin(gnd),
	.combout(\inst8|Suber|CLA_Upper|c [2]),
	.cout());
// synopsys translate_off
defparam \inst8|Suber|CLA_Upper|c[2] .lut_mask = 16'hFAEA;
defparam \inst8|Suber|CLA_Upper|c[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
cycloneive_lcell_comb \inst8|MUX|Output~4 (
// Equation(s):
// \inst8|MUX|Output~4_combout  = (\inst8|MUX|sel_signals [6] & (\inst8|TwosComp|Adder|CLA_Upper|c~0_combout  $ (\inst8|Suber|CLA_Upper|s[3]~0_combout  $ (\inst8|Suber|CLA_Upper|c [2]))))

	.dataa(\inst8|TwosComp|Adder|CLA_Upper|c~0_combout ),
	.datab(\inst8|MUX|sel_signals [6]),
	.datac(\inst8|Suber|CLA_Upper|s[3]~0_combout ),
	.datad(\inst8|Suber|CLA_Upper|c [2]),
	.cin(gnd),
	.combout(\inst8|MUX|Output~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~4 .lut_mask = 16'h8448;
defparam \inst8|MUX|Output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
cycloneive_lcell_comb \inst8|MUX|Output~6 (
// Equation(s):
// \inst8|MUX|Output~6_combout  = (\inst8|MUX|Output~5_combout ) # ((\inst8|MUX|Output~4_combout ) # ((\inst8|MUX|sel_signals [2] & \inst8|Adder|CLA_Upper|s [3])))

	.dataa(\inst8|MUX|Output~5_combout ),
	.datab(\inst8|MUX|sel_signals [2]),
	.datac(\inst8|Adder|CLA_Upper|s [3]),
	.datad(\inst8|MUX|Output~4_combout ),
	.cin(gnd),
	.combout(\inst8|MUX|Output~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX|Output~6 .lut_mask = 16'hFFEA;
defparam \inst8|MUX|Output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
cycloneive_lcell_comb \inst5|ReadData2[5] (
// Equation(s):
// \inst5|ReadData2 [5] = (\inst5|ReadData2[5]~114_combout ) # ((\inst5|ReadData2[5]~109_combout ) # (\inst5|ReadData2[5]~117_combout ))

	.dataa(\inst5|ReadData2[5]~114_combout ),
	.datab(gnd),
	.datac(\inst5|ReadData2[5]~109_combout ),
	.datad(\inst5|ReadData2[5]~117_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [5]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[5] .lut_mask = 16'hFFFA;
defparam \inst5|ReadData2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y39_N16
cycloneive_lcell_comb \inst5|ReadData2[3] (
// Equation(s):
// \inst5|ReadData2 [3] = (\inst5|ReadData2[3]~69_combout ) # (\inst5|ReadData2[3]~77_combout )

	.dataa(gnd),
	.datab(\inst5|ReadData2[3]~69_combout ),
	.datac(gnd),
	.datad(\inst5|ReadData2[3]~77_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [3]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[3] .lut_mask = 16'hFFCC;
defparam \inst5|ReadData2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N4
cycloneive_lcell_comb \inst5|ReadData2[1] (
// Equation(s):
// \inst5|ReadData2 [1] = (\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ) # (\inst5|ReadData2[1]~159_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst16|nMux:1:Mux8Bit_K|muxOut~0_combout ),
	.datad(\inst5|ReadData2[1]~159_combout ),
	.cin(gnd),
	.combout(\inst5|ReadData2 [1]),
	.cout());
// synopsys translate_off
defparam \inst5|ReadData2[1] .lut_mask = 16'hFFF0;
defparam \inst5|ReadData2[1] .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUout[7] = \ALUout[7]~output_o ;

assign ALUout[6] = \ALUout[6]~output_o ;

assign ALUout[5] = \ALUout[5]~output_o ;

assign ALUout[4] = \ALUout[4]~output_o ;

assign ALUout[3] = \ALUout[3]~output_o ;

assign ALUout[2] = \ALUout[2]~output_o ;

assign ALUout[1] = \ALUout[1]~output_o ;

assign ALUout[0] = \ALUout[0]~output_o ;

assign Instruction[31] = \Instruction[31]~output_o ;

assign Instruction[30] = \Instruction[30]~output_o ;

assign Instruction[29] = \Instruction[29]~output_o ;

assign Instruction[28] = \Instruction[28]~output_o ;

assign Instruction[27] = \Instruction[27]~output_o ;

assign Instruction[26] = \Instruction[26]~output_o ;

assign Instruction[25] = \Instruction[25]~output_o ;

assign Instruction[24] = \Instruction[24]~output_o ;

assign Instruction[23] = \Instruction[23]~output_o ;

assign Instruction[22] = \Instruction[22]~output_o ;

assign Instruction[21] = \Instruction[21]~output_o ;

assign Instruction[20] = \Instruction[20]~output_o ;

assign Instruction[19] = \Instruction[19]~output_o ;

assign Instruction[18] = \Instruction[18]~output_o ;

assign Instruction[17] = \Instruction[17]~output_o ;

assign Instruction[16] = \Instruction[16]~output_o ;

assign Instruction[15] = \Instruction[15]~output_o ;

assign Instruction[14] = \Instruction[14]~output_o ;

assign Instruction[13] = \Instruction[13]~output_o ;

assign Instruction[12] = \Instruction[12]~output_o ;

assign Instruction[11] = \Instruction[11]~output_o ;

assign Instruction[10] = \Instruction[10]~output_o ;

assign Instruction[9] = \Instruction[9]~output_o ;

assign Instruction[8] = \Instruction[8]~output_o ;

assign Instruction[7] = \Instruction[7]~output_o ;

assign Instruction[6] = \Instruction[6]~output_o ;

assign Instruction[5] = \Instruction[5]~output_o ;

assign Instruction[4] = \Instruction[4]~output_o ;

assign Instruction[3] = \Instruction[3]~output_o ;

assign Instruction[2] = \Instruction[2]~output_o ;

assign Instruction[1] = \Instruction[1]~output_o ;

assign Instruction[0] = \Instruction[0]~output_o ;

assign Data1[7] = \Data1[7]~output_o ;

assign Data1[6] = \Data1[6]~output_o ;

assign Data1[5] = \Data1[5]~output_o ;

assign Data1[4] = \Data1[4]~output_o ;

assign Data1[3] = \Data1[3]~output_o ;

assign Data1[2] = \Data1[2]~output_o ;

assign Data1[1] = \Data1[1]~output_o ;

assign Data1[0] = \Data1[0]~output_o ;

assign Data2[7] = \Data2[7]~output_o ;

assign Data2[6] = \Data2[6]~output_o ;

assign Data2[5] = \Data2[5]~output_o ;

assign Data2[4] = \Data2[4]~output_o ;

assign Data2[3] = \Data2[3]~output_o ;

assign Data2[2] = \Data2[2]~output_o ;

assign Data2[1] = \Data2[1]~output_o ;

assign Data2[0] = \Data2[0]~output_o ;

assign MemOut[7] = \MemOut[7]~output_o ;

assign MemOut[6] = \MemOut[6]~output_o ;

assign MemOut[5] = \MemOut[5]~output_o ;

assign MemOut[4] = \MemOut[4]~output_o ;

assign MemOut[3] = \MemOut[3]~output_o ;

assign MemOut[2] = \MemOut[2]~output_o ;

assign MemOut[1] = \MemOut[1]~output_o ;

assign MemOut[0] = \MemOut[0]~output_o ;

assign PCout[7] = \PCout[7]~output_o ;

assign PCout[6] = \PCout[6]~output_o ;

assign PCout[5] = \PCout[5]~output_o ;

assign PCout[4] = \PCout[4]~output_o ;

assign PCout[3] = \PCout[3]~output_o ;

assign PCout[2] = \PCout[2]~output_o ;

assign PCout[1] = \PCout[1]~output_o ;

assign PCout[0] = \PCout[0]~output_o ;

endmodule
