{'BB0_2': 56}
[]
[]
31
31
-2
4294967294
1
1
[]
4
4
8
8
[]
['BB0_2:']
['ret']
['}']
[]
[]
%tid.x
%r0
%rd1
%rd0
%p0
_Z6branchPi_param_0
{'BB0_2': 56}
[]
[]
31
31
-2
4294967294
1
1
[]
4
4
8
8
[]
['BB0_2:']
['ret']
['}']
[]
[]
%tid.x
%r0
%rd1
%rd0
%p0
_Z6branchPi_param_0
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0400501000001000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x20400003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0400501000001000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x20400001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: #x0400501081001004
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040050108100100c
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: #x0400501081001004
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040050108100100c
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0400501000001000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x20400003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0400501000001000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x20400001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: #x0400501081001004
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040050108100100c
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x20400003
%tid.x_0: #x20400001
%rd4_log_52: #x0400501081001004
%rd4_log_40: #x0400501081001004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040050108100100c
%rd4_1: #x040050108100100c
%rd4_0: #x0400501081001004
%rd4+8_log_44: #x040050108100100c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000008100000c
%rd3_0: #x0000000081000004
%rd2_1: #x0400501000001000
%rd2_0: #x0400501000001000
%rd1_1: #x0400501000001000
%rd1_0: #x0400501000001000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x20400002
%r4_0: #x20400000
%r3_1: #x20400003
%r3_0: #x20400001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x20400003
%r1_0: #x20400001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x03ffffff5e008270)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x3081e973)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x03ffffff5e008270)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x3081e971)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x03ffffff5e008270)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x3081e973)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x03ffffff5e008270)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x3081e971)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x3081e973
%tid.x_0: #x3081e971
%rd4_log_52: #x0400000020082834
%rd4_log_40: #x0400000020082834
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x040000002008283c
%rd4_1: #x040000002008283c
%rd4_0: #x0400000020082834
%rd4+8_log_44: #x040000002008283c
%rd4+8_en_log_44: #b1
%rd3_1: #x00000000c207a5cc
%rd3_0: #x00000000c207a5c4
%rd2_1: #x03ffffff5e008270
%rd2_0: #x03ffffff5e008270
%rd1_1: #x03ffffff5e008270
%rd1_0: #x03ffffff5e008270
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x3081e972
%r4_0: #x3081e970
%r3_1: #x3081e973
%r3_0: #x3081e971
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x3081e973
%r1_0: #x3081e971
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x08037fa961800000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40080001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x08037fa961800000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x4007ffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x08037fa961800000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40080001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x08037fa961800000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x4007ffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40080001
%tid.x_0: #x4007ffff
%rd4_log_52: #x08037faa619ffffc
%rd4_log_40: #x08037faa619ffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x08037faa61a00004
%rd4_1: #x08037faa61a00004
%rd4_0: #x08037faa619ffffc
%rd4+8_log_44: #x08037faa61a00004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000100200004
%rd3_0: #x00000001001ffffc
%rd2_1: #x08037fa961800000
%rd2_0: #x08037fa961800000
%rd1_1: #x08037fa961800000
%rd1_0: #x08037fa961800000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40080000
%r4_0: #x4007fffe
%r3_1: #x40080001
%r3_0: #x4007ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40080001
%r1_0: #x4007ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x068d204b01401c00)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x5a020103)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x068d204b01401c00)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x5a020101)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x068d204b01401c00)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x5a020103)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x068d204b01401c00)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x5a020101)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x5a020103
%tid.x_0: #x5a020101
%rd4_log_52: #x068d204c69482004
%rd4_log_40: #x068d204c69482004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x068d204c6948200c
%rd4_1: #x068d204c6948200c
%rd4_0: #x068d204c69482004
%rd4+8_log_44: #x068d204c6948200c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000016808040c
%rd3_0: #x0000000168080404
%rd2_1: #x068d204b01401c00
%rd2_0: #x068d204b01401c00
%rd1_1: #x068d204b01401c00
%rd1_0: #x068d204b01401c00
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x5a020102
%r4_0: #x5a020100
%r3_1: #x5a020103
%r3_0: #x5a020101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x5a020103
%r1_0: #x5a020101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0302023008008100)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000103)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0302023008008100)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000101)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0302023008008100)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000103)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0302023008008100)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000101)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000103
%tid.x_0: #x00000101
%rd4_log_52: #x0302023008008504
%rd4_log_40: #x0302023008008504
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x030202300800850c
%rd4_1: #x030202300800850c
%rd4_0: #x0302023008008504
%rd4+8_log_44: #x030202300800850c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000040c
%rd3_0: #x0000000000000404
%rd2_1: #x0302023008008100
%rd2_0: #x0302023008008100
%rd1_1: #x0302023008008100
%rd1_0: #x0302023008008100
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000102
%r4_0: #x00000100
%r3_1: #x00000103
%r3_0: #x00000101
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000103
%r1_0: #x00000101
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x000000001a000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x04800001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x000000001a000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x047fffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x000000001a000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x04800001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x000000001a000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x047fffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x04800001
%tid.x_0: #x047fffff
%rd4_log_52: #x000000002bfffffc
%rd4_log_40: #x000000002bfffffc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x000000002c000004
%rd4_1: #x000000002c000004
%rd4_0: #x000000002bfffffc
%rd4+8_log_44: #x000000002c000004
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000012000004
%rd3_0: #x0000000011fffffc
%rd2_1: #x000000001a000000
%rd2_0: #x000000001a000000
%rd1_1: #x000000001a000000
%rd1_0: #x000000001a000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x04800000
%r4_0: #x047ffffe
%r3_1: #x04800001
%r3_0: #x047fffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x04800001
%r1_0: #x047fffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x1180005683006300)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40406781)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x1180005683006300)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x4040677f)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x1180005683006300)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40406781)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x1180005683006300)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x4040677f)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40406781
%tid.x_0: #x4040677f
%rd4_log_52: #x11800057840200fc
%rd4_log_40: #x11800057840200fc
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x1180005784020104
%rd4_1: #x1180005784020104
%rd4_0: #x11800057840200fc
%rd4+8_log_44: #x1180005784020104
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000101019e04
%rd3_0: #x0000000101019dfc
%rd2_1: #x1180005683006300
%rd2_0: #x1180005683006300
%rd1_1: #x1180005683006300
%rd1_0: #x1180005683006300
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40406780
%r4_0: #x4040677e
%r3_1: #x40406781
%r3_0: #x4040677f
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40406781
%r1_0: #x4040677f
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x201040820016007f)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x4000000b)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x201040820016007f)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x40000009)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x201040820016007f)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x4000000b)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x201040820016007f)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x40000009)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x4000000b
%tid.x_0: #x40000009
%rd4_log_52: #x20104083001600a3
%rd4_log_40: #x20104083001600a3
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x20104083001600ab
%rd4_1: #x20104083001600ab
%rd4_0: #x20104083001600a3
%rd4+8_log_44: #x20104083001600ab
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000002c
%rd3_0: #x0000000100000024
%rd2_1: #x201040820016007f
%rd2_0: #x201040820016007f
%rd1_1: #x201040820016007f
%rd1_0: #x201040820016007f
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x4000000a
%r4_0: #x40000008
%r3_1: #x4000000b
%r3_0: #x40000009
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x4000000b
%r1_0: #x40000009
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000000022000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x000013fd)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000000022000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x000013fb)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000000022000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x000013fd)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000000022000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x000013fb)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x000013fd
%tid.x_0: #x000013fb
%rd4_log_52: #x0000000022004fec
%rd4_log_40: #x0000000022004fec
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000000022004ff4
%rd4_1: #x0000000022004ff4
%rd4_0: #x0000000022004fec
%rd4+8_log_44: #x0000000022004ff4
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000000004ff4
%rd3_0: #x0000000000004fec
%rd2_1: #x0000000022000000
%rd2_0: #x0000000022000000
%rd1_1: #x0000000022000000
%rd1_0: #x0000000022000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x000013fc
%r4_0: #x000013fa
%r3_1: #x000013fd
%r3_0: #x000013fb
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x000013fd
%r1_0: #x000013fb
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0010000121000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x19c00003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0010000121000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x19c00001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0010000121000000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x19c00003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0010000121000000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x19c00001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x19c00003
%tid.x_0: #x19c00001
%rd4_log_52: #x0010000188000004
%rd4_log_40: #x0010000188000004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x001000018800000c
%rd4_1: #x001000018800000c
%rd4_0: #x0010000188000004
%rd4+8_log_44: #x001000018800000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000006700000c
%rd3_0: #x0000000067000004
%rd2_1: #x0010000121000000
%rd2_0: #x0010000121000000
%rd1_1: #x0010000121000000
%rd1_0: #x0010000121000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x19c00002
%r4_0: #x19c00000
%r3_1: #x19c00003
%r3_0: #x19c00001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x19c00003
%r1_0: #x19c00001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0800009848100000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00008003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0800009848100000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00008001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0800009848100000)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00008003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0800009848100000)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00008001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00008003
%tid.x_0: #x00008001
%rd4_log_52: #x0800009848120004
%rd4_log_40: #x0800009848120004
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x080000984812000c
%rd4_1: #x080000984812000c
%rd4_0: #x0800009848120004
%rd4+8_log_44: #x080000984812000c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000002000c
%rd3_0: #x0000000000020004
%rd2_1: #x0800009848100000
%rd2_0: #x0800009848100000
%rd1_1: #x0800009848100000
%rd1_0: #x0800009848100000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00008002
%r4_0: #x00008000
%r3_1: #x00008003
%r3_0: #x00008001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00008003
%r1_0: #x00008001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000800107086bfa)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40000203)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000800107086bfa)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x40000201)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000800107086bfa)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x40000203)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000800107086bfa)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x40000201)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x40000203
%tid.x_0: #x40000201
%rd4_log_52: #x00008002070873fe
%rd4_log_40: #x00008002070873fe
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0000800207087406
%rd4_1: #x0000800207087406
%rd4_0: #x00008002070873fe
%rd4+8_log_44: #x0000800207087406
%rd4+8_en_log_44: #b1
%rd3_1: #x000000010000080c
%rd3_0: #x0000000100000804
%rd2_1: #x0000800107086bfa
%rd2_0: #x0000800107086bfa
%rd1_1: #x0000800107086bfa
%rd1_0: #x0000800107086bfa
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x40000202
%r4_0: #x40000200
%r3_1: #x40000203
%r3_0: #x40000201
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x40000203
%r1_0: #x40000201
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0104000114080001)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0104000114080001)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0104000114080001)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0104000114080001)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0104000114080005
%rd4_log_40: #x0104000114080005
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x010400011408000d
%rd4_1: #x010400011408000d
%rd4_0: #x0104000114080005
%rd4+8_log_44: #x010400011408000d
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0104000114080001
%rd2_0: #x0104000114080001
%rd1_1: #x0104000114080001
%rd1_0: #x0104000114080001
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0008710e00000410)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0008710e00000410)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 28>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0008710e00000410)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00000003)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0008710e00000410)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000001)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 28>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00000003
%tid.x_0: #x00000001
%rd4_log_52: #x0008710e00000414
%rd4_log_40: #x0008710e00000414
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0008710e0000041c
%rd4_1: #x0008710e0000041c
%rd4_0: #x0008710e00000414
%rd4+8_log_44: #x0008710e0000041c
%rd4+8_en_log_44: #b1
%rd3_1: #x000000000000000c
%rd3_0: #x0000000000000004
%rd2_1: #x0008710e00000410
%rd2_0: #x0008710e00000410
%rd1_1: #x0008710e00000410
%rd1_0: #x0008710e00000410
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00000002
%r4_0: #x00000000
%r3_1: #x00000003
%r3_0: #x00000001
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00000003
%r1_0: #x00000001
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0002012000000020)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00810001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0002012000000020)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x0080ffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 28>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 29>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0002012000000020)
(define-fun %rd4+8_en_log_44_ () (_ BitVec 1)
  #b0)
(define-fun %rd4_en_log_52_ () (_ BitVec 1)
  #b0)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x00810001)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0002012000000020)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd4_en_check_52_ () (_ BitVec 1)
  #b0)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x0080ffff)
(define-fun %rd4_en_log_40_ () (_ BitVec 1)
  #b0)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_en_log_52: #b0
%rd4_en_log_40: #b0
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: %rd4+8_log_44_
%rd4+8_en_log_44: #b0
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x00000030
pc_0: #x00000030
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 13>
pc_1: #x00000034
pc_0: #x00000034
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b0
%rd4_en_log_40: #b1
%rd4_en_check_52: #b0
%rd4_check_52: %rd4_check_52_
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 14>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 15>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 21>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 22>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 23>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 24>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 25>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 26>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 27>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 28>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 29>
pc_1: #x00000038
pc_0: #x00000038
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x00810001
%tid.x_0: #x0080ffff
%rd4_log_52: #x000201200204001c
%rd4_log_40: #x000201200204001c
%rd4_en_log_52: #b1
%rd4_en_log_40: #b1
%rd4_en_check_52: #b1
%rd4_check_52: #x0002012002040024
%rd4_1: #x0002012002040024
%rd4_0: #x000201200204001c
%rd4+8_log_44: #x0002012002040024
%rd4+8_en_log_44: #b1
%rd3_1: #x0000000002040004
%rd3_0: #x000000000203fffc
%rd2_1: #x0002012000000020
%rd2_0: #x0002012000000020
%rd1_1: #x0002012000000020
%rd1_0: #x0002012000000020
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: #x00000001
%r5_0: #x00000001
%r4_1: #x00810000
%r4_0: #x0080fffe
%r3_1: #x00810001
%r3_0: #x0080ffff
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x00810001
%r1_0: #x0080ffff
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: #b0
%p1_0: #b0
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
[0.05, 0.09, 0.10000000000000003, 0.15000000000000002, 0.16999999999999993, 0.20999999999999996, 0.24, 0.27, 0.29000000000000004, 0.31999999999999984, 0.35999999999999943, 0.5500000000000007, 0.6799999999999997, 1.1100000000000003, 2.0900000000000016, 2.119999999999999, 1.5799999999999983, 2.629999999999999, 4.949999999999999, 2.969999999999999, 5.519999999999996, 5.960000000000001, 6.590000000000003, 7.019999999999996, 8.560000000000002, 7.180000000000007, 13.569999999999993, 11.129999999999995, 8.240000000000009]
[True, True, True, True, True, True, True, True, True, True, True, True, True, True, False, False, False, False, False, False, False, False, False, False, False, False, False, False, False]
