Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "H:/Spartan3E/Basic_UART_Spartan3E/UART_tb_isim_beh.exe" -prj "H:/Spartan3E/Basic_UART_Spartan3E/UART_tb_beh.prj" "work.UART_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/Spartan3E/Basic_UART_Spartan3E/../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v" into library work
Analyzing Verilog file "H:/Spartan3E/Basic_UART_Spartan3E/../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v" into library work
Analyzing Verilog file "H:/Spartan3E/Basic_UART_Spartan3E/../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v" into library work
Analyzing Verilog file "H:/Spartan3E/Basic_UART_Spartan3E/../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v" into library work
Analyzing Verilog file "H:/Spartan3E/Basic_UART_Spartan3E/../Vivado_2024_projeler/Basic_UART/Basic_UART.srcs/sim_1/new/UART_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module baudRateGenerator_default
Compiling module transmitter
Compiling module receiver
Compiling module UART
Compiling module UART_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable H:/Spartan3E/Basic_UART_Spartan3E/UART_tb_isim_beh.exe
Fuse Memory Usage: 28040 KB
Fuse CPU Usage: 795 ms
