{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502797178031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502797178042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 19:39:37 2017 " "Processing started: Tue Aug 15 19:39:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502797178042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502797178042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232_test -c rs232_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs232_test -c rs232_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502797178042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502797178731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "source/uarttx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartctrl " "Found entity 1: uartctrl" {  } { { "source/uartctrl.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "source/clkdiv.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/clkdiv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs232_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs232_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_test " "Found entity 1: rs232_test" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502797178924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502797178924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdsig uart_test.v(27) " "Verilog HDL Implicit Net warning at uart_test.v(27): created implicit net for \"rdsig\"" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502797178926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrsig uart_test.v(37) " "Verilog HDL Implicit Net warning at uart_test.v(37): created implicit net for \"wrsig\"" {  } { { "source/uart_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uart_test.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502797178926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdsig rs232_test.v(31) " "Verilog HDL Implicit Net warning at rs232_test.v(31): created implicit net for \"rdsig\"" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502797178926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrsig rs232_test.v(41) " "Verilog HDL Implicit Net warning at rs232_test.v(41): created implicit net for \"wrsig\"" {  } { { "source/rs232_test.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1502797178926 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed uartrx.v(14) " "Verilog HDL Port Declaration warning at uartrx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1502797178926 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout uartrx.v(9) " "HDL info at uartrx.v(9): see declaration for object \"dataout\"" {  } { { "source/uartrx.v" "" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/uartrx.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1502797178926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rs232_test " "Elaborating entity \"rs232_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1502797179007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u0\"" {  } { { "source/rs232_test.v" "u0" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502797179014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx uartrx:u1 " "Elaborating entity \"uartrx\" for hierarchy \"uartrx:u1\"" {  } { { "source/rs232_test.v" "u1" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502797179020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uarttx:u2 " "Elaborating entity \"uarttx\" for hierarchy \"uarttx:u2\"" {  } { { "source/rs232_test.v" "u2" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502797179028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartctrl uartctrl:u3 " "Elaborating entity \"uartctrl\" for hierarchy \"uartctrl:u3\"" {  } { { "source/rs232_test.v" "u3" { Text "Y:/project/AN/AN3485/Verilog/rs232_test/source/rs232_test.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502797179037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1502797180899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1502797181359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1502797182088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1502797182088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1502797182538 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1502797182538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Implemented 231 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1502797182538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1502797182538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502797182741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 19:39:42 2017 " "Processing ended: Tue Aug 15 19:39:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502797182741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502797182741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502797182741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502797182741 ""}
