INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nmavuso' on host 'big07.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.7-default) on Fri Nov 15 13:33:09 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project'
Sourcing Tcl script '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project lzw_fpga 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h 
INFO: [HLS 200-10] Adding design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h' to the project
INFO: [HLS 200-1510] Running: add_files ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp 
INFO: [HLS 200-10] Adding design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls/Testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls/Testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.123 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.25 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.72 seconds; current allocated memory: 209.423 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.36 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.252 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 213.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:472) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:506) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:402) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 234.972 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_423_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:423:36) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_435_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:435:40) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_411_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:412:14) in function 'encoding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:456:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:484:10) in function 'decoding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:403:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:404:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:405:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:408:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:369:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:371:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:418:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:419:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:445:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:450:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:451:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:473:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:474:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494:26)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:497:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:498:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:513:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:514:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 250.042 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 251.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.75 seconds; current allocated memory: 254.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_6', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln493', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:493)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_493_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln505', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:505)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_505_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_10', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.4 seconds; current allocated memory: 255.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.83 seconds; current allocated memory: 258.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 258.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 259.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 263.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 274.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 281.578 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.58 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.04 seconds; current allocated memory: 290.528 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for lzw_fpga.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.71 seconds. CPU system time: 0.83 seconds. Elapsed time: 33.68 seconds; current allocated memory: 291.403 MB.
INFO: [HLS 200-112] Total CPU user time: 26.04 seconds. Total CPU system time: 1.5 seconds. Total elapsed time: 38.97 seconds; peak allocated memory: 290.528 MB.
