# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_msg_config  -id {Synth 8-350}  -string {{OSERDESE2} {litedram_core}}  -suppress 
set_msg_config  -id {Synth 8-3936}  -string {{memdat_18_reg}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{litedram_core.v} {IDELAYE2}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{litedram_core.v} {IDELAYCTRL}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{litedram_core.v} {ISERDESE2}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{litedram_core.v} {OSERDESE2}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{litedram_core.v} {PLLE2_ADV}}  -suppress 
set_msg_config  -id {DRC REQP-1839}  -string {{ddr2/ldc/storage}}  -suppress 
set_msg_config  -id {DRC REQP-1840}  -string {{ddr2/ldc/storage}}  -suppress 
set_msg_config  -id {Synth 8-6014}  -string {{VexRiscv.v}}  -suppress 
set_msg_config  -id {Synth 8-3936}  -string {{memory_to_writeBack_MUL_HH_reg}}  -suppress 
set_msg_config  -id {Synth 8-350}  -string {{litedram_core.v} {ISERDESE2}}  -suppress 
set_msg_config  -id {DRC REQP-1840}  -string {{rvtop/mem/Gen_dccm_enable.dccm/mem_bank}}  -suppress 
set_msg_config  -id {Synth 8-4446}  -string {{swervolf_nexys.v} {STARTUPE2}}  -suppress 
set_msg_config  -id {Synth 8-350}  -string {{litedram_core.v} {IDELAYCTRL}}  -suppress 
set_msg_config  -id {Synth 8-350}  -string {{litedram_core.v} {IDELAYE2}}  -suppress 
set_msg_config  -id {Synth 8-350}  -string {{litedram_core.v} {PLLE2_ADV}}  -suppress 
set_msg_config  -id {Synth 8-4446}  -string {{litedram_core.v}}  -suppress 
set_msg_config  -id {Synth 8-6014}  -string {{litedram_core.v}}  -suppress 
set_msg_config  -id {Synth 8-3936}  -string {{memdat_2_reg}}  -suppress 
set_msg_config  -id {Synth 8-3936}  -string {{memdat_4_reg}}  -suppress 
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.cache/wt [current_project]
set_property parent.project_path /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/swervolf_0.7.3.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property include_dirs {
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/config
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/include
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_common_1.0.3
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/include
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-wb_intercon_0.7.3
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado
} [current_fileset]
set_property verilog_define {VERSION_MAJOR=0 VERSION_MINOR=7 VERSION_PATCH=3 VERSION_REV=4 VERSION_DIRTY=0 VERSION_SHA=44e6ad1f} [current_fileset]
read_verilog /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/config/common_defines.vh
set_property is_global_include true [get_files /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/nexys_a7-vivado/config/common_defines.vh]
read_verilog -library xil_defaultlib -sv {
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/include/swerv_types.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/beh_lib.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/mem.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/pic_ctrl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dma_ctrl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_aln_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_compress_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ifc_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_bp_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_ic_mem.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_mem_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu_iccm_mem.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/ifu/ifu.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_decode_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_gpr_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_ib_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_tlu_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec_trigger.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dec/dec.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_alu_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_mul_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu_div_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/exu/exu.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_buffer.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_clkdomain.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_addrcheck.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_lsc_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_stbuf.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_bus_intf.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_ecc.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_mem.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_dccm_ctl.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lsu/lsu_trigger.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dbg/dbg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_wrapper.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/dmi_jtag_to_core_sync.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/dmi/rvjtag_tap.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/mem_lib.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/ahb_to_axi4.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/lib/axi4_to_ahb.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/chipsalliance.org_cores_SweRV_EH1_1.8/design/swerv_wrapper.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/sync.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/unread.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/counter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_cut.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/dpram64.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/axi2wb.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/wb_mem_wrapper.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_syscon.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swerv_wrapper.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_core.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/bscan_tap.sv
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/swervolf_nexys.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-intercon_0.7.3/axi_intercon.v
}
read_verilog -library xil_defaultlib {
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/cdc_utils_0.1-r1/rtl/verilog/cc561.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_shift.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_bufreg.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_alu.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_csr.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_ctrl.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_decode.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_mem_if.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_if.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram_if.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_ram.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_state.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_top.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/serv_1.0.2/rtl/serv_rf_top.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/fifo4.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/verilog-arbiter_0-r3/src/arbiter.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_top.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram_core.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_cdc.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_arbiter.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_data_resize.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/rtl/clk_gen_nexys.v
  /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf-wb_intercon_0.7.3/wb_intercon.v
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram.xdc
set_property used_in_implementation false [get_files /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_litedram_0/litedram.xdc]

read_xdc /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/data/swervolf_nexys.xdc
set_property used_in_implementation false [get_files /home/ece544/Documents/github/ece544_final_project/brett/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab3/SweRVolf/build/swervolf_0.7.3/src/swervolf_0.7.3/data/swervolf_nexys.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top swervolf_nexys_a7 -part xc7a100tcsg324-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef swervolf_nexys_a7.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file swervolf_nexys_a7_utilization_synth.rpt -pb swervolf_nexys_a7_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
