Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 25 07:28:19 2018
| Host         : travis-job-533cfb51-4ae1-4d11-b21a-2f71963ae1f3 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                13753        0.023        0.000                      0                13749        0.264        0.000                       0                  4757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.678        0.000                      0                   13        0.155        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                31.374        0.000                      0                  443        0.078        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                29.212        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.166        0.000                      0                13070        0.023        0.000                      0                13070        3.750        0.000                       0                  4402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.644        0.000                      0                    1                                                                        
                eth_rx_clk            2.457        0.000                      0                    1                                                                        
                eth_tx_clk            2.456        0.000                      0                    1                                                                        
                sys_clk               2.395        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.778%)  route 1.347ns (65.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.759     7.380    soc_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.679 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.266    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.778%)  route 1.347ns (65.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.759     7.380    soc_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.679 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.266    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.778%)  route 1.347ns (65.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.759     7.380    soc_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.679 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.266    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.778%)  route 1.347ns (65.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.759     7.380    soc_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.299     7.679 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.266    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.478ns (32.432%)  route 0.996ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.996     7.695    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.600    10.513    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.478ns (32.432%)  route 0.996ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.996     7.695    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.600    10.513    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.478ns (32.432%)  route 0.996ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.996     7.695    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.600    10.513    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.478ns (32.432%)  route 0.996ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.639     6.221    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.478     6.699 r  FDPE_3/Q
                         net (fo=5, routed)           0.996     7.695    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.600    10.513    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.746ns (40.063%)  route 1.116ns (59.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.737    soc_reset_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.327     8.064 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.064    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    11.224    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.718ns (39.921%)  route 1.081ns (60.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.081     7.701    soc_reset_counter[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.299     8.000 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.000    soc_reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.031    11.180    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.103     2.102    soc_reset_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.147    soc_ic_reset_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.121     1.991    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.239    soc_reset_counter[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.043     2.282 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.282    soc_reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.239    soc_reset_counter[2]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.284 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.284    soc_reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.092     1.949    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.183ns (33.555%)  route 0.362ns (66.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.362     2.361    soc_reset_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.042     2.403 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.403    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.918%)  route 0.362ns (66.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.362     2.361    soc_reset_counter[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.406 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.406    soc_reset_counter0[0]
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.091     1.948    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.155    soc_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.388    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.155    soc_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.388    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.155    soc_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.388    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     2.155    soc_reset_counter[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.388    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.148ns (26.155%)  route 0.418ns (73.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.418     2.435    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.071     1.820    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y41     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y41     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.374ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.138ns (13.748%)  route 7.139ns (86.252%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.228     9.836    soc_crc32_checker_crc_ce
    SLICE_X32Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X32Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[11]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X32Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 31.374    

Slack (MET) :             31.374ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.138ns (13.748%)  route 7.139ns (86.252%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.228     9.836    soc_crc32_checker_crc_ce
    SLICE_X32Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X32Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[19]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X32Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 31.374    

Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 1.138ns (13.850%)  route 7.079ns (86.150%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.168     9.775    soc_crc32_checker_crc_ce
    SLICE_X33Y34         FDSE                                         r  soc_crc32_checker_crc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X33Y34         FDSE                                         r  soc_crc32_checker_crc_reg_reg[14]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X33Y34         FDSE (Setup_fdse_C_CE)      -0.205    41.209    soc_crc32_checker_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 1.138ns (13.850%)  route 7.079ns (86.150%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.168     9.775    soc_crc32_checker_crc_ce
    SLICE_X33Y34         FDSE                                         r  soc_crc32_checker_crc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X33Y34         FDSE                                         r  soc_crc32_checker_crc_reg_reg[9]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X33Y34         FDSE (Setup_fdse_C_CE)      -0.205    41.209    soc_crc32_checker_crc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.456ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 1.138ns (13.826%)  route 7.093ns (86.174%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.182     9.789    soc_crc32_checker_crc_ce
    SLICE_X34Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X34Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[12]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X34Y35         FDSE (Setup_fdse_C_CE)      -0.169    41.245    soc_crc32_checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 31.456    

Slack (MET) :             31.456ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 1.138ns (13.826%)  route 7.093ns (86.174%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.182     9.789    soc_crc32_checker_crc_ce
    SLICE_X34Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X34Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X34Y35         FDSE (Setup_fdse_C_CE)      -0.169    41.245    soc_crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 31.456    

Slack (MET) :             31.564ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.138ns (14.070%)  route 6.950ns (85.930%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.039     9.646    soc_crc32_checker_crc_ce
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X33Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 31.564    

Slack (MET) :             31.564ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.138ns (14.070%)  route 6.950ns (85.930%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.039     9.646    soc_crc32_checker_crc_ce
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X33Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 31.564    

Slack (MET) :             31.564ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.138ns (14.070%)  route 6.950ns (85.930%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.039     9.646    soc_crc32_checker_crc_ce
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X33Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 31.564    

Slack (MET) :             31.564ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.138ns (14.070%)  route 6.950ns (85.930%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X46Y31         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.312     3.388    soc_rx_cdc_graycounter0_q[0]
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.648     4.160    storage_12_reg_i_8_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.284 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.967     5.251    p_2_in3_in
    SLICE_X42Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.375 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.456     6.832    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.956 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.528     8.483    soc_crc32_checker_sink_sink_ready
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.607 r  soc_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.039     9.646    soc_crc32_checker_crc_ce
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X33Y35         FDSE                                         r  soc_crc32_checker_crc_reg_reg[4]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X33Y35         FDSE (Setup_fdse_C_CE)      -0.205    41.210    soc_crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 31.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X36Y33         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.261     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y34         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y34         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 soc_liteethphymiirx_converter_converter_strobe_all_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.566%)  route 0.230ns (52.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X34Y37         FDRE                                         r  soc_liteethphymiirx_converter_converter_strobe_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_liteethphymiirx_converter_converter_strobe_all_reg/Q
                         net (fo=11, routed)          0.230     0.955    soc_liteethphymiirx_converter_converter_strobe_all
    SLICE_X36Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.000 r  soc_ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     1.000    soc_ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  soc_ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X36Y38         FDRE                                         r  soc_ps_preamble_error_toggle_i_reg/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091     0.918    soc_ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.666%)  route 0.334ns (70.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y36         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=17, routed)          0.334     1.035    storage_10_reg_0_7_0_5/DIB1
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y34         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.005     0.823    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.947    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y38  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y38  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y35  soc_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y36  soc_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y35  soc_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X34Y35  soc_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y35  soc_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y34  soc_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y37  soc_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y33  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y33  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y34  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.212ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 1.641ns (16.195%)  route 8.492ns (83.805%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.931    10.226    soc_tx_converter_converter_mux__0
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.124    10.350 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.332    11.682    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 29.212    

Slack (MET) :             29.266ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.641ns (16.281%)  route 8.438ns (83.719%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.703     9.998    soc_tx_converter_converter_mux__0
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.122 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.506    11.628    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                 29.266    

Slack (MET) :             29.427ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 1.641ns (16.546%)  route 8.277ns (83.454%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.527     9.822    soc_tx_converter_converter_mux__0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.946 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.521    11.467    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                 29.427    

Slack (MET) :             29.551ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 1.641ns (16.755%)  route 8.153ns (83.245%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.519     9.814    soc_tx_converter_converter_mux__0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.938 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.406    11.343    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 29.551    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 1.641ns (17.374%)  route 7.804ns (82.626%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.424     9.719    soc_tx_converter_converter_mux__0
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.843 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.151    10.994    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             30.077ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 1.641ns (16.805%)  route 8.124ns (83.195%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.703     9.998    soc_tx_converter_converter_mux__0
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.122 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.192    11.314    soc_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X36Y29         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    41.437    eth_tx_clk
    SLICE_X36Y29         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.094    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.105    41.391    soc_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.391    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 30.077    

Slack (MET) :             30.086ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 1.641ns (17.724%)  route 7.618ns (82.276%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.586     8.605    soc_tx_converter_converter_mux0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.804     9.533    storage_11_reg_i_46_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.657 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.151    10.808    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.496    
                         clock uncertainty           -0.035    41.461    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.895    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                 30.086    

Slack (MET) :             30.548ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.669ns (18.268%)  route 7.467ns (81.732%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.586     8.605    soc_tx_converter_converter_mux0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           1.155     9.884    storage_11_reg_i_46_n_0
    SLICE_X36Y27         LUT5 (Prop_lut5_I1_O)        0.152    10.036 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.650    10.685    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X36Y27         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X36Y27         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.260    41.233    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.233    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 30.548    

Slack (MET) :             30.795ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 1.669ns (18.786%)  route 7.215ns (81.214%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.586     8.605    soc_tx_converter_converter_mux0
    SLICE_X36Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.729 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           1.155     9.884    storage_11_reg_i_46_n_0
    SLICE_X36Y27         LUT5 (Prop_lut5_I1_O)        0.152    10.036 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    10.434    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X36Y27         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.434    41.434    eth_tx_clk
    SLICE_X36Y27         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.094    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.264    41.229    soc_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 30.795    

Slack (MET) :             30.859ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 1.641ns (18.179%)  route 7.386ns (81.821%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.549     1.549    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.027 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.814     2.841    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.295     3.136 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           1.009     4.145    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.269 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.617     4.886    soc_tx_cdc_asyncfifo_readable
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.010 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.831     5.841    soc_padding_inserter_source_valid
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.965 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.669     6.634    soc_crc32_inserter_source_valid
    SLICE_X31Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.758 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.137     7.895    soc_preamble_inserter_sink_ready
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.019 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.152     9.171    soc_tx_converter_converter_mux0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.295 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.527     9.822    soc_tx_converter_converter_mux__0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.946 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.631    10.576    soc_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X36Y29         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    41.437    eth_tx_clk
    SLICE_X36Y29         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.094    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.061    41.435    soc_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.435    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 30.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.751    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.076     0.631    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.751    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.075     0.630    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.751    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X37Y27         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.071     0.626    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.064     0.617    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.064     0.617    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.060     0.613    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X38Y26         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.053     0.606    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X30Y26         FDSE                                         r  soc_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.148     0.701 r  soc_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.072     0.772    p_19_in
    SLICE_X30Y26         LUT5 (Prop_lut5_I4_O)        0.098     0.870 r  soc_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.870    soc_crc32_inserter_next_reg[12]
    SLICE_X30Y26         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X30Y26         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X30Y26         FDSE (Hold_fdse_C_D)         0.121     0.674    soc_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.581%)  route 0.116ns (38.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X31Y27         FDSE                                         r  soc_crc32_inserter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  soc_crc32_inserter_reg_reg[19]/Q
                         net (fo=2, routed)           0.116     0.812    p_34_in
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.857 r  soc_crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.857    soc_crc32_inserter_next_reg[27]
    SLICE_X31Y28         FDSE                                         r  soc_crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X31Y28         FDSE                                         r  soc_crc32_inserter_reg_reg[27]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X31Y28         FDSE (Hold_fdse_C_D)         0.091     0.660    soc_crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 soc_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.213%)  route 0.139ns (42.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X32Y33         FDRE                                         r  soc_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.139     0.840    soc_tx_gap_inserter_counter_reg__0[2]
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.885 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.885    vns_liteethmacgap_state_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X31Y33         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.253     0.574    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.091     0.665    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y37  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y37  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y29  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y29  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y29  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y30  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y30  eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y28  soc_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y28  soc_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_9/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y32  soc_padding_inserter_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y32  soc_padding_inserter_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y32  soc_padding_inserter_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30  soc_padding_inserter_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30  soc_padding_inserter_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30  soc_padding_inserter_counter_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y37  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29  eth_tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y29  eth_tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y29  eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  eth_tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29  eth_tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.040ns (43.595%)  route 5.227ns (56.405%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.668     8.609    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.119     8.728 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.488     9.216    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.332     9.548 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.574    10.123    picorv32/instr_retirq_i_3_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.247 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.637    10.884    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.456    11.456    picorv32/clk100
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y48         FDRE (Setup_fdre_C_R)       -0.429    11.050    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.040ns (43.595%)  route 5.227ns (56.405%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.668     8.609    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.119     8.728 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.488     9.216    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.332     9.548 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.574    10.123    picorv32/instr_retirq_i_3_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.247 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.637    10.884    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.456    11.456    picorv32/clk100
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y48         FDRE (Setup_fdre_C_R)       -0.429    11.050    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.040ns (43.595%)  route 5.227ns (56.405%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.668     8.609    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.119     8.728 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.488     9.216    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.332     9.548 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.574    10.123    picorv32/instr_retirq_i_3_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.247 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.637    10.884    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.456    11.456    picorv32/clk100
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y48         FDRE (Setup_fdre_C_R)       -0.429    11.050    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.040ns (43.595%)  route 5.227ns (56.405%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.668     8.609    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.119     8.728 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.488     9.216    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.332     9.548 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.574    10.123    picorv32/instr_retirq_i_3_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.247 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.637    10.884    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.456    11.456    picorv32/clk100
    SLICE_X51Y48         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X51Y48         FDRE (Setup_fdre_C_R)       -0.429    11.050    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 4.040ns (44.094%)  route 5.122ns (55.906%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.668     8.609    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y48         LUT3 (Prop_lut3_I1_O)        0.119     8.728 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.488     9.216    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.332     9.548 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.574    10.123    picorv32/instr_retirq_i_3_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.247 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.533    10.779    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X52Y48         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.456    11.456    picorv32/clk100
    SLICE_X52Y48         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X52Y48         FDRE (Setup_fdre_C_R)       -0.524    10.955    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 4.054ns (44.257%)  route 5.106ns (55.743%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.608     8.549    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.673 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.656     9.329    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.117     9.446 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=1, routed)           0.290     9.736    picorv32/reg_op1[31]_i_4_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.348    10.084 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.693    10.777    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  picorv32/reg_op1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.440    11.440    picorv32/clk100
    SLICE_X56Y56         FDRE                                         r  picorv32/reg_op1_reg[25]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.057    11.383    
    SLICE_X56Y56         FDRE (Setup_fdre_C_CE)      -0.169    11.214    picorv32/reg_op1_reg[25]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.054ns (44.268%)  route 5.104ns (55.732%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.608     8.549    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.673 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.656     9.329    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.117     9.446 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=1, routed)           0.290     9.736    picorv32/reg_op1[31]_i_4_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.348    10.084 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.691    10.775    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.440    11.440    picorv32/clk100
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[12]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.057    11.383    
    SLICE_X56Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.214    picorv32/reg_op1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.054ns (44.268%)  route 5.104ns (55.732%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.608     8.549    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.673 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.656     9.329    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.117     9.446 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=1, routed)           0.290     9.736    picorv32/reg_op1[31]_i_4_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.348    10.084 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.691    10.775    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.440    11.440    picorv32/clk100
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[18]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.057    11.383    
    SLICE_X56Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.214    picorv32/reg_op1_reg[18]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.054ns (44.268%)  route 5.104ns (55.732%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.608     8.549    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.673 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.656     9.329    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.117     9.446 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=1, routed)           0.290     9.736    picorv32/reg_op1[31]_i_4_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.348    10.084 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.691    10.775    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.440    11.440    picorv32/clk100
    SLICE_X56Y55         FDRE                                         r  picorv32/reg_op1_reg[29]/C
                         clock pessimism              0.000    11.440    
                         clock uncertainty           -0.057    11.383    
    SLICE_X56Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.214    picorv32/reg_op1_reg[29]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 4.054ns (44.445%)  route 5.067ns (55.555%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        1.617     1.617    sys_clk
    RAMB18_X2Y19         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.071 r  tag_mem_reg/DOADO[10]
                         net (fo=2, routed)           1.322     5.392    picorv32/tag_mem_reg_0[10]
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  picorv32/tag_mem_reg_i_9/O
                         net (fo=1, routed)           0.000     5.516    picorv32/tag_mem_reg_i_9_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.917 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.917    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.636     6.667    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.416     7.207    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.331 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.485     7.817    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.941 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.608     8.549    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.673 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.656     9.329    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.117     9.446 r  picorv32/reg_op1[31]_i_4/O
                         net (fo=1, routed)           0.290     9.736    picorv32/reg_op1[31]_i_4_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I2_O)        0.348    10.084 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.655    10.738    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X58Y51         FDRE                                         r  picorv32/reg_op1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4402, routed)        1.506    11.506    picorv32/clk100
    SLICE_X58Y51         FDRE                                         r  picorv32/reg_op1_reg[6]/C
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.057    11.449    
    SLICE_X58Y51         FDRE (Setup_fdre_C_CE)      -0.205    11.244    picorv32/reg_op1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.244    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 picorv32/pcpi_div/quotient_msk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_div/quotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.103%)  route 0.170ns (44.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.558     0.558    picorv32/pcpi_div/clk100
    SLICE_X34Y54         FDRE                                         r  picorv32/pcpi_div/quotient_msk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  picorv32/pcpi_div/quotient_msk_reg[0]/Q
                         net (fo=2, routed)           0.170     0.892    picorv32/pcpi_div/quotient_msk_reg_n_0_[0]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.937 r  picorv32/pcpi_div/quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    picorv32/pcpi_div/quotient[0]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  picorv32/pcpi_div/quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.827     0.827    picorv32/pcpi_div/clk100
    SLICE_X36Y54         FDRE                                         r  picorv32/pcpi_div/quotient_reg[0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.091     0.914    picorv32/pcpi_div/quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_phy_rx_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_uart_phy_source_payload_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.559     0.559    sys_clk
    SLICE_X35Y50         FDRE                                         r  soc_netsoc_uart_phy_rx_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  soc_netsoc_uart_phy_rx_reg_reg[4]/Q
                         net (fo=2, routed)           0.198     0.885    soc_netsoc_uart_phy_rx_reg_reg_n_0_[4]
    SLICE_X36Y50         FDRE                                         r  soc_netsoc_uart_phy_source_payload_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.828     0.828    sys_clk
    SLICE_X36Y50         FDRE                                         r  soc_netsoc_uart_phy_source_payload_data_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.021     0.845    soc_netsoc_uart_phy_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X33Y49         FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.774    soc_netsoc_uart_phy_phase_accumulator_rx[25]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.921 r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.921    soc_netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.975 r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.975    soc_netsoc_uart_phy_phase_accumulator_rx0[28]
    SLICE_X33Y50         FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.828     0.828    sys_clk
    SLICE_X33Y50         FDRE                                         r  soc_netsoc_uart_phy_phase_accumulator_rx_reg[28]/C
                         clock pessimism              0.000     0.828    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    soc_netsoc_uart_phy_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMA_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMB/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMB_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMC/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMD32                                       r  storage_13_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.915%)  route 0.231ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.566     0.566    sys_clk
    SLICE_X51Y38         FDRE                                         r  soc_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.231     0.937    storage_13_reg_0_1_12_17/ADDRD0
    SLICE_X50Y38         RAMS32                                       r  storage_13_reg_0_1_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4402, routed)        0.837     0.837    storage_13_reg_0_1_12_17/WCLK
    SLICE_X50Y38         RAMS32                                       r  storage_13_reg_0_1_12_17/RAMD/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X50Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_13_reg_0_1_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15  mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y8   storage_3_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_3_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_3_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_3_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y5   storage_3_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65  picorv32/cpuregs_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65  picorv32/cpuregs_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65  picorv32/cpuregs_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65  picorv32/cpuregs_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y66  picorv32/cpuregs_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y66  picorv32/cpuregs_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y66  picorv32/cpuregs_reg_r1_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y66  picorv32/cpuregs_reg_r1_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y66  picorv32/cpuregs_reg_r1_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y66  picorv32/cpuregs_reg_r1_0_63_24_26/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y41         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X64Y41         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X64Y41         FDPE (Setup_fdpe_C_D)       -0.035     3.710    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y38         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     2.563    eth_rx_clk
    SLICE_X28Y38         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.563    
                         clock uncertainty           -0.025     2.538    
    SLICE_X28Y38         FDPE (Setup_fdpe_C_D)       -0.005     2.533    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.457    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y37         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     2.562    eth_tx_clk
    SLICE_X28Y37         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.562    
                         clock uncertainty           -0.025     2.537    
    SLICE_X28Y37         FDPE (Setup_fdpe_C_D)       -0.005     2.532    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X61Y43         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4402, routed)        0.596     2.596    sys_clk
    SLICE_X61Y43         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty           -0.129     2.466    
    SLICE_X61Y43         FDPE (Setup_fdpe_C_D)       -0.005     2.461    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.461    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.395    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |     0.057 (r) | FAST    |     2.223 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.296 (r) | SLOW    |    -0.286 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.771 (r) | SLOW    |    -0.581 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.252 (r) | SLOW    |    -0.312 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.569 (r) | SLOW    |    -0.420 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.737 (r) | SLOW    |    -0.584 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     3.159 (r) | SLOW    |    -0.610 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.348 (r) | SLOW    |    -0.330 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     3.743 (r) | SLOW    |    -0.960 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.099 (r) | SLOW    |    -0.182 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     5.902 (r) | SLOW    |    -1.444 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     5.824 (r) | SLOW    |    -1.450 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     5.991 (r) | SLOW    |    -1.559 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     5.716 (r) | SLOW    |    -1.570 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     4.136 (r) | SLOW    |    -1.039 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     4.434 (r) | SLOW    |    -1.132 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     4.396 (r) | SLOW    |    -1.158 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     3.738 (r) | SLOW    |    -0.884 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.269 (r) | SLOW    |      3.205 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.047 (r) | SLOW    |      3.113 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.876 (r) | SLOW    |      3.063 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.845 (r) | SLOW    |      3.037 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.045 (r) | SLOW    |      3.116 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.694 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.212 (r) | SLOW    |      1.894 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.234 (r) | SLOW    |      1.916 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.894 (r) | SLOW    |      1.727 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.929 (r) | SLOW    |      1.777 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.374 (r) | SLOW    |      1.988 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.607 (r) | SLOW    |      1.622 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.907 (r) | SLOW    |      1.753 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.221 (r) | SLOW    |      1.481 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.534 (r) | SLOW    |      1.585 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.887 (r) | SLOW    |      1.783 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.071 (r) | SLOW    |      1.413 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.747 (r) | SLOW    |      1.717 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.381 (r) | SLOW    |      1.533 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.375 (r) | SLOW    |      1.563 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.521 (r) | SLOW    |      1.587 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.081 (r) | SLOW    |      1.829 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.234 (r) | SLOW    |      1.464 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.082 (r) | SLOW    |      1.836 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.235 (r) | SLOW    |      1.459 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      8.648 (r) | SLOW    |      2.756 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -     |      8.728 (r) | SLOW    |      2.504 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.184 (r) | SLOW    |      2.798 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |      9.590 (r) | SLOW    |      3.146 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.528 (r) | SLOW    |      3.005 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.518 (r) | SLOW    |      2.883 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.436 (r) | SLOW    |      2.683 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      8.502 (r) | SLOW    |      2.680 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |      9.791 (r) | SLOW    |      3.316 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.824 (r) | SLOW    |      3.347 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.322 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.626 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.453 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.788 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.594 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.953 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.607 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.834 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.486 ns
Ideal Clock Offset to Actual Clock: -1.529 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.296 (r) | SLOW    | -0.286 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.771 (r) | SLOW    | -0.581 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.252 (r) | SLOW    | -0.312 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.569 (r) | SLOW    | -0.420 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.771 (r) | SLOW    | -0.286 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.303 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.767 (r) | SLOW    |   1.694 (r) | FAST    |    0.696 |
ddram_dq[1]        |   7.212 (r) | SLOW    |   1.894 (r) | FAST    |    1.141 |
ddram_dq[2]        |   7.234 (r) | SLOW    |   1.916 (r) | FAST    |    1.163 |
ddram_dq[3]        |   6.894 (r) | SLOW    |   1.727 (r) | FAST    |    0.823 |
ddram_dq[4]        |   6.929 (r) | SLOW    |   1.777 (r) | FAST    |    0.858 |
ddram_dq[5]        |   7.374 (r) | SLOW    |   1.988 (r) | FAST    |    1.303 |
ddram_dq[6]        |   6.607 (r) | SLOW    |   1.622 (r) | FAST    |    0.536 |
ddram_dq[7]        |   6.907 (r) | SLOW    |   1.753 (r) | FAST    |    0.836 |
ddram_dq[8]        |   6.221 (r) | SLOW    |   1.481 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.534 (r) | SLOW    |   1.585 (r) | FAST    |    0.463 |
ddram_dq[10]       |   6.887 (r) | SLOW    |   1.783 (r) | FAST    |    0.816 |
ddram_dq[11]       |   6.071 (r) | SLOW    |   1.413 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.747 (r) | SLOW    |   1.717 (r) | FAST    |    0.676 |
ddram_dq[13]       |   6.381 (r) | SLOW    |   1.533 (r) | FAST    |    0.310 |
ddram_dq[14]       |   6.375 (r) | SLOW    |   1.563 (r) | FAST    |    0.304 |
ddram_dq[15]       |   6.521 (r) | SLOW    |   1.587 (r) | FAST    |    0.450 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.374 (r) | SLOW    |   1.413 (r) | FAST    |    1.303 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.847 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.081 (r) | SLOW    |   1.829 (r) | FAST    |    0.846 |
ddram_dqs_n[1]     |   6.234 (r) | SLOW    |   1.464 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.082 (r) | SLOW    |   1.836 (r) | FAST    |    0.847 |
ddram_dqs_p[1]     |   6.235 (r) | SLOW    |   1.459 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.082 (r) | SLOW    |   1.459 (r) | FAST    |    0.847 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.424 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.269 (r) | SLOW    |   3.205 (r) | FAST    |    0.424 |
eth_tx_data[1]     |   9.047 (r) | SLOW    |   3.113 (r) | FAST    |    0.201 |
eth_tx_data[2]     |   8.876 (r) | SLOW    |   3.063 (r) | FAST    |    0.031 |
eth_tx_data[3]     |   8.845 (r) | SLOW    |   3.037 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.269 (r) | SLOW    |   3.037 (r) | FAST    |    0.424 |
-------------------+-------------+---------+-------------+---------+----------+




