**Every final exam is different for each semester but about 24% of my final exam was on the stuff you learn in this lab.**

Make sure you understand how finite state machines work and how you can alter them to fit different applications. 
This single verilog file is both questions 1 and 2.
If you encounter errors, specifically during BitStream generation, look at your constraints file. 
Some constraint files have slightly different variable names, like "mclk" instead of "clk" or "D0_an" instead of "D0_AN".
