{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1414405936912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slaveFIFO2b_streamOUT EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"slaveFIFO2b_streamOUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1414405936934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414405937089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414405937283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414405937284 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1414405938269 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1414405938269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1414405947875 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1414405948000 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414405952229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1414405952229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414405952233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414405952233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414405952233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414405952233 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414405952233 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1414405952233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1414405952290 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_in_n " "Pin reset_in_n not assigned to an exact location on the device" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { reset_in_n } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_in_n" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 8 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1414405954446 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1414405954446 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1414405954474 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/db/pll_altpll.v" 92 -1 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1414405954474 ""}
{ "Info" "ISTA_SDC_FOUND" "../slaveFIFO2b_streamOUT.sdc " "Reading SDC File: '../slaveFIFO2b_streamOUT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1414405956420 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1414405956433 "|slaveFIFO2b_streamOUT|clk"}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[0\] rising clk_100 fall max " "Port \"fdata\[0\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[0\] rising clk_100 fall min " "Port \"fdata\[0\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[0\] rising clk_100 rise min " "Port \"fdata\[0\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[10\] rising clk_100 fall max " "Port \"fdata\[10\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[10\] rising clk_100 fall min " "Port \"fdata\[10\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[10\] rising clk_100 rise min " "Port \"fdata\[10\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[11\] rising clk_100 fall max " "Port \"fdata\[11\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[11\] rising clk_100 fall min " "Port \"fdata\[11\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[11\] rising clk_100 rise min " "Port \"fdata\[11\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956441 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[12\] rising clk_100 fall max " "Port \"fdata\[12\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[12\] rising clk_100 fall min " "Port \"fdata\[12\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[12\] rising clk_100 rise min " "Port \"fdata\[12\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[13\] rising clk_100 fall max " "Port \"fdata\[13\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[13\] rising clk_100 fall min " "Port \"fdata\[13\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[13\] rising clk_100 rise min " "Port \"fdata\[13\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[14\] rising clk_100 fall max " "Port \"fdata\[14\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[14\] rising clk_100 fall min " "Port \"fdata\[14\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[14\] rising clk_100 rise min " "Port \"fdata\[14\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[15\] rising clk_100 fall max " "Port \"fdata\[15\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[15\] rising clk_100 fall min " "Port \"fdata\[15\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956442 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[15\] rising clk_100 rise min " "Port \"fdata\[15\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[16\] rising clk_100 fall max " "Port \"fdata\[16\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[16\] rising clk_100 fall min " "Port \"fdata\[16\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[16\] rising clk_100 rise min " "Port \"fdata\[16\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[17\] rising clk_100 fall max " "Port \"fdata\[17\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[17\] rising clk_100 fall min " "Port \"fdata\[17\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[17\] rising clk_100 rise min " "Port \"fdata\[17\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[18\] rising clk_100 fall max " "Port \"fdata\[18\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[18\] rising clk_100 fall min " "Port \"fdata\[18\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[18\] rising clk_100 rise min " "Port \"fdata\[18\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[19\] rising clk_100 fall max " "Port \"fdata\[19\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[19\] rising clk_100 fall min " "Port \"fdata\[19\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956443 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[19\] rising clk_100 rise min " "Port \"fdata\[19\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[1\] rising clk_100 fall max " "Port \"fdata\[1\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[1\] rising clk_100 fall min " "Port \"fdata\[1\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[1\] rising clk_100 rise min " "Port \"fdata\[1\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[20\] rising clk_100 fall max " "Port \"fdata\[20\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[20\] rising clk_100 fall min " "Port \"fdata\[20\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[20\] rising clk_100 rise min " "Port \"fdata\[20\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[21\] rising clk_100 fall max " "Port \"fdata\[21\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[21\] rising clk_100 fall min " "Port \"fdata\[21\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[21\] rising clk_100 rise min " "Port \"fdata\[21\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[22\] rising clk_100 fall max " "Port \"fdata\[22\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[22\] rising clk_100 fall min " "Port \"fdata\[22\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956444 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[22\] rising clk_100 rise min " "Port \"fdata\[22\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[23\] rising clk_100 fall max " "Port \"fdata\[23\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[23\] rising clk_100 fall min " "Port \"fdata\[23\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[23\] rising clk_100 rise min " "Port \"fdata\[23\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[24\] rising clk_100 fall max " "Port \"fdata\[24\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[24\] rising clk_100 fall min " "Port \"fdata\[24\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[24\] rising clk_100 rise min " "Port \"fdata\[24\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[25\] rising clk_100 fall max " "Port \"fdata\[25\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[25\] rising clk_100 fall min " "Port \"fdata\[25\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[25\] rising clk_100 rise min " "Port \"fdata\[25\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[26\] rising clk_100 fall max " "Port \"fdata\[26\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956445 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[26\] rising clk_100 fall min " "Port \"fdata\[26\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[26\] rising clk_100 rise min " "Port \"fdata\[26\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[27\] rising clk_100 fall max " "Port \"fdata\[27\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[27\] rising clk_100 fall min " "Port \"fdata\[27\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[27\] rising clk_100 rise min " "Port \"fdata\[27\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[28\] rising clk_100 fall max " "Port \"fdata\[28\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[28\] rising clk_100 fall min " "Port \"fdata\[28\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[28\] rising clk_100 rise min " "Port \"fdata\[28\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[29\] rising clk_100 fall max " "Port \"fdata\[29\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[29\] rising clk_100 fall min " "Port \"fdata\[29\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[29\] rising clk_100 rise min " "Port \"fdata\[29\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[2\] rising clk_100 fall max " "Port \"fdata\[2\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956446 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[2\] rising clk_100 fall min " "Port \"fdata\[2\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[2\] rising clk_100 rise min " "Port \"fdata\[2\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[30\] rising clk_100 fall max " "Port \"fdata\[30\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[30\] rising clk_100 fall min " "Port \"fdata\[30\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[30\] rising clk_100 rise min " "Port \"fdata\[30\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[31\] rising clk_100 fall max " "Port \"fdata\[31\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[31\] rising clk_100 fall min " "Port \"fdata\[31\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[31\] rising clk_100 rise min " "Port \"fdata\[31\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[3\] rising clk_100 fall max " "Port \"fdata\[3\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[3\] rising clk_100 fall min " "Port \"fdata\[3\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[3\] rising clk_100 rise min " "Port \"fdata\[3\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[4\] rising clk_100 fall max " "Port \"fdata\[4\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956447 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[4\] rising clk_100 fall min " "Port \"fdata\[4\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[4\] rising clk_100 rise min " "Port \"fdata\[4\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[5\] rising clk_100 fall max " "Port \"fdata\[5\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[5\] rising clk_100 fall min " "Port \"fdata\[5\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[5\] rising clk_100 rise min " "Port \"fdata\[5\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[6\] rising clk_100 fall max " "Port \"fdata\[6\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[6\] rising clk_100 fall min " "Port \"fdata\[6\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[6\] rising clk_100 rise min " "Port \"fdata\[6\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[7\] rising clk_100 fall max " "Port \"fdata\[7\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[7\] rising clk_100 fall min " "Port \"fdata\[7\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[7\] rising clk_100 rise min " "Port \"fdata\[7\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[8\] rising clk_100 fall max " "Port \"fdata\[8\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956448 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[8\] rising clk_100 fall min " "Port \"fdata\[8\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[8\] rising clk_100 rise min " "Port \"fdata\[8\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[9\] rising clk_100 fall max " "Port \"fdata\[9\]\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[9\] rising clk_100 fall min " "Port \"fdata\[9\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output fdata\[9\] rising clk_100 rise min " "Port \"fdata\[9\]\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output pktend rising clk_100 fall max " "Port \"pktend\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output pktend rising clk_100 fall min " "Port \"pktend\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output pktend rising clk_100 rise min " "Port \"pktend\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output slwr rising clk_100 fall max " "Port \"slwr\" relative to the rising edge of clock \"clk_100\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output slwr rising clk_100 fall min " "Port \"slwr\" relative to the rising edge of clock \"clk_100\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output slwr rising clk_100 rise min " "Port \"slwr\" relative to the rising edge of clock \"clk_100\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1414405956449 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1414405956452 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1414405956452 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1414405956452 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1414405956453 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1414405956453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1414405956453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1414405956453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      clk_100 " "  10.000      clk_100" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1414405956453 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1414405956453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1414405956520 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414405956520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414405956521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414405956522 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1414405957150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414405957150 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1414405957151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1414405957152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1414405957152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1414405957153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Input Buffer " "Packed 2 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1414405957154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1414405957154 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1414405957172 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1414405957172 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1414405957172 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 8 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 29 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 26 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 16 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1414405957173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1414405957173 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1414405957173 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_in_ " "Node \"reset_in_\" is assigned to location or region, but does not exist in design" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_in_" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1414405957213 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1414405957213 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414405957213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1414405960380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414405960513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1414405960583 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1414405960911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414405960911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1414405961555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1414405963043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1414405963043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414405963411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1414405963415 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1414405963415 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1414405963415 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1414405963431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414405963523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414405964228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414405964307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414405965033 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414405965763 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1414405967330 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[0\] a permanently disabled " "Pin fdata\[0\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[0] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[0\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[1\] a permanently disabled " "Pin fdata\[1\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[1] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[1\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[2\] a permanently disabled " "Pin fdata\[2\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[2] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[2\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[3\] a permanently disabled " "Pin fdata\[3\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[3] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[3\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[4\] a permanently disabled " "Pin fdata\[4\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[4] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[4\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[5\] a permanently disabled " "Pin fdata\[5\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[5] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[5\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[6\] a permanently disabled " "Pin fdata\[6\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[6] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[6\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[7\] a permanently disabled " "Pin fdata\[7\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[7] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[7\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[8\] a permanently disabled " "Pin fdata\[8\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[8] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[8\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[9\] a permanently disabled " "Pin fdata\[9\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[9] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[9\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[10\] a permanently disabled " "Pin fdata\[10\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[10] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[10\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[11\] a permanently disabled " "Pin fdata\[11\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[11] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[11\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[12\] a permanently disabled " "Pin fdata\[12\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[12] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[12\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[13\] a permanently disabled " "Pin fdata\[13\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[13] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[13\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[14\] a permanently disabled " "Pin fdata\[14\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[14] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[14\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[15\] a permanently disabled " "Pin fdata\[15\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[15] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[15\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[16\] a permanently disabled " "Pin fdata\[16\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[16] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[16\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[17\] a permanently disabled " "Pin fdata\[17\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[17] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[17\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[18\] a permanently disabled " "Pin fdata\[18\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[18] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[18\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[19\] a permanently disabled " "Pin fdata\[19\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[19] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[19\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[20\] a permanently disabled " "Pin fdata\[20\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[20] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[20\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[21\] a permanently disabled " "Pin fdata\[21\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[21] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[21\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[22\] a permanently disabled " "Pin fdata\[22\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[22] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[22\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[23\] a permanently disabled " "Pin fdata\[23\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[23] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[23\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[24\] a permanently disabled " "Pin fdata\[24\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[24] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[24\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[25\] a permanently disabled " "Pin fdata\[25\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[25] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[25\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[26\] a permanently disabled " "Pin fdata\[26\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[26] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[26\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[27\] a permanently disabled " "Pin fdata\[27\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[27] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[27\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[28\] a permanently disabled " "Pin fdata\[28\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[28] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[28\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[29\] a permanently disabled " "Pin fdata\[29\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[29] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[29\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[30\] a permanently disabled " "Pin fdata\[30\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[30] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[30\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fdata\[31\] a permanently disabled " "Pin fdata\[31\] has a permanently disabled output enable" {  } { { "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/.xilinx/altera/13.0sp1/quartus/bin/pin_planner.ppl" { fdata[31] } } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/.xilinx/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdata\[31\]" } } } } { "../../../rtl_vhdl/slaveFIFO2b_streamOUT.vhd" "" { Text "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/rtl_vhdl/slaveFIFO2b_streamOUT.vhd" 12 0 0 } } { "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/.xilinx/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1414405967365 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1414405967365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/output_files/slaveFIFO2b_streamOUT.fit.smsg " "Generated suppressed messages file C:/Users/Public/Pictures/Sample Pictures/AN65974_Source Files/AN65974_Source Files/FPGA Source files/fx3_slaveFIFO2b_altera/fpga_streamOUT/vhdl_proj/vhdl_streamOUT_proj/output_files/slaveFIFO2b_streamOUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1414405967658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 115 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414405968712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 16:02:48 2014 " "Processing ended: Mon Oct 27 16:02:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414405968712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414405968712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414405968712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1414405968712 ""}
