#Events with no => means those need to be ignored
perf::BRANCH-INSTRUCTIONS=>BR
PERF_COUNT_SW_CONTEXT_SWITCHES=>SW
PERF_COUNT_SW_TASK_CLOCK=>SW
perf::PERF_COUNT_SW_PAGE_FAULTS:u=0=>SW
perf::CONTEXT-SWITCHES:u=0=>SW
perf::PERF_COUNT_SW_CPU_MIGRATIONS:u=0=>SW
perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:u=0=>SW
perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:u=0=>SW
perf::PERF_COUNT_SW_CONTEXT_SWITCHES:u=0=>SW
perf::PERF_COUNT_HW_CACHE_MISSES:u=0=>UNDEFINED
RECYCLEQ:u=0=>STALL
NO_ALLOC_CYCLES:u=0=>STALL
perf::CACHE-MISSES:u=0
perf::BRANCH-MISSES:u=0=>BR
perf::PERF_COUNT_HW_BUS_CYCLES:u=0=>BUS
perf::BUS-CYCLES:u=0=>BUS
perf::PERF_COUNT_HW_CACHE_L1D:u=0=>L1D
perf::ITLB-LOADS:u=0=>ITLB
perf::L1-DCACHE-LOAD-MISSES:u=0=>L2
perf::L1-ICACHE-LOAD-MISSES:u=0=>L2
perf::DTLB-LOAD-MISSES:u=0=>DTLB
perf::ITLB-LOAD-MISSES:u=0=>ITLB
perf::BRANCH-LOAD-MISSES:u=0=>BR
LLC_MISSES:u=0=>MEM
LAST_LEVEL_CACHE_MISSES:u=0=>MEM
MISPREDICTED_BRANCH_RETIRED:u=0=>BR
CYCLES_DIV_BUSY:u=0=>STALL
RS_FULL_STALL:u=0=>STALL
BR_MISP_RETIRED:u=0=>BR
FETCH_STALL:u=0=>STALL
MACHINE_CLEARS:u=0=>STALL
LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION
HLE_RETIRED:ABORTED_MISC1
HLE_RETIRED:ABORTED_MISC2
HLE_RETIRED:ABORTED_MISC3
HLE_RETIRED:ABORTED_MISC4
HLE_RETIRED:ABORTED_MISC5
HLE_RETIRED:ABORTED_MISC6
HLE_RETIRED:ABORTED_MISC7
HLE_RETIRED:ABORTED_MISC8
RTM_RETIRED:ABORTED_MISC1
RTM_RETIRED:ABORTED_MISC2
RTM_RETIRED:ABORTED_MISC3
RTM_RETIRED:ABORTED_MISC4
RTM_RETIRED:ABORTED_MISC5
RTM_RETIRED:ABORTED_MISC6
MEM_LOAD_UOPS_RETIRED:L2_HIT
MEM_LOAD_UOPS_RETIRED:L1_HIT
UOPS_EXECUTED:CYCLES_GE_2_UOPS_EXEC
UOPS_EXECUTED:CYCLES_GE_3_UOPS_EXEC
UOPS_EXECUTED:CYCLES_GE_4_UOPS_EXEC
LSD:CYCLES_4_UOPS
LSD:UOPS
BR_INST_RETIRED:ALL_BRANCHES
LD_BLOCKS:STORE_FORWARD
ITLB_MISSES:WALK_COMPLETED_4K=>ITLB
UOPS_EXECUTED:CORE
BR_INST_EXEC:ALL_BRANCHES
BR_INST_EXEC:ALL_INDIRECT_JUMP_NON_CALL_RET
EPT:WALK_CYCLES
IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_1_UOP_DELIV_CORE
IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_2_UOP_DELIV_CORE
IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_3_UOP_DELIV_CORE
UOPS_ISSUED:STALL_CYCLES=>STALL
L2_TRANS:ALL_REQUESTS=>UNDEFINED
L2_TRANS:RFO=>UNDEFINED
L2_TRANS:DEMAND_DATA_RD=>UNDEFINED
L2_RQSTS:ALL_CODE_RD=>UNDEFINED
L2_RQSTS:ALL_RFO=>UNDEFINED
L2_RQSTS:ALL_DEMAND_DATA_RD=>UNDEFINED
L2_RQSTS:L2_PF_HIT=>UNDEFINED
L2_TRANS:L1D_WB=>UNDEFINED
L2_TRANS:L2_FILL=>UNDEFINED
L2_TRANS:L2_WB=>UNDEFINED
L2_TRANS:ALL_PF=>UNDEFINED
DTLB_STORE_MISSES:STLB_HIT_4K=>DTLB
DTLB_STORE_MISSES:STLB_HIT_2M=>DTLB
CYCLE_ACTIVITY=>UNDEFINED
HLE_RETIRED:ABORTED_MISC1=>UNDEFINED
HLE_RETIRED:ABORTED_MISC2=>UNDEFINED
HLE_RETIRED:ABORTED_MISC3=>UNDEFINED
HLE_RETIRED:ABORTED_MISC4=>UNDEFINED
ILD_STALL:IQ_FULL=>STALL
HIT=>UNDEFINED
CYCLE_ACTIVITY:CYCLES_L2_PENDING=>UNDEFINED
UOPS_EXECUTED_PORT:=>UNDEFINED
L2_LINES_IN:I=>UNDEFINED
L2_LINES_IN:S=>UNDEFINED
L2_LINES_IN:E=>UNDEFINED
L2_RQSTS:RFO_HIT=>UNDEFINED
L2_RQSTS:CODE_RD_HIT=>L3I
L2_RQSTS:L2_PF_MISS=>PRE
L2_RQSTS:RFO_MISS=>L3
RS_EVENTS=>FE
IDQ_UOPS_NOT_DELIVERED:CORE=>FE
UOPS_ISSUED:STALL_CYCLES=>
UOPS_ISSUED:ANY=>FE
LONGEST_LAT_CACHE=>MEM
#IDQ:=>IDQ
#IDQ_=>IDQ
IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK=>FE
MOVE_ELIMINATION=>UOPS
BACLEARS:ANY=>FE
EPT=>DTLB
DSB2MITE_SWITCHES=>UNDEFINED
LOCK_CYCLES:CACHE_LOCK_DURATION=>L1
LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION=>L2
HLE_=>STALL
LD_BLOCKS=>STALL
TX_EXEC=>UNDEFINED
ARITH=>FP
OFFCORE=>OFFCORE
MEM=>MEM
snp_hitm_l2:t=0=>SNP,L2
snp_hit_l2:t=0=>SNP,L2
pipeline_flushes:t=0=>BR
data_write:t=0=>L1,MEM
DATA_READ:t=0=>L1,MEM
DATA_READ_OR_WRITE:t=0=>MEM
vpu_data_write_miss:t=0=>VPU,L1
vpu_data_read_miss:t=0=>VPU,L1
DATA_PAGE_WALK:t=0=>PAGE_WALK
LONG_DATA_PAGE_WALK:t=0=>PAGE_WALK
LONG_CODE_PAGE_WALK:t=0=>PAGE_WALK
PERF_COUNT_HW_CACHE_L1D:READ=>L1,DATA
PAPI_L1_DCM=>L1,DATA
perf::PERF_COUNT_HW_CACHE_BPU=>BR
SNP_HITM_BUNIT:t=0=>BR
PIPELINE_FLUSHES:t=0=>BR
L2_DATA_WRITE_MISS_MEM_FILL:t=0=>MEM
