#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 17 16:38:36 2020
# Process ID: 26964
# Current directory: D:/verilog/qos2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20740 D:\verilog\qos2\qos.xpr
# Log file: D:/verilog/qos2/vivado.log
# Journal file: D:/verilog/qos2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/qos2/qos.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/verilog/ip_repo/coproct_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/verilog/qos2/qos.tmp/ip_repo/coproci_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_50M_0' generated file not found 'd:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'd:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 755.230 ; gain = 86.113
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [D:/verilog/qos2/.Xil/Vivado-26964-LAPTOP-210U3NQR/dcp1/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1103.785 ; gain = 0.051
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1103.785 ; gain = 0.051
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  SRLC32E => SRL16E: 32 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.277 ; gain = 469.508
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 17 16:39:34 2020] Launched impl_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 17 16:41:15 2020] Launched synth_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/synth_1/runme.log
[Thu Dec 17 16:41:15 2020] Launched impl_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 17 16:44:54 2020] Launched synth_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/synth_1/runme.log
[Thu Dec 17 16:44:54 2020] Launched impl_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/impl_1/runme.log
open_bd_design {D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:user:coproci:1.0 - coproci_0
Adding cell -- xilinx.com:user:coproct:1.0 - coproct_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.652 ; gain = 81.266
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:coproct:1.0 coproct_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins coproct_1/S00_AXI]
</coproct_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins coproct_1/out_test]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins coproct_1/int_axi]
endgroup
save_bd_design
Wrote  : <D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coproci_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coproct_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coproct_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/verilog/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/verilog/qos2/qos.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_coproct_1_0, cache-ID = 28228b7e97305faf; cache size = 19.554 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1dbd88856bda7910; cache size = 19.554 MB.
[Thu Dec 17 17:05:19 2020] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/verilog/qos2/qos.runs/design_1_xbar_0_synth_1/runme.log
synth_1: D:/verilog/qos2/qos.runs/synth_1/runme.log
[Thu Dec 17 17:05:20 2020] Launched impl_1...
Run output will be captured here: D:/verilog/qos2/qos.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.227 ; gain = 52.379
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 17:11:47 2020...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 17:11:50 2020...
