// Seed: 2308359376
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output id_10,
    output id_11
);
  logic id_12;
  logic id_13;
  type_0 id_14 (
      .id_0 (1 == id_1 > 1),
      .id_1 (id_3),
      .id_2 (id_11),
      .id_3 (id_1),
      .id_4 (),
      .id_5 (id_13 == 1),
      .id_6 (1'b0 == id_2),
      .id_7 (id_12),
      .id_8 (),
      .id_9 (1),
      .id_10(id_2),
      .id_11(id_0),
      .id_12(id_12),
      .id_13(1'b0),
      .id_14(1),
      .id_15(1),
      .id_16(1'b0),
      .id_17(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  type_37(
      id_0, {id_4, id_10}, 1
  );
  logic id_12;
  type_38(
      1, id_10
  );
  logic id_13;
  logic id_14;
  supply1 id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  logic id_23;
  logic id_24;
  type_44(
      1, 1, id_9
  );
  logic id_26;
  type_46 id_27 (
      .id_0(1),
      .id_1(1),
      .id_2(id_25#(.id_3(~id_8), .id_4(id_23 << "" - id_25)) - id_6),
      .id_5(id_5)
  );
  type_47(
      1 <= 1, 1, 1'b0
  );
  assign id_25 = 1;
  assign id_13 = 1'h0;
  assign id_15[1'd0] = 'h0;
  defparam id_28.id_29 = 1'b0; defparam id_30.id_31 = 1 + 1;
  logic id_32;
  logic id_33;
  logic id_34;
  logic id_35;
  logic id_36;
endmodule
