
test_kit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d03c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000847c  0800d1d0  0800d1d0  0001d1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801564c  0801564c  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801564c  0801564c  0002564c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015654  08015654  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015654  08015654  00025654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015658  08015658  00025658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0801565c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e0  2**0
                  CONTENTS
 10 .bss          0000044c  200001e0  200001e0  000301e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000062c  2000062c  000301e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025c50  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fba  00000000  00000000  00055e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001708  00000000  00000000  00059e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001598  00000000  00000000  0005b528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000267b0  00000000  00000000  0005cac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d00c  00000000  00000000  00083270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e109c  00000000  00000000  000a027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00181318  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007204  00000000  00000000  0018136c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d1b4 	.word	0x0800d1b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d1b4 	.word	0x0800d1b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <adc_init>:

uint32_t adcReceive[4];

uint8_t counter_test = 0;

void adc_init(){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	HAL_ADC_Init(&hadc1);
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <adc_init+0x10>)
 8000f46:	f002 fcfd 	bl	8003944 <HAL_ADC_Init>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200002e0 	.word	0x200002e0

08000f54 <adc_ReadSensor>:


void adc_ReadSensor(){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, adcReceive, 4);
 8000f58:	2204      	movs	r2, #4
 8000f5a:	4903      	ldr	r1, [pc, #12]	; (8000f68 <adc_ReadSensor+0x14>)
 8000f5c:	4803      	ldr	r0, [pc, #12]	; (8000f6c <adc_ReadSensor+0x18>)
 8000f5e:	f002 fd35 	bl	80039cc <HAL_ADC_Start_DMA>
//	HAL_ADC_Stop_DMA(&hadc1);
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000328 	.word	0x20000328
 8000f6c:	200002e0 	.word	0x200002e0

08000f70 <adc_GetLight>:

uint32_t adc_GetLight(){
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	return adcReceive[0];
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <adc_GetLight+0x14>)
 8000f76:	681b      	ldr	r3, [r3, #0]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000328 	.word	0x20000328

08000f88 <adc_GetVarResistor>:

uint32_t adc_GetVarResistor(){
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
	return adcReceive[1];
 8000f8c:	4b03      	ldr	r3, [pc, #12]	; (8000f9c <adc_GetVarResistor+0x14>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000328 	.word	0x20000328

08000fa0 <adc_GetVoltage>:

float adc_GetVoltage(){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	return ((float)adcReceive[2]*3.3*12)/(4095*1.565);
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <adc_GetVoltage+0x70>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	ee07 3a90 	vmov	s15, r3
 8000fac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fb0:	ee17 0a90 	vmov	r0, s15
 8000fb4:	f7ff fac8 	bl	8000548 <__aeabi_f2d>
 8000fb8:	a311      	add	r3, pc, #68	; (adr r3, 8001000 <adc_GetVoltage+0x60>)
 8000fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fbe:	f7ff fb1b 	bl	80005f8 <__aeabi_dmul>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <adc_GetVoltage+0x74>)
 8000fd0:	f7ff fb12 	bl	80005f8 <__aeabi_dmul>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4619      	mov	r1, r3
 8000fdc:	a30a      	add	r3, pc, #40	; (adr r3, 8001008 <adc_GetVoltage+0x68>)
 8000fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe2:	f7ff fc33 	bl	800084c <__aeabi_ddiv>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	f7ff fddb 	bl	8000ba8 <__aeabi_d2f>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	ee07 3a90 	vmov	s15, r3
}
 8000ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	66666666 	.word	0x66666666
 8001004:	400a6666 	.word	0x400a6666
 8001008:	cccccccd 	.word	0xcccccccd
 800100c:	40b908ac 	.word	0x40b908ac
 8001010:	20000328 	.word	0x20000328
 8001014:	40280000 	.word	0x40280000

08001018 <adc_GetCurrent>:

float adc_GetCurrent(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	return (((float)adcReceive[3]*3.3)/(4095*0.647)-2.5)*5/2.5;
 800101c:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <adc_GetCurrent+0x98>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001028:	ee17 0a90 	vmov	r0, s15
 800102c:	f7ff fa8c 	bl	8000548 <__aeabi_f2d>
 8001030:	a31b      	add	r3, pc, #108	; (adr r3, 80010a0 <adc_GetCurrent+0x88>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff fadf 	bl	80005f8 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4610      	mov	r0, r2
 8001040:	4619      	mov	r1, r3
 8001042:	a319      	add	r3, pc, #100	; (adr r3, 80010a8 <adc_GetCurrent+0x90>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fc00 	bl	800084c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <adc_GetCurrent+0x9c>)
 800105a:	f7ff f915 	bl	8000288 <__aeabi_dsub>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <adc_GetCurrent+0xa0>)
 800106c:	f7ff fac4 	bl	80005f8 <__aeabi_dmul>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4610      	mov	r0, r2
 8001076:	4619      	mov	r1, r3
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <adc_GetCurrent+0x9c>)
 800107e:	f7ff fbe5 	bl	800084c <__aeabi_ddiv>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	f7ff fd8d 	bl	8000ba8 <__aeabi_d2f>
 800108e:	4603      	mov	r3, r0
 8001090:	ee07 3a90 	vmov	s15, r3
}
 8001094:	eeb0 0a67 	vmov.f32	s0, s15
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	f3af 8000 	nop.w
 80010a0:	66666666 	.word	0x66666666
 80010a4:	400a6666 	.word	0x400a6666
 80010a8:	147ae148 	.word	0x147ae148
 80010ac:	40a4b2ee 	.word	0x40a4b2ee
 80010b0:	20000328 	.word	0x20000328
 80010b4:	40040000 	.word	0x40040000
 80010b8:	40140000 	.word	0x40140000

080010bc <adc_Test>:

void adc_Test(){
 80010bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010c0:	b09e      	sub	sp, #120	; 0x78
 80010c2:	af04      	add	r7, sp, #16
	counter_test = (counter_test + 1)%20;
 80010c4:	4b3c      	ldr	r3, [pc, #240]	; (80011b8 <adc_Test+0xfc>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	4b3c      	ldr	r3, [pc, #240]	; (80011bc <adc_Test+0x100>)
 80010cc:	fb83 1302 	smull	r1, r3, r3, r2
 80010d0:	10d9      	asrs	r1, r3, #3
 80010d2:	17d3      	asrs	r3, r2, #31
 80010d4:	1ac9      	subs	r1, r1, r3
 80010d6:	460b      	mov	r3, r1
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	440b      	add	r3, r1
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	1ad1      	subs	r1, r2, r3
 80010e0:	b2ca      	uxtb	r2, r1
 80010e2:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <adc_Test+0xfc>)
 80010e4:	701a      	strb	r2, [r3, #0]
	if(counter_test == 0){
 80010e6:	4b34      	ldr	r3, [pc, #208]	; (80011b8 <adc_Test+0xfc>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d15f      	bne.n	80011ae <adc_Test+0xf2>
		adc_ReadSensor();
 80010ee:	f7ff ff31 	bl	8000f54 <adc_ReadSensor>
		char msg[100];
		HAL_UART_Transmit(&huart1, (void*)msg, sprintf(msg, "Light: %ld, VarResistor: %ld, Voltage: %.2f, Current: %.4f\n", adc_GetLight(), adc_GetVarResistor(), adc_GetVoltage(), adc_GetCurrent()), 10);
 80010f2:	f7ff ff3d 	bl	8000f70 <adc_GetLight>
 80010f6:	4606      	mov	r6, r0
 80010f8:	f7ff ff46 	bl	8000f88 <adc_GetVarResistor>
 80010fc:	4680      	mov	r8, r0
 80010fe:	f7ff ff4f 	bl	8000fa0 <adc_GetVoltage>
 8001102:	ee10 3a10 	vmov	r3, s0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa1e 	bl	8000548 <__aeabi_f2d>
 800110c:	4604      	mov	r4, r0
 800110e:	460d      	mov	r5, r1
 8001110:	f7ff ff82 	bl	8001018 <adc_GetCurrent>
 8001114:	ee10 3a10 	vmov	r3, s0
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa15 	bl	8000548 <__aeabi_f2d>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	1d38      	adds	r0, r7, #4
 8001124:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001128:	e9cd 4500 	strd	r4, r5, [sp]
 800112c:	4643      	mov	r3, r8
 800112e:	4632      	mov	r2, r6
 8001130:	4923      	ldr	r1, [pc, #140]	; (80011c0 <adc_Test+0x104>)
 8001132:	f009 fe15 	bl	800ad60 <siprintf>
 8001136:	4603      	mov	r3, r0
 8001138:	b29a      	uxth	r2, r3
 800113a:	1d39      	adds	r1, r7, #4
 800113c:	230a      	movs	r3, #10
 800113e:	4821      	ldr	r0, [pc, #132]	; (80011c4 <adc_Test+0x108>)
 8001140:	f008 f927 	bl	8009392 <HAL_UART_Transmit>
		sprintf(msg, "Vol: %.2fV, Cur: %.2fmA", adc_GetVoltage(), adc_GetCurrent()*1000);
 8001144:	f7ff ff2c 	bl	8000fa0 <adc_GetVoltage>
 8001148:	ee10 3a10 	vmov	r3, s0
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f9fb 	bl	8000548 <__aeabi_f2d>
 8001152:	4604      	mov	r4, r0
 8001154:	460d      	mov	r5, r1
 8001156:	f7ff ff5f 	bl	8001018 <adc_GetCurrent>
 800115a:	eef0 7a40 	vmov.f32	s15, s0
 800115e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80011c8 <adc_Test+0x10c>
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	ee17 0a90 	vmov	r0, s15
 800116a:	f7ff f9ed 	bl	8000548 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	1d38      	adds	r0, r7, #4
 8001174:	e9cd 2300 	strd	r2, r3, [sp]
 8001178:	4622      	mov	r2, r4
 800117a:	462b      	mov	r3, r5
 800117c:	4913      	ldr	r1, [pc, #76]	; (80011cc <adc_Test+0x110>)
 800117e:	f009 fdef 	bl	800ad60 <siprintf>
		lcd_Fill(0, 100, lcddev.width, 120, BLACK);
 8001182:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <adc_Test+0x114>)
 8001184:	881a      	ldrh	r2, [r3, #0]
 8001186:	2300      	movs	r3, #0
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2378      	movs	r3, #120	; 0x78
 800118c:	2164      	movs	r1, #100	; 0x64
 800118e:	2000      	movs	r0, #0
 8001190:	f000 faf2 	bl	8001778 <lcd_Fill>
		lcd_StrCenter(0,100,msg,WHITE,BLUE,16,1);
 8001194:	1d3a      	adds	r2, r7, #4
 8001196:	2301      	movs	r3, #1
 8001198:	9302      	str	r3, [sp, #8]
 800119a:	2310      	movs	r3, #16
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	231f      	movs	r3, #31
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011a6:	2164      	movs	r1, #100	; 0x64
 80011a8:	2000      	movs	r0, #0
 80011aa:	f000 fe81 	bl	8001eb0 <lcd_StrCenter>
	}

}
 80011ae:	bf00      	nop
 80011b0:	3768      	adds	r7, #104	; 0x68
 80011b2:	46bd      	mov	sp, r7
 80011b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011b8:	200001fc 	.word	0x200001fc
 80011bc:	66666667 	.word	0x66666667
 80011c0:	0800d1d0 	.word	0x0800d1d0
 80011c4:	20000380 	.word	0x20000380
 80011c8:	447a0000 	.word	0x447a0000
 80011cc:	0800d20c 	.word	0x0800d20c
 80011d0:	2000058c 	.word	0x2000058c

080011d4 <button_init>:
#include <stdio.h>

unsigned char button_count[8] = {0, 0, 0, 0, 0, 0, 0, 0};
unsigned char spi_button = 0x00;

void button_init(){
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	HAL_SPI_Init(&hspi1);
 80011d8:	4804      	ldr	r0, [pc, #16]	; (80011ec <button_init+0x18>)
 80011da:	f006 f8df 	bl	800739c <HAL_SPI_Init>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80011de:	2201      	movs	r2, #1
 80011e0:	2108      	movs	r1, #8
 80011e2:	4803      	ldr	r0, [pc, #12]	; (80011f0 <button_init+0x1c>)
 80011e4:	f003 fe7e 	bl	8004ee4 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000424 	.word	0x20000424
 80011f0:	40020c00 	.word	0x40020c00

080011f4 <button_Scan>:

void button_Scan(){
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2108      	movs	r1, #8
 80011fe:	482a      	ldr	r0, [pc, #168]	; (80012a8 <button_Scan+0xb4>)
 8001200:	f003 fe70 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2108      	movs	r1, #8
 8001208:	4827      	ldr	r0, [pc, #156]	; (80012a8 <button_Scan+0xb4>)
 800120a:	f003 fe6b 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &spi_button, 1, 1);
 800120e:	2301      	movs	r3, #1
 8001210:	2201      	movs	r2, #1
 8001212:	4926      	ldr	r1, [pc, #152]	; (80012ac <button_Scan+0xb8>)
 8001214:	4826      	ldr	r0, [pc, #152]	; (80012b0 <button_Scan+0xbc>)
 8001216:	f006 fa86 	bl	8007726 <HAL_SPI_Receive>
	  unsigned char mask = 0x80;
 800121a:	2380      	movs	r3, #128	; 0x80
 800121c:	71fb      	strb	r3, [r7, #7]
	  for(int i = 0; i < 8; i++){
 800121e:	2300      	movs	r3, #0
 8001220:	603b      	str	r3, [r7, #0]
 8001222:	e038      	b.n	8001296 <button_Scan+0xa2>
		  if(mask > 0x0f){
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	2b0f      	cmp	r3, #15
 8001228:	d917      	bls.n	800125a <button_Scan+0x66>
			  if(spi_button & mask) button_count[3-i] = 0;
 800122a:	4b20      	ldr	r3, [pc, #128]	; (80012ac <button_Scan+0xb8>)
 800122c:	781a      	ldrb	r2, [r3, #0]
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	4013      	ands	r3, r2
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b00      	cmp	r3, #0
 8001236:	d006      	beq.n	8001246 <button_Scan+0x52>
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	f1c3 0303 	rsb	r3, r3, #3
 800123e:	4a1d      	ldr	r2, [pc, #116]	; (80012b4 <button_Scan+0xc0>)
 8001240:	2100      	movs	r1, #0
 8001242:	54d1      	strb	r1, [r2, r3]
 8001244:	e021      	b.n	800128a <button_Scan+0x96>
			  else button_count[3-i]++;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	f1c3 0303 	rsb	r3, r3, #3
 800124c:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <button_Scan+0xc0>)
 800124e:	5cd2      	ldrb	r2, [r2, r3]
 8001250:	3201      	adds	r2, #1
 8001252:	b2d1      	uxtb	r1, r2
 8001254:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <button_Scan+0xc0>)
 8001256:	54d1      	strb	r1, [r2, r3]
 8001258:	e017      	b.n	800128a <button_Scan+0x96>
		  } else {
			  if(spi_button & mask) button_count[i] = 0;
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <button_Scan+0xb8>)
 800125c:	781a      	ldrb	r2, [r3, #0]
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4013      	ands	r3, r2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <button_Scan+0x80>
 8001268:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <button_Scan+0xc0>)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	4413      	add	r3, r2
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e00a      	b.n	800128a <button_Scan+0x96>
			  else button_count[i]++;
 8001274:	4a0f      	ldr	r2, [pc, #60]	; (80012b4 <button_Scan+0xc0>)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	4413      	add	r3, r2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	3301      	adds	r3, #1
 800127e:	b2d9      	uxtb	r1, r3
 8001280:	4a0c      	ldr	r2, [pc, #48]	; (80012b4 <button_Scan+0xc0>)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	4413      	add	r3, r2
 8001286:	460a      	mov	r2, r1
 8001288:	701a      	strb	r2, [r3, #0]
		  }
		  mask = mask >> 1;
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	085b      	lsrs	r3, r3, #1
 800128e:	71fb      	strb	r3, [r7, #7]
	  for(int i = 0; i < 8; i++){
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	3301      	adds	r3, #1
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	2b07      	cmp	r3, #7
 800129a:	ddc3      	ble.n	8001224 <button_Scan+0x30>
	  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40020c00 	.word	0x40020c00
 80012ac:	20000208 	.word	0x20000208
 80012b0:	20000424 	.word	0x20000424
 80012b4:	20000200 	.word	0x20000200

080012b8 <button_Test>:

void button_Test(){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 8; i++){
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	e016      	b.n	80012f2 <button_Test+0x3a>
		if(button_count[i] > 0){
 80012c4:	4a0f      	ldr	r2, [pc, #60]	; (8001304 <button_Test+0x4c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d00d      	beq.n	80012ec <button_Test+0x34>
			HAL_UART_Transmit(&huart1, (void*)str, sprintf(str, "Button %d pressed.\n", i+1), 100);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	461a      	mov	r2, r3
 80012d6:	490c      	ldr	r1, [pc, #48]	; (8001308 <button_Test+0x50>)
 80012d8:	480c      	ldr	r0, [pc, #48]	; (800130c <button_Test+0x54>)
 80012da:	f009 fd41 	bl	800ad60 <siprintf>
 80012de:	4603      	mov	r3, r0
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	2364      	movs	r3, #100	; 0x64
 80012e4:	4909      	ldr	r1, [pc, #36]	; (800130c <button_Test+0x54>)
 80012e6:	480a      	ldr	r0, [pc, #40]	; (8001310 <button_Test+0x58>)
 80012e8:	f008 f853 	bl	8009392 <HAL_UART_Transmit>
	for(int i = 0; i < 8; i++){
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3301      	adds	r3, #1
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b07      	cmp	r3, #7
 80012f6:	dde5      	ble.n	80012c4 <button_Test+0xc>
		}
	}
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000200 	.word	0x20000200
 8001308:	0800d224 	.word	0x0800d224
 800130c:	20000508 	.word	0x20000508
 8001310:	20000380 	.word	0x20000380

08001314 <rtc_fsm_get_time>:
	HAL_UART_Transmit(&huart2, &start, 1, 10);
	while(!flag_finish);
	flag_finish = 0;
}

void rtc_fsm_get_time(){
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	switch (status) {
 8001318:	4b45      	ldr	r3, [pc, #276]	; (8001430 <rtc_fsm_get_time+0x11c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b03      	cmp	r3, #3
 800131e:	f200 8082 	bhi.w	8001426 <rtc_fsm_get_time+0x112>
 8001322:	a201      	add	r2, pc, #4	; (adr r2, 8001328 <rtc_fsm_get_time+0x14>)
 8001324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001328:	08001339 	.word	0x08001339
 800132c:	08001349 	.word	0x08001349
 8001330:	08001391 	.word	0x08001391
 8001334:	080013d9 	.word	0x080013d9
		case WAIT_START:
			if(receive_buffer2 == '!') status = GET_HOUR;
 8001338:	4b3e      	ldr	r3, [pc, #248]	; (8001434 <rtc_fsm_get_time+0x120>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b21      	cmp	r3, #33	; 0x21
 800133e:	d174      	bne.n	800142a <rtc_fsm_get_time+0x116>
 8001340:	4b3b      	ldr	r3, [pc, #236]	; (8001430 <rtc_fsm_get_time+0x11c>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
			break;
 8001346:	e070      	b.n	800142a <rtc_fsm_get_time+0x116>
		case GET_HOUR:
			if(receive_buffer2 == ':'){
 8001348:	4b3a      	ldr	r3, [pc, #232]	; (8001434 <rtc_fsm_get_time+0x120>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b3a      	cmp	r3, #58	; 0x3a
 800134e:	d10f      	bne.n	8001370 <rtc_fsm_get_time+0x5c>
				tranBuffer[2] = DEC2BCD(value);
 8001350:	4b39      	ldr	r3, [pc, #228]	; (8001438 <rtc_fsm_get_time+0x124>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f002 fa11 	bl	800377c <DEC2BCD>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	4b37      	ldr	r3, [pc, #220]	; (800143c <rtc_fsm_get_time+0x128>)
 8001360:	709a      	strb	r2, [r3, #2]
				value = 0;
 8001362:	4b35      	ldr	r3, [pc, #212]	; (8001438 <rtc_fsm_get_time+0x124>)
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
				status = GET_MINUTE;
 8001368:	4b31      	ldr	r3, [pc, #196]	; (8001430 <rtc_fsm_get_time+0x11c>)
 800136a:	2202      	movs	r2, #2
 800136c:	701a      	strb	r2, [r3, #0]
			} else {
				value = value*10 + receive_buffer2 - '0';
			}
			break;
 800136e:	e05d      	b.n	800142c <rtc_fsm_get_time+0x118>
				value = value*10 + receive_buffer2 - '0';
 8001370:	4b31      	ldr	r3, [pc, #196]	; (8001438 <rtc_fsm_get_time+0x124>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	0092      	lsls	r2, r2, #2
 8001378:	4413      	add	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b2d      	ldr	r3, [pc, #180]	; (8001434 <rtc_fsm_get_time+0x120>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	b2db      	uxtb	r3, r3
 8001386:	3b30      	subs	r3, #48	; 0x30
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b2b      	ldr	r3, [pc, #172]	; (8001438 <rtc_fsm_get_time+0x124>)
 800138c:	701a      	strb	r2, [r3, #0]
			break;
 800138e:	e04d      	b.n	800142c <rtc_fsm_get_time+0x118>
		case GET_MINUTE:
			if(receive_buffer2 == ':'){
 8001390:	4b28      	ldr	r3, [pc, #160]	; (8001434 <rtc_fsm_get_time+0x120>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b3a      	cmp	r3, #58	; 0x3a
 8001396:	d10f      	bne.n	80013b8 <rtc_fsm_get_time+0xa4>
				tranBuffer[1] = DEC2BCD(value);
 8001398:	4b27      	ldr	r3, [pc, #156]	; (8001438 <rtc_fsm_get_time+0x124>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f002 f9ed 	bl	800377c <DEC2BCD>
 80013a2:	4603      	mov	r3, r0
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b25      	ldr	r3, [pc, #148]	; (800143c <rtc_fsm_get_time+0x128>)
 80013a8:	705a      	strb	r2, [r3, #1]
				value = 0;
 80013aa:	4b23      	ldr	r3, [pc, #140]	; (8001438 <rtc_fsm_get_time+0x124>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
				status = GET_SECOND;
 80013b0:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <rtc_fsm_get_time+0x11c>)
 80013b2:	2203      	movs	r2, #3
 80013b4:	701a      	strb	r2, [r3, #0]
			} else {
				value = value*10 + receive_buffer2 - '0';
			}
			break;
 80013b6:	e039      	b.n	800142c <rtc_fsm_get_time+0x118>
				value = value*10 + receive_buffer2 - '0';
 80013b8:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <rtc_fsm_get_time+0x124>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	461a      	mov	r2, r3
 80013be:	0092      	lsls	r2, r2, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <rtc_fsm_get_time+0x120>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	3b30      	subs	r3, #48	; 0x30
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b19      	ldr	r3, [pc, #100]	; (8001438 <rtc_fsm_get_time+0x124>)
 80013d4:	701a      	strb	r2, [r3, #0]
			break;
 80013d6:	e029      	b.n	800142c <rtc_fsm_get_time+0x118>
		case GET_SECOND:
			if(receive_buffer2 == '#'){
 80013d8:	4b16      	ldr	r3, [pc, #88]	; (8001434 <rtc_fsm_get_time+0x120>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b23      	cmp	r3, #35	; 0x23
 80013de:	d112      	bne.n	8001406 <rtc_fsm_get_time+0xf2>
				tranBuffer[0] = DEC2BCD(value);
 80013e0:	4b15      	ldr	r3, [pc, #84]	; (8001438 <rtc_fsm_get_time+0x124>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 f9c9 	bl	800377c <DEC2BCD>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b13      	ldr	r3, [pc, #76]	; (800143c <rtc_fsm_get_time+0x128>)
 80013f0:	701a      	strb	r2, [r3, #0]
				value = 0;
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <rtc_fsm_get_time+0x124>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
				flag_finish = 1;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <rtc_fsm_get_time+0x12c>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
				status = WAIT_START;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <rtc_fsm_get_time+0x11c>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
			} else {
				value = value*10 + receive_buffer2 - '0';
			}
			break;
 8001404:	e012      	b.n	800142c <rtc_fsm_get_time+0x118>
				value = value*10 + receive_buffer2 - '0';
 8001406:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <rtc_fsm_get_time+0x124>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	0092      	lsls	r2, r2, #2
 800140e:	4413      	add	r3, r2
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	b2da      	uxtb	r2, r3
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <rtc_fsm_get_time+0x120>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4413      	add	r3, r2
 800141a:	b2db      	uxtb	r3, r3
 800141c:	3b30      	subs	r3, #48	; 0x30
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <rtc_fsm_get_time+0x124>)
 8001422:	701a      	strb	r2, [r3, #0]
			break;
 8001424:	e002      	b.n	800142c <rtc_fsm_get_time+0x118>
		default:
			break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <rtc_fsm_get_time+0x118>
			break;
 800142a:	bf00      	nop
	}
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000209 	.word	0x20000209
 8001434:	20000239 	.word	0x20000239
 8001438:	2000020b 	.word	0x2000020b
 800143c:	2000056c 	.word	0x2000056c
 8001440:	2000020a 	.word	0x2000020a

08001444 <rtc_init>:



void rtc_init(){
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
//	tranBuffer[3] = DEC2BCD(5);
//	tranBuffer[4] = DEC2BCD(3);
//	tranBuffer[5] = DEC2BCD(8);
//	tranBuffer[6] = DEC2BCD(23);
//	HAL_I2C_Mem_Write_IT(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, tranBuffer, 7);
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <rtc_Display7Seg>:

void rtc_Display7Seg(){
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	  led7_SetDigit(DS3231_TimeNow.hours/10, 1);
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <rtc_Display7Seg+0x74>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	4a1b      	ldr	r2, [pc, #108]	; (80014cc <rtc_Display7Seg+0x78>)
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	08db      	lsrs	r3, r3, #3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2101      	movs	r1, #1
 8001468:	4618      	mov	r0, r3
 800146a:	f000 fed9 	bl	8002220 <led7_SetDigit>
	  led7_SetDigit(DS3231_TimeNow.hours%10, 2);
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <rtc_Display7Seg+0x74>)
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	4b16      	ldr	r3, [pc, #88]	; (80014cc <rtc_Display7Seg+0x78>)
 8001474:	fba3 1302 	umull	r1, r3, r3, r2
 8001478:	08d9      	lsrs	r1, r3, #3
 800147a:	460b      	mov	r3, r1
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2102      	movs	r1, #2
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fec9 	bl	8002220 <led7_SetDigit>
	  led7_SetDigit(DS3231_TimeNow.min/10, 3);
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <rtc_Display7Seg+0x74>)
 8001490:	785b      	ldrb	r3, [r3, #1]
 8001492:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <rtc_Display7Seg+0x78>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	08db      	lsrs	r3, r3, #3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2103      	movs	r1, #3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 febe 	bl	8002220 <led7_SetDigit>
	  led7_SetDigit(DS3231_TimeNow.min%10, 4);
 80014a4:	4b08      	ldr	r3, [pc, #32]	; (80014c8 <rtc_Display7Seg+0x74>)
 80014a6:	785a      	ldrb	r2, [r3, #1]
 80014a8:	4b08      	ldr	r3, [pc, #32]	; (80014cc <rtc_Display7Seg+0x78>)
 80014aa:	fba3 1302 	umull	r1, r3, r3, r2
 80014ae:	08d9      	lsrs	r1, r3, #3
 80014b0:	460b      	mov	r3, r1
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	440b      	add	r3, r1
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2104      	movs	r1, #4
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 feae 	bl	8002220 <led7_SetDigit>
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000584 	.word	0x20000584
 80014cc:	cccccccd 	.word	0xcccccccd

080014d0 <rtc_Read>:

void rtc_Read(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af02      	add	r7, sp, #8
	read_count = (read_count + 1)%20;
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <rtc_Read+0x4c>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	1c5a      	adds	r2, r3, #1
 80014dc:	4b10      	ldr	r3, [pc, #64]	; (8001520 <rtc_Read+0x50>)
 80014de:	fb83 1302 	smull	r1, r3, r3, r2
 80014e2:	10d9      	asrs	r1, r3, #3
 80014e4:	17d3      	asrs	r3, r2, #31
 80014e6:	1ac9      	subs	r1, r1, r3
 80014e8:	460b      	mov	r3, r1
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	1ad1      	subs	r1, r2, r3
 80014f2:	b2ca      	uxtb	r2, r1
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <rtc_Read+0x4c>)
 80014f6:	701a      	strb	r2, [r3, #0]
	if(read_count == 0){
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <rtc_Read+0x4c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d109      	bne.n	8001514 <rtc_Read+0x44>
		HAL_I2C_Mem_Read_IT(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, revBuffer, 7);
 8001500:	2307      	movs	r3, #7
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	4b07      	ldr	r3, [pc, #28]	; (8001524 <rtc_Read+0x54>)
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	2301      	movs	r3, #1
 800150a:	2200      	movs	r2, #0
 800150c:	21d0      	movs	r1, #208	; 0xd0
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <rtc_Read+0x58>)
 8001510:	f003 fe60 	bl	80051d4 <HAL_I2C_Mem_Read_IT>
	}
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	2000020c 	.word	0x2000020c
 8001520:	66666667 	.word	0x66666667
 8001524:	2000057c 	.word	0x2000057c
 8001528:	20000244 	.word	0x20000244

0800152c <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	UNUSED(hi2c);
	if (hi2c->Instance == I2C1) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	; (80015c4 <HAL_I2C_MemRxCpltCallback+0x98>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d13e      	bne.n	80015bc <HAL_I2C_MemRxCpltCallback+0x90>
		DS3231_TimeNow.sec = BCD2DEC(revBuffer[0]);
 800153e:	4b22      	ldr	r3, [pc, #136]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f002 f900 	bl	8003748 <BCD2DEC>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	4b1f      	ldr	r3, [pc, #124]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 800154e:	709a      	strb	r2, [r3, #2]
		DS3231_TimeNow.min = BCD2DEC(revBuffer[1]);
 8001550:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 8001552:	785b      	ldrb	r3, [r3, #1]
 8001554:	4618      	mov	r0, r3
 8001556:	f002 f8f7 	bl	8003748 <BCD2DEC>
 800155a:	4603      	mov	r3, r0
 800155c:	461a      	mov	r2, r3
 800155e:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 8001560:	705a      	strb	r2, [r3, #1]
		DS3231_TimeNow.hours = BCD2DEC(revBuffer[2]);
 8001562:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 8001564:	789b      	ldrb	r3, [r3, #2]
 8001566:	4618      	mov	r0, r3
 8001568:	f002 f8ee 	bl	8003748 <BCD2DEC>
 800156c:	4603      	mov	r3, r0
 800156e:	461a      	mov	r2, r3
 8001570:	4b16      	ldr	r3, [pc, #88]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 8001572:	701a      	strb	r2, [r3, #0]
		DS3231_TimeNow.day = BCD2DEC(revBuffer[3]);
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 8001576:	78db      	ldrb	r3, [r3, #3]
 8001578:	4618      	mov	r0, r3
 800157a:	f002 f8e5 	bl	8003748 <BCD2DEC>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	4b12      	ldr	r3, [pc, #72]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 8001584:	711a      	strb	r2, [r3, #4]
		DS3231_TimeNow.date = BCD2DEC(revBuffer[4]);
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 8001588:	791b      	ldrb	r3, [r3, #4]
 800158a:	4618      	mov	r0, r3
 800158c:	f002 f8dc 	bl	8003748 <BCD2DEC>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 8001596:	70da      	strb	r2, [r3, #3]
		DS3231_TimeNow.month = BCD2DEC(revBuffer[5]);
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 800159a:	795b      	ldrb	r3, [r3, #5]
 800159c:	4618      	mov	r0, r3
 800159e:	f002 f8d3 	bl	8003748 <BCD2DEC>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 80015a8:	715a      	strb	r2, [r3, #5]
		DS3231_TimeNow.year = BCD2DEC(revBuffer[6]);
 80015aa:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <HAL_I2C_MemRxCpltCallback+0x9c>)
 80015ac:	799b      	ldrb	r3, [r3, #6]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f002 f8ca 	bl	8003748 <BCD2DEC>
 80015b4:	4603      	mov	r3, r0
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <HAL_I2C_MemRxCpltCallback+0xa0>)
 80015ba:	719a      	strb	r2, [r3, #6]
	}
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40005400 	.word	0x40005400
 80015c8:	2000057c 	.word	0x2000057c
 80015cc:	20000584 	.word	0x20000584

080015d0 <rtc_GetHour>:

uint8_t rtc_GetHour(){
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
	return DS3231_TimeNow.hours;
 80015d4:	4b03      	ldr	r3, [pc, #12]	; (80015e4 <rtc_GetHour+0x14>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	20000584 	.word	0x20000584

080015e8 <rtc_GetMin>:

uint8_t rtc_GetMin(){
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
	return DS3231_TimeNow.min;
 80015ec:	4b03      	ldr	r3, [pc, #12]	; (80015fc <rtc_GetMin+0x14>)
 80015ee:	785b      	ldrb	r3, [r3, #1]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20000584 	.word	0x20000584

08001600 <rtc_GetSec>:

uint8_t rtc_GetSec(){
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
	return DS3231_TimeNow.sec;
 8001604:	4b03      	ldr	r3, [pc, #12]	; (8001614 <rtc_GetSec+0x14>)
 8001606:	789b      	ldrb	r3, [r3, #2]
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000584 	.word	0x20000584

08001618 <LCD_WR_REG>:
_lcd_dev lcddev;

//
//regval:
void LCD_WR_REG(uint16_t reg)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;//
 8001622:	4a04      	ldr	r2, [pc, #16]	; (8001634 <LCD_WR_REG+0x1c>)
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	8013      	strh	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	600ffffe 	.word	0x600ffffe

08001638 <LCD_WR_DATA>:
//LCD
//data:
void LCD_WR_DATA(uint16_t data)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001642:	4a04      	ldr	r2, [pc, #16]	; (8001654 <LCD_WR_DATA+0x1c>)
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	8053      	strh	r3, [r2, #2]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	600ffffe 	.word	0x600ffffe

08001658 <LCD_RD_DATA>:
//LCD
//:
uint16_t LCD_RD_DATA(void)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;			//
	ram=LCD->LCD_RAM;
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <LCD_RD_DATA+0x20>)
 8001660:	885b      	ldrh	r3, [r3, #2]
 8001662:	b29b      	uxth	r3, r3
 8001664:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001666:	88fb      	ldrh	r3, [r7, #6]
 8001668:	b29b      	uxth	r3, r3
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	600ffffe 	.word	0x600ffffe

0800167c <lcd_AddressSet>:
      x1,x2 
                y1,y2 
        
******************************************************************************/
void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800167c:	b590      	push	{r4, r7, lr}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4604      	mov	r4, r0
 8001684:	4608      	mov	r0, r1
 8001686:	4611      	mov	r1, r2
 8001688:	461a      	mov	r2, r3
 800168a:	4623      	mov	r3, r4
 800168c:	80fb      	strh	r3, [r7, #6]
 800168e:	4603      	mov	r3, r0
 8001690:	80bb      	strh	r3, [r7, #4]
 8001692:	460b      	mov	r3, r1
 8001694:	807b      	strh	r3, [r7, #2]
 8001696:	4613      	mov	r3, r2
 8001698:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);//
 800169a:	202a      	movs	r0, #42	; 0x2a
 800169c:	f7ff ffbc 	bl	8001618 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ffc6 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ffc0 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80016b8:	887b      	ldrh	r3, [r7, #2]
 80016ba:	0a1b      	lsrs	r3, r3, #8
 80016bc:	b29b      	uxth	r3, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff ffba 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ffb4 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//
 80016d0:	202b      	movs	r0, #43	; 0x2b
 80016d2:	f7ff ffa1 	bl	8001618 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80016d6:	88bb      	ldrh	r3, [r7, #4]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ffab 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80016e2:	88bb      	ldrh	r3, [r7, #4]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff ffa5 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80016ee:	883b      	ldrh	r3, [r7, #0]
 80016f0:	0a1b      	lsrs	r3, r3, #8
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff9f 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 80016fa:	883b      	ldrh	r3, [r7, #0]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ff99 	bl	8001638 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//
 8001706:	202c      	movs	r0, #44	; 0x2c
 8001708:	f7ff ff86 	bl	8001618 <LCD_WR_REG>
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bd90      	pop	{r4, r7, pc}

08001714 <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);//
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <lcd_Clear+0x60>)
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	3b01      	subs	r3, #1
 8001724:	b29a      	uxth	r2, r3
 8001726:	4b13      	ldr	r3, [pc, #76]	; (8001774 <lcd_Clear+0x60>)
 8001728:	885b      	ldrh	r3, [r3, #2]
 800172a:	3b01      	subs	r3, #1
 800172c:	b29b      	uxth	r3, r3
 800172e:	2100      	movs	r1, #0
 8001730:	2000      	movs	r0, #0
 8001732:	f7ff ffa3 	bl	800167c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001736:	2300      	movs	r3, #0
 8001738:	81fb      	strh	r3, [r7, #14]
 800173a:	e011      	b.n	8001760 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 800173c:	2300      	movs	r3, #0
 800173e:	81bb      	strh	r3, [r7, #12]
 8001740:	e006      	b.n	8001750 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff77 	bl	8001638 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 800174a:	89bb      	ldrh	r3, [r7, #12]
 800174c:	3301      	adds	r3, #1
 800174e:	81bb      	strh	r3, [r7, #12]
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <lcd_Clear+0x60>)
 8001752:	885b      	ldrh	r3, [r3, #2]
 8001754:	89ba      	ldrh	r2, [r7, #12]
 8001756:	429a      	cmp	r2, r3
 8001758:	d3f3      	bcc.n	8001742 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 800175a:	89fb      	ldrh	r3, [r7, #14]
 800175c:	3301      	adds	r3, #1
 800175e:	81fb      	strh	r3, [r7, #14]
 8001760:	4b04      	ldr	r3, [pc, #16]	; (8001774 <lcd_Clear+0x60>)
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	89fa      	ldrh	r2, [r7, #14]
 8001766:	429a      	cmp	r2, r3
 8001768:	d3e8      	bcc.n	800173c <lcd_Clear+0x28>
		}
	}
}
 800176a:	bf00      	nop
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000058c 	.word	0x2000058c

08001778 <lcd_Fill>:
                xend,yend   
								color       
        
******************************************************************************/
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color)
{
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	4604      	mov	r4, r0
 8001780:	4608      	mov	r0, r1
 8001782:	4611      	mov	r1, r2
 8001784:	461a      	mov	r2, r3
 8001786:	4623      	mov	r3, r4
 8001788:	80fb      	strh	r3, [r7, #6]
 800178a:	4603      	mov	r3, r0
 800178c:	80bb      	strh	r3, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	807b      	strh	r3, [r7, #2]
 8001792:	4613      	mov	r3, r2
 8001794:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);//
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	3b01      	subs	r3, #1
 800179a:	b29a      	uxth	r2, r3
 800179c:	883b      	ldrh	r3, [r7, #0]
 800179e:	3b01      	subs	r3, #1
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	88b9      	ldrh	r1, [r7, #4]
 80017a4:	88f8      	ldrh	r0, [r7, #6]
 80017a6:	f7ff ff69 	bl	800167c <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80017aa:	88bb      	ldrh	r3, [r7, #4]
 80017ac:	81fb      	strh	r3, [r7, #14]
 80017ae:	e010      	b.n	80017d2 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	81bb      	strh	r3, [r7, #12]
 80017b4:	e006      	b.n	80017c4 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80017b6:	8c3b      	ldrh	r3, [r7, #32]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff3d 	bl	8001638 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80017be:	89bb      	ldrh	r3, [r7, #12]
 80017c0:	3301      	adds	r3, #1
 80017c2:	81bb      	strh	r3, [r7, #12]
 80017c4:	89ba      	ldrh	r2, [r7, #12]
 80017c6:	887b      	ldrh	r3, [r7, #2]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d3f4      	bcc.n	80017b6 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80017cc:	89fb      	ldrh	r3, [r7, #14]
 80017ce:	3301      	adds	r3, #1
 80017d0:	81fb      	strh	r3, [r7, #14]
 80017d2:	89fa      	ldrh	r2, [r7, #14]
 80017d4:	883b      	ldrh	r3, [r7, #0]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d3ea      	bcc.n	80017b0 <lcd_Fill+0x38>
		}
	}
}
 80017da:	bf00      	nop
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd90      	pop	{r4, r7, pc}

080017e4 <lcd_DrawPoint>:
      x,y 
                color 
        
******************************************************************************/
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
 80017ee:	460b      	mov	r3, r1
 80017f0:	80bb      	strh	r3, [r7, #4]
 80017f2:	4613      	mov	r3, r2
 80017f4:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 80017f6:	88bb      	ldrh	r3, [r7, #4]
 80017f8:	88fa      	ldrh	r2, [r7, #6]
 80017fa:	88b9      	ldrh	r1, [r7, #4]
 80017fc:	88f8      	ldrh	r0, [r7, #6]
 80017fe:	f7ff ff3d 	bl	800167c <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff17 	bl	8001638 <LCD_WR_DATA>
}
 800180a:	bf00      	nop
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <lcd_ShowChar>:
                sizey 
                mode:  0  1
        
******************************************************************************/
void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	4604      	mov	r4, r0
 800181c:	4608      	mov	r0, r1
 800181e:	4611      	mov	r1, r2
 8001820:	461a      	mov	r2, r3
 8001822:	4623      	mov	r3, r4
 8001824:	80fb      	strh	r3, [r7, #6]
 8001826:	4603      	mov	r3, r0
 8001828:	80bb      	strh	r3, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	70fb      	strb	r3, [r7, #3]
 800182e:	4613      	mov	r3, r2
 8001830:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001832:	2300      	movs	r3, #0
 8001834:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;//
	uint16_t x0=x;
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800183a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800183e:	085b      	lsrs	r3, r3, #1
 8001840:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	08db      	lsrs	r3, r3, #3
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	f003 0307 	and.w	r3, r3, #7
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	bf14      	ite	ne
 8001856:	2301      	movne	r3, #1
 8001858:	2300      	moveq	r3, #0
 800185a:	b2db      	uxtb	r3, r3
 800185c:	4413      	add	r3, r2
 800185e:	b29a      	uxth	r2, r3
 8001860:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001864:	b29b      	uxth	r3, r3
 8001866:	fb12 f303 	smulbb	r3, r2, r3
 800186a:	81bb      	strh	r3, [r7, #12]
	num=num-' ';    //
 800186c:	78fb      	ldrb	r3, [r7, #3]
 800186e:	3b20      	subs	r3, #32
 8001870:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);  //
 8001872:	7bfb      	ldrb	r3, [r7, #15]
 8001874:	b29a      	uxth	r2, r3
 8001876:	88fb      	ldrh	r3, [r7, #6]
 8001878:	4413      	add	r3, r2
 800187a:	b29b      	uxth	r3, r3
 800187c:	3b01      	subs	r3, #1
 800187e:	b29c      	uxth	r4, r3
 8001880:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001884:	b29a      	uxth	r2, r3
 8001886:	88bb      	ldrh	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	b29b      	uxth	r3, r3
 800188c:	3b01      	subs	r3, #1
 800188e:	b29b      	uxth	r3, r3
 8001890:	88b9      	ldrh	r1, [r7, #4]
 8001892:	88f8      	ldrh	r0, [r7, #6]
 8001894:	4622      	mov	r2, r4
 8001896:	f7ff fef1 	bl	800167c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 800189a:	2300      	movs	r3, #0
 800189c:	827b      	strh	r3, [r7, #18]
 800189e:	e086      	b.n	80019ae <lcd_ShowChar+0x19a>
	{
		if(sizey==12)temp=ascii_1206[num][i];		       //6x12
 80018a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018a4:	2b0c      	cmp	r3, #12
 80018a6:	d10b      	bne.n	80018c0 <lcd_ShowChar+0xac>
 80018a8:	78fa      	ldrb	r2, [r7, #3]
 80018aa:	8a79      	ldrh	r1, [r7, #18]
 80018ac:	4845      	ldr	r0, [pc, #276]	; (80019c4 <lcd_ShowChar+0x1b0>)
 80018ae:	4613      	mov	r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4403      	add	r3, r0
 80018b8:	440b      	add	r3, r1
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	75fb      	strb	r3, [r7, #23]
 80018be:	e028      	b.n	8001912 <lcd_ShowChar+0xfe>
		else if(sizey==16)temp=ascii_1608[num][i];		 //8x16
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018c4:	2b10      	cmp	r3, #16
 80018c6:	d108      	bne.n	80018da <lcd_ShowChar+0xc6>
 80018c8:	78fa      	ldrb	r2, [r7, #3]
 80018ca:	8a7b      	ldrh	r3, [r7, #18]
 80018cc:	493e      	ldr	r1, [pc, #248]	; (80019c8 <lcd_ShowChar+0x1b4>)
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	440a      	add	r2, r1
 80018d2:	4413      	add	r3, r2
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	75fb      	strb	r3, [r7, #23]
 80018d8:	e01b      	b.n	8001912 <lcd_ShowChar+0xfe>
		else if(sizey==24)temp=ascii_2412[num][i];		 //12x24
 80018da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018de:	2b18      	cmp	r3, #24
 80018e0:	d10b      	bne.n	80018fa <lcd_ShowChar+0xe6>
 80018e2:	78fa      	ldrb	r2, [r7, #3]
 80018e4:	8a79      	ldrh	r1, [r7, #18]
 80018e6:	4839      	ldr	r0, [pc, #228]	; (80019cc <lcd_ShowChar+0x1b8>)
 80018e8:	4613      	mov	r3, r2
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	4413      	add	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	4403      	add	r3, r0
 80018f2:	440b      	add	r3, r1
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	75fb      	strb	r3, [r7, #23]
 80018f8:	e00b      	b.n	8001912 <lcd_ShowChar+0xfe>
		else if(sizey==32)temp=ascii_3216[num][i];		 //16x32
 80018fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018fe:	2b20      	cmp	r3, #32
 8001900:	d15b      	bne.n	80019ba <lcd_ShowChar+0x1a6>
 8001902:	78fa      	ldrb	r2, [r7, #3]
 8001904:	8a7b      	ldrh	r3, [r7, #18]
 8001906:	4932      	ldr	r1, [pc, #200]	; (80019d0 <lcd_ShowChar+0x1bc>)
 8001908:	0192      	lsls	r2, r2, #6
 800190a:	440a      	add	r2, r1
 800190c:	4413      	add	r3, r2
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001912:	2300      	movs	r3, #0
 8001914:	75bb      	strb	r3, [r7, #22]
 8001916:	e044      	b.n	80019a2 <lcd_ShowChar+0x18e>
		{
			if(!mode)//
 8001918:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800191c:	2b00      	cmp	r3, #0
 800191e:	d120      	bne.n	8001962 <lcd_ShowChar+0x14e>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001920:	7dfa      	ldrb	r2, [r7, #23]
 8001922:	7dbb      	ldrb	r3, [r7, #22]
 8001924:	fa42 f303 	asr.w	r3, r2, r3
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	2b00      	cmp	r3, #0
 800192e:	d004      	beq.n	800193a <lcd_ShowChar+0x126>
 8001930:	883b      	ldrh	r3, [r7, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fe80 	bl	8001638 <LCD_WR_DATA>
 8001938:	e003      	b.n	8001942 <lcd_ShowChar+0x12e>
				else LCD_WR_DATA(bc);
 800193a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fe7b 	bl	8001638 <LCD_WR_DATA>
				m++;
 8001942:	7d7b      	ldrb	r3, [r7, #21]
 8001944:	3301      	adds	r3, #1
 8001946:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001948:	7d7b      	ldrb	r3, [r7, #21]
 800194a:	7bfa      	ldrb	r2, [r7, #15]
 800194c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001950:	fb02 f201 	mul.w	r2, r2, r1
 8001954:	1a9b      	subs	r3, r3, r2
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d11f      	bne.n	800199c <lcd_ShowChar+0x188>
				{
					m=0;
 800195c:	2300      	movs	r3, #0
 800195e:	757b      	strb	r3, [r7, #21]
					break;
 8001960:	e022      	b.n	80019a8 <lcd_ShowChar+0x194>
				}
			}
			else//
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);//
 8001962:	7dfa      	ldrb	r2, [r7, #23]
 8001964:	7dbb      	ldrb	r3, [r7, #22]
 8001966:	fa42 f303 	asr.w	r3, r2, r3
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	d005      	beq.n	800197e <lcd_ShowChar+0x16a>
 8001972:	883a      	ldrh	r2, [r7, #0]
 8001974:	88b9      	ldrh	r1, [r7, #4]
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff33 	bl	80017e4 <lcd_DrawPoint>
				x++;
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	3301      	adds	r3, #1
 8001982:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001984:	88fa      	ldrh	r2, [r7, #6]
 8001986:	8a3b      	ldrh	r3, [r7, #16]
 8001988:	1ad2      	subs	r2, r2, r3
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	429a      	cmp	r2, r3
 800198e:	d105      	bne.n	800199c <lcd_ShowChar+0x188>
				{
					x=x0;
 8001990:	8a3b      	ldrh	r3, [r7, #16]
 8001992:	80fb      	strh	r3, [r7, #6]
					y++;
 8001994:	88bb      	ldrh	r3, [r7, #4]
 8001996:	3301      	adds	r3, #1
 8001998:	80bb      	strh	r3, [r7, #4]
					break;
 800199a:	e005      	b.n	80019a8 <lcd_ShowChar+0x194>
		for(t=0;t<8;t++)
 800199c:	7dbb      	ldrb	r3, [r7, #22]
 800199e:	3301      	adds	r3, #1
 80019a0:	75bb      	strb	r3, [r7, #22]
 80019a2:	7dbb      	ldrb	r3, [r7, #22]
 80019a4:	2b07      	cmp	r3, #7
 80019a6:	d9b7      	bls.n	8001918 <lcd_ShowChar+0x104>
	for(i=0;i<TypefaceNum;i++)
 80019a8:	8a7b      	ldrh	r3, [r7, #18]
 80019aa:	3301      	adds	r3, #1
 80019ac:	827b      	strh	r3, [r7, #18]
 80019ae:	8a7a      	ldrh	r2, [r7, #18]
 80019b0:	89bb      	ldrh	r3, [r7, #12]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	f4ff af74 	bcc.w	80018a0 <lcd_ShowChar+0x8c>
 80019b8:	e000      	b.n	80019bc <lcd_ShowChar+0x1a8>
		else return;
 80019ba:	bf00      	nop
				}
			}
		}
	}
}
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd90      	pop	{r4, r7, pc}
 80019c2:	bf00      	nop
 80019c4:	0800d28c 	.word	0x0800d28c
 80019c8:	0800d700 	.word	0x0800d700
 80019cc:	0800dcf0 	.word	0x0800dcf0
 80019d0:	0800eec0 	.word	0x0800eec0

080019d4 <lcd_ShowString>:
                sizey 
                mode:  0  1
        
******************************************************************************/
void lcd_ShowString(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af04      	add	r7, sp, #16
 80019da:	60ba      	str	r2, [r7, #8]
 80019dc:	461a      	mov	r2, r3
 80019de:	4603      	mov	r3, r0
 80019e0:	81fb      	strh	r3, [r7, #14]
 80019e2:	460b      	mov	r3, r1
 80019e4:	81bb      	strh	r3, [r7, #12]
 80019e6:	4613      	mov	r3, r2
 80019e8:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 80019ea:	e01a      	b.n	8001a22 <lcd_ShowString+0x4e>
	{
		lcd_ShowChar(x,y,*p,fc,bc,sizey,mode);
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	781a      	ldrb	r2, [r3, #0]
 80019f0:	88fc      	ldrh	r4, [r7, #6]
 80019f2:	89b9      	ldrh	r1, [r7, #12]
 80019f4:	89f8      	ldrh	r0, [r7, #14]
 80019f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019fa:	9302      	str	r3, [sp, #8]
 80019fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	8c3b      	ldrh	r3, [r7, #32]
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	4623      	mov	r3, r4
 8001a08:	f7ff ff04 	bl	8001814 <lcd_ShowChar>
		x+=sizey/2;
 8001a0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	89fb      	ldrh	r3, [r7, #14]
 8001a18:	4413      	add	r3, r2
 8001a1a:	81fb      	strh	r3, [r7, #14]
		p++;
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1e0      	bne.n	80019ec <lcd_ShowString+0x18>
	}
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd90      	pop	{r4, r7, pc}

08001a34 <lcd_ShowPicture>:
                width  
                pic[]  
        
******************************************************************************/
void lcd_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[])
{
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	4604      	mov	r4, r0
 8001a3c:	4608      	mov	r0, r1
 8001a3e:	4611      	mov	r1, r2
 8001a40:	461a      	mov	r2, r3
 8001a42:	4623      	mov	r3, r4
 8001a44:	80fb      	strh	r3, [r7, #6]
 8001a46:	4603      	mov	r3, r0
 8001a48:	80bb      	strh	r3, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	807b      	strh	r3, [r7, #2]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	803b      	strh	r3, [r7, #0]
	uint8_t picH,picL;
	uint16_t i,j;
	uint32_t k=0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x,y,x+length-1,y+width-1);
 8001a56:	88fa      	ldrh	r2, [r7, #6]
 8001a58:	887b      	ldrh	r3, [r7, #2]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	b29c      	uxth	r4, r3
 8001a62:	88ba      	ldrh	r2, [r7, #4]
 8001a64:	883b      	ldrh	r3, [r7, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	88b9      	ldrh	r1, [r7, #4]
 8001a70:	88f8      	ldrh	r0, [r7, #6]
 8001a72:	4622      	mov	r2, r4
 8001a74:	f7ff fe02 	bl	800167c <lcd_AddressSet>
	for(i=0;i<length;i++)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	82fb      	strh	r3, [r7, #22]
 8001a7c:	e027      	b.n	8001ace <lcd_ShowPicture+0x9a>
	{
		for(j=0;j<width;j++)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	82bb      	strh	r3, [r7, #20]
 8001a82:	e01d      	b.n	8001ac0 <lcd_ShowPicture+0x8c>
		{
			picH=pic[k*2];
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	73fb      	strb	r3, [r7, #15]
			picL=pic[k*2+1];
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	3301      	adds	r3, #1
 8001a96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a98:	4413      	add	r3, r2
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH<<8|picL);
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	7bbb      	ldrb	r3, [r7, #14]
 8001aa6:	b21b      	sxth	r3, r3
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b21b      	sxth	r3, r3
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fdc2 	bl	8001638 <LCD_WR_DATA>
			k++;
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	613b      	str	r3, [r7, #16]
		for(j=0;j<width;j++)
 8001aba:	8abb      	ldrh	r3, [r7, #20]
 8001abc:	3301      	adds	r3, #1
 8001abe:	82bb      	strh	r3, [r7, #20]
 8001ac0:	8aba      	ldrh	r2, [r7, #20]
 8001ac2:	883b      	ldrh	r3, [r7, #0]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3dd      	bcc.n	8001a84 <lcd_ShowPicture+0x50>
	for(i=0;i<length;i++)
 8001ac8:	8afb      	ldrh	r3, [r7, #22]
 8001aca:	3301      	adds	r3, #1
 8001acc:	82fb      	strh	r3, [r7, #22]
 8001ace:	8afa      	ldrh	r2, [r7, #22]
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d3d3      	bcc.n	8001a7e <lcd_ShowPicture+0x4a>
		}
	}
}
 8001ad6:	bf00      	nop
 8001ad8:	bf00      	nop
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd90      	pop	{r4, r7, pc}

08001ae0 <lcd_SetDir>:


void lcd_SetDir(uint8_t dir)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	091b      	lsrs	r3, r3, #4
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	f003 0303 	and.w	r3, r3, #3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d007      	beq.n	8001b0a <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <lcd_SetDir+0x44>)
 8001afc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b00:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001b02:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <lcd_SetDir+0x44>)
 8001b04:	22f0      	movs	r2, #240	; 0xf0
 8001b06:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001b08:	e006      	b.n	8001b18 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <lcd_SetDir+0x44>)
 8001b0c:	22f0      	movs	r2, #240	; 0xf0
 8001b0e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001b10:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <lcd_SetDir+0x44>)
 8001b12:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b16:	805a      	strh	r2, [r3, #2]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	2000058c 	.word	0x2000058c

08001b28 <lcd_init>:



//lcd
void lcd_init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b32:	48aa      	ldr	r0, [pc, #680]	; (8001ddc <lcd_init+0x2b4>)
 8001b34:	f003 f9d6 	bl	8004ee4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001b38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b3c:	f001 fede 	bl	80038fc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001b40:	2201      	movs	r2, #1
 8001b42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b46:	48a5      	ldr	r0, [pc, #660]	; (8001ddc <lcd_init+0x2b4>)
 8001b48:	f003 f9cc 	bl	8004ee4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001b4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b50:	f001 fed4 	bl	80038fc <HAL_Delay>
//	Set_Dir(DFT_SCAN_DIR);
	lcd_SetDir(L2R_U2D);
 8001b54:	2000      	movs	r0, #0
 8001b56:	f7ff ffc3 	bl	8001ae0 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001b5a:	20d3      	movs	r0, #211	; 0xd3
 8001b5c:	f7ff fd5c 	bl	8001618 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001b60:	f7ff fd7a 	bl	8001658 <LCD_RD_DATA>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b9d      	ldr	r3, [pc, #628]	; (8001de0 <lcd_init+0x2b8>)
 8001b6a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();	//0X00
 8001b6c:	f7ff fd74 	bl	8001658 <LCD_RD_DATA>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b9a      	ldr	r3, [pc, #616]	; (8001de0 <lcd_init+0x2b8>)
 8001b76:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();   	//93
 8001b78:	f7ff fd6e 	bl	8001658 <LCD_RD_DATA>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4b97      	ldr	r3, [pc, #604]	; (8001de0 <lcd_init+0x2b8>)
 8001b82:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001b84:	4b96      	ldr	r3, [pc, #600]	; (8001de0 <lcd_init+0x2b8>)
 8001b86:	889b      	ldrh	r3, [r3, #4]
 8001b88:	021b      	lsls	r3, r3, #8
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	4b94      	ldr	r3, [pc, #592]	; (8001de0 <lcd_init+0x2b8>)
 8001b8e:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();  	//41
 8001b90:	f7ff fd62 	bl	8001658 <LCD_RD_DATA>
 8001b94:	4603      	mov	r3, r0
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b91      	ldr	r3, [pc, #580]	; (8001de0 <lcd_init+0x2b8>)
 8001b9a:	889b      	ldrh	r3, [r3, #4]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b8f      	ldr	r3, [pc, #572]	; (8001de0 <lcd_init+0x2b8>)
 8001ba2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001ba4:	20cf      	movs	r0, #207	; 0xcf
 8001ba6:	f7ff fd37 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff fd44 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001bb0:	20c1      	movs	r0, #193	; 0xc1
 8001bb2:	f7ff fd41 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001bb6:	2030      	movs	r0, #48	; 0x30
 8001bb8:	f7ff fd3e 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001bbc:	20ed      	movs	r0, #237	; 0xed
 8001bbe:	f7ff fd2b 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001bc2:	2064      	movs	r0, #100	; 0x64
 8001bc4:	f7ff fd38 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f7ff fd35 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001bce:	2012      	movs	r0, #18
 8001bd0:	f7ff fd32 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001bd4:	2081      	movs	r0, #129	; 0x81
 8001bd6:	f7ff fd2f 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001bda:	20e8      	movs	r0, #232	; 0xe8
 8001bdc:	f7ff fd1c 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001be0:	2085      	movs	r0, #133	; 0x85
 8001be2:	f7ff fd29 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001be6:	2010      	movs	r0, #16
 8001be8:	f7ff fd26 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001bec:	207a      	movs	r0, #122	; 0x7a
 8001bee:	f7ff fd23 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001bf2:	20cb      	movs	r0, #203	; 0xcb
 8001bf4:	f7ff fd10 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001bf8:	2039      	movs	r0, #57	; 0x39
 8001bfa:	f7ff fd1d 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001bfe:	202c      	movs	r0, #44	; 0x2c
 8001c00:	f7ff fd1a 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c04:	2000      	movs	r0, #0
 8001c06:	f7ff fd17 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001c0a:	2034      	movs	r0, #52	; 0x34
 8001c0c:	f7ff fd14 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001c10:	2002      	movs	r0, #2
 8001c12:	f7ff fd11 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001c16:	20f7      	movs	r0, #247	; 0xf7
 8001c18:	f7ff fcfe 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001c1c:	2020      	movs	r0, #32
 8001c1e:	f7ff fd0b 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001c22:	20ea      	movs	r0, #234	; 0xea
 8001c24:	f7ff fcf8 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff fd05 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f7ff fd02 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001c34:	20c0      	movs	r0, #192	; 0xc0
 8001c36:	f7ff fcef 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001c3a:	201b      	movs	r0, #27
 8001c3c:	f7ff fcfc 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001c40:	20c1      	movs	r0, #193	; 0xc1
 8001c42:	f7ff fce9 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001c46:	2001      	movs	r0, #1
 8001c48:	f7ff fcf6 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001c4c:	20c5      	movs	r0, #197	; 0xc5
 8001c4e:	f7ff fce3 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001c52:	2030      	movs	r0, #48	; 0x30
 8001c54:	f7ff fcf0 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001c58:	2030      	movs	r0, #48	; 0x30
 8001c5a:	f7ff fced 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001c5e:	20c7      	movs	r0, #199	; 0xc7
 8001c60:	f7ff fcda 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001c64:	20b7      	movs	r0, #183	; 0xb7
 8001c66:	f7ff fce7 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001c6a:	2036      	movs	r0, #54	; 0x36
 8001c6c:	f7ff fcd4 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 8001c70:	2008      	movs	r0, #8
 8001c72:	f7ff fce1 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001c76:	203a      	movs	r0, #58	; 0x3a
 8001c78:	f7ff fcce 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001c7c:	2055      	movs	r0, #85	; 0x55
 8001c7e:	f7ff fcdb 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001c82:	20b1      	movs	r0, #177	; 0xb1
 8001c84:	f7ff fcc8 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c88:	2000      	movs	r0, #0
 8001c8a:	f7ff fcd5 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001c8e:	201a      	movs	r0, #26
 8001c90:	f7ff fcd2 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001c94:	20b6      	movs	r0, #182	; 0xb6
 8001c96:	f7ff fcbf 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f7ff fccc 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001ca0:	20a2      	movs	r0, #162	; 0xa2
 8001ca2:	f7ff fcc9 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001ca6:	20f2      	movs	r0, #242	; 0xf2
 8001ca8:	f7ff fcb6 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff fcc3 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001cb2:	2026      	movs	r0, #38	; 0x26
 8001cb4:	f7ff fcb0 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f7ff fcbd 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001cbe:	20e0      	movs	r0, #224	; 0xe0
 8001cc0:	f7ff fcaa 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001cc4:	200f      	movs	r0, #15
 8001cc6:	f7ff fcb7 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001cca:	202a      	movs	r0, #42	; 0x2a
 8001ccc:	f7ff fcb4 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001cd0:	2028      	movs	r0, #40	; 0x28
 8001cd2:	f7ff fcb1 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001cd6:	2008      	movs	r0, #8
 8001cd8:	f7ff fcae 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001cdc:	200e      	movs	r0, #14
 8001cde:	f7ff fcab 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001ce2:	2008      	movs	r0, #8
 8001ce4:	f7ff fca8 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001ce8:	2054      	movs	r0, #84	; 0x54
 8001cea:	f7ff fca5 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001cee:	20a9      	movs	r0, #169	; 0xa9
 8001cf0:	f7ff fca2 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001cf4:	2043      	movs	r0, #67	; 0x43
 8001cf6:	f7ff fc9f 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001cfa:	200a      	movs	r0, #10
 8001cfc:	f7ff fc9c 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d00:	200f      	movs	r0, #15
 8001d02:	f7ff fc99 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff fc96 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7ff fc93 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff fc90 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7ff fc8d 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001d1e:	20e1      	movs	r0, #225	; 0xe1
 8001d20:	f7ff fc7a 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff fc87 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001d2a:	2015      	movs	r0, #21
 8001d2c:	f7ff fc84 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001d30:	2017      	movs	r0, #23
 8001d32:	f7ff fc81 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001d36:	2007      	movs	r0, #7
 8001d38:	f7ff fc7e 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001d3c:	2011      	movs	r0, #17
 8001d3e:	f7ff fc7b 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001d42:	2006      	movs	r0, #6
 8001d44:	f7ff fc78 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001d48:	202b      	movs	r0, #43	; 0x2b
 8001d4a:	f7ff fc75 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001d4e:	2056      	movs	r0, #86	; 0x56
 8001d50:	f7ff fc72 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001d54:	203c      	movs	r0, #60	; 0x3c
 8001d56:	f7ff fc6f 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001d5a:	2005      	movs	r0, #5
 8001d5c:	f7ff fc6c 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001d60:	2010      	movs	r0, #16
 8001d62:	f7ff fc69 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d66:	200f      	movs	r0, #15
 8001d68:	f7ff fc66 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001d6c:	203f      	movs	r0, #63	; 0x3f
 8001d6e:	f7ff fc63 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001d72:	203f      	movs	r0, #63	; 0x3f
 8001d74:	f7ff fc60 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d78:	200f      	movs	r0, #15
 8001d7a:	f7ff fc5d 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001d7e:	202b      	movs	r0, #43	; 0x2b
 8001d80:	f7ff fc4a 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f7ff fc57 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff fc54 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001d90:	2001      	movs	r0, #1
 8001d92:	f7ff fc51 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001d96:	203f      	movs	r0, #63	; 0x3f
 8001d98:	f7ff fc4e 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001d9c:	202a      	movs	r0, #42	; 0x2a
 8001d9e:	f7ff fc3b 	bl	8001618 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001da2:	2000      	movs	r0, #0
 8001da4:	f7ff fc48 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001da8:	2000      	movs	r0, #0
 8001daa:	f7ff fc45 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001dae:	2000      	movs	r0, #0
 8001db0:	f7ff fc42 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001db4:	20ef      	movs	r0, #239	; 0xef
 8001db6:	f7ff fc3f 	bl	8001638 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001dba:	2011      	movs	r0, #17
 8001dbc:	f7ff fc2c 	bl	8001618 <LCD_WR_REG>
	HAL_Delay(120);
 8001dc0:	2078      	movs	r0, #120	; 0x78
 8001dc2:	f001 fd9b 	bl	80038fc <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001dc6:	2029      	movs	r0, #41	; 0x29
 8001dc8:	f7ff fc26 	bl	8001618 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd2:	4804      	ldr	r0, [pc, #16]	; (8001de4 <lcd_init+0x2bc>)
 8001dd4:	f003 f886 	bl	8004ee4 <HAL_GPIO_WritePin>
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40020800 	.word	0x40020800
 8001de0:	2000058c 	.word	0x2000058c
 8001de4:	40020000 	.word	0x40020000

08001de8 <lcd_ShowStr>:
								size:
								mode:	0,;1,
        
******************************************************************************/
void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b08b      	sub	sp, #44	; 0x2c
 8001dec:	af04      	add	r7, sp, #16
 8001dee:	60ba      	str	r2, [r7, #8]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4603      	mov	r3, r0
 8001df4:	81fb      	strh	r3, [r7, #14]
 8001df6:	460b      	mov	r3, r1
 8001df8:	81bb      	strh	r3, [r7, #12]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8001dfe:	89fb      	ldrh	r3, [r7, #14]
 8001e00:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;     //
 8001e02:	2300      	movs	r3, #0
 8001e04:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)//
 8001e06:	e048      	b.n	8001e9a <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001e08:	7dfb      	ldrb	r3, [r7, #23]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d145      	bne.n	8001e9a <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001e0e:	89fa      	ldrh	r2, [r7, #14]
 8001e10:	4b26      	ldr	r3, [pc, #152]	; (8001eac <lcd_ShowStr+0xc4>)
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e1a:	085b      	lsrs	r3, r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	1acb      	subs	r3, r1, r3
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dc3f      	bgt.n	8001ea4 <lcd_ShowStr+0xbc>
 8001e24:	89ba      	ldrh	r2, [r7, #12]
 8001e26:	4b21      	ldr	r3, [pc, #132]	; (8001eac <lcd_ShowStr+0xc4>)
 8001e28:	885b      	ldrh	r3, [r3, #2]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e30:	1acb      	subs	r3, r1, r3
 8001e32:	429a      	cmp	r2, r3
 8001e34:	dc36      	bgt.n	8001ea4 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;//
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b80      	cmp	r3, #128	; 0x80
 8001e3c:	d902      	bls.n	8001e44 <lcd_ShowStr+0x5c>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	75fb      	strb	r3, [r7, #23]
 8001e42:	e02a      	b.n	8001e9a <lcd_ShowStr+0xb2>
			else              //
			{
				if(*str==0x0D)//
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b0d      	cmp	r3, #13
 8001e4a:	d10b      	bne.n	8001e64 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001e4c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	89bb      	ldrh	r3, [r7, #12]
 8001e54:	4413      	add	r3, r2
 8001e56:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001e58:	8abb      	ldrh	r3, [r7, #20]
 8001e5a:	81fb      	strh	r3, [r7, #14]
					str++;
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	e017      	b.n	8001e94 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	781a      	ldrb	r2, [r3, #0]
 8001e68:	88fc      	ldrh	r4, [r7, #6]
 8001e6a:	89b9      	ldrh	r1, [r7, #12]
 8001e6c:	89f8      	ldrh	r0, [r7, #14]
 8001e6e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e72:	9302      	str	r3, [sp, #8]
 8001e74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	4623      	mov	r3, r4
 8001e80:	f7ff fcc8 	bl	8001814 <lcd_ShowChar>
					x+=sizey/2; //,
 8001e84:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e88:	085b      	lsrs	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	89fb      	ldrh	r3, [r7, #14]
 8001e90:	4413      	add	r3, r2
 8001e92:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	3301      	adds	r3, #1
 8001e98:	60bb      	str	r3, [r7, #8]
	while(*str!=0)//
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1b2      	bne.n	8001e08 <lcd_ShowStr+0x20>
 8001ea2:	e000      	b.n	8001ea6 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001ea4:	bf00      	nop
			}
		}
	}
}
 8001ea6:	371c      	adds	r7, #28
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd90      	pop	{r4, r7, pc}
 8001eac:	2000058c 	.word	0x2000058c

08001eb0 <lcd_StrCenter>:
								size:
								mode:	0,;1,
        
******************************************************************************/
void lcd_StrCenter(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
 8001eb4:	af04      	add	r7, sp, #16
 8001eb6:	60ba      	str	r2, [r7, #8]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	81fb      	strh	r3, [r7, #14]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	81bb      	strh	r3, [r7, #12]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	80fb      	strh	r3, [r7, #6]
	uint16_t len=strlen((const char *)str);
 8001ec6:	68b8      	ldr	r0, [r7, #8]
 8001ec8:	f7fe f982 	bl	80001d0 <strlen>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	82fb      	strh	r3, [r7, #22]
	uint16_t x1=(lcddev.width-len*8)/2;
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <lcd_StrCenter+0x60>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	8afb      	ldrh	r3, [r7, #22]
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	0fda      	lsrs	r2, r3, #31
 8001ede:	4413      	add	r3, r2
 8001ee0:	105b      	asrs	r3, r3, #1
 8001ee2:	82bb      	strh	r3, [r7, #20]
	lcd_ShowStr(x+x1,y,str,fc,bc,sizey,mode);
 8001ee4:	89fa      	ldrh	r2, [r7, #14]
 8001ee6:	8abb      	ldrh	r3, [r7, #20]
 8001ee8:	4413      	add	r3, r2
 8001eea:	b298      	uxth	r0, r3
 8001eec:	88fa      	ldrh	r2, [r7, #6]
 8001eee:	89b9      	ldrh	r1, [r7, #12]
 8001ef0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ef4:	9302      	str	r3, [sp, #8]
 8001ef6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001efa:	9301      	str	r3, [sp, #4]
 8001efc:	8c3b      	ldrh	r3, [r7, #32]
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	4613      	mov	r3, r2
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	f7ff ff70 	bl	8001de8 <lcd_ShowStr>
}
 8001f08:	bf00      	nop
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	2000058c 	.word	0x2000058c

08001f14 <lcd_ShowOne>:

void lcd_ShowOne(){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af04      	add	r7, sp, #16
	  DrawTestPage("Arm Kit");
 8001f1a:	480e      	ldr	r0, [pc, #56]	; (8001f54 <lcd_ShowOne+0x40>)
 8001f1c:	f000 f9d4 	bl	80022c8 <DrawTestPage>
	  lcd_StrCenter(0,30,"BKIT HARDWARE CLUB",BRRED,RED,16,1);
 8001f20:	2301      	movs	r3, #1
 8001f22:	9302      	str	r3, [sp, #8]
 8001f24:	2310      	movs	r3, #16
 8001f26:	9301      	str	r3, [sp, #4]
 8001f28:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	f64f 4307 	movw	r3, #64519	; 0xfc07
 8001f32:	4a09      	ldr	r2, [pc, #36]	; (8001f58 <lcd_ShowOne+0x44>)
 8001f34:	211e      	movs	r1, #30
 8001f36:	2000      	movs	r0, #0
 8001f38:	f7ff ffba 	bl	8001eb0 <lcd_StrCenter>
	  lcd_ShowPicture(70,170,97,100,gImage_bk);
 8001f3c:	4b07      	ldr	r3, [pc, #28]	; (8001f5c <lcd_ShowOne+0x48>)
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2364      	movs	r3, #100	; 0x64
 8001f42:	2261      	movs	r2, #97	; 0x61
 8001f44:	21aa      	movs	r1, #170	; 0xaa
 8001f46:	2046      	movs	r0, #70	; 0x46
 8001f48:	f7ff fd74 	bl	8001a34 <lcd_ShowPicture>
//	  LCD_ShowPicture(0,150,60,60,gImage_dino);
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	0800d238 	.word	0x0800d238
 8001f58:	0800d240 	.word	0x0800d240
 8001f5c:	08010680 	.word	0x08010680

08001f60 <lcd_Test>:

uint8_t shift_index = 0;
uint8_t test_count = 0;

void lcd_Test(){
 8001f60:	b5b0      	push	{r4, r5, r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af04      	add	r7, sp, #16
	lcd_Fill(0, 120, lcddev.width, 140, WHITE);
 8001f66:	4b43      	ldr	r3, [pc, #268]	; (8002074 <lcd_Test+0x114>)
 8001f68:	881a      	ldrh	r2, [r3, #0]
 8001f6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	238c      	movs	r3, #140	; 0x8c
 8001f72:	2178      	movs	r1, #120	; 0x78
 8001f74:	2000      	movs	r0, #0
 8001f76:	f7ff fbff 	bl	8001778 <lcd_Fill>
	lcd_ShowString(shift_index,120,"Welcome",BLUE,BLUE,16,1);
 8001f7a:	4b3f      	ldr	r3, [pc, #252]	; (8002078 <lcd_Test+0x118>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	b298      	uxth	r0, r3
 8001f80:	2301      	movs	r3, #1
 8001f82:	9302      	str	r3, [sp, #8]
 8001f84:	2310      	movs	r3, #16
 8001f86:	9301      	str	r3, [sp, #4]
 8001f88:	231f      	movs	r3, #31
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	231f      	movs	r3, #31
 8001f8e:	4a3b      	ldr	r2, [pc, #236]	; (800207c <lcd_Test+0x11c>)
 8001f90:	2178      	movs	r1, #120	; 0x78
 8001f92:	f7ff fd1f 	bl	80019d4 <lcd_ShowString>
	shift_index = (shift_index+1)%lcddev.width;
 8001f96:	4b38      	ldr	r3, [pc, #224]	; (8002078 <lcd_Test+0x118>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	4a35      	ldr	r2, [pc, #212]	; (8002074 <lcd_Test+0x114>)
 8001f9e:	8812      	ldrh	r2, [r2, #0]
 8001fa0:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fa4:	fb02 f201 	mul.w	r2, r2, r1
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	4b32      	ldr	r3, [pc, #200]	; (8002078 <lcd_Test+0x118>)
 8001fae:	701a      	strb	r2, [r3, #0]

	test_count = (test_count+1)%20;
 8001fb0:	4b33      	ldr	r3, [pc, #204]	; (8002080 <lcd_Test+0x120>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	1c5a      	adds	r2, r3, #1
 8001fb6:	4b33      	ldr	r3, [pc, #204]	; (8002084 <lcd_Test+0x124>)
 8001fb8:	fb83 1302 	smull	r1, r3, r3, r2
 8001fbc:	10d9      	asrs	r1, r3, #3
 8001fbe:	17d3      	asrs	r3, r2, #31
 8001fc0:	1ac9      	subs	r1, r1, r3
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	1ad1      	subs	r1, r2, r3
 8001fcc:	b2ca      	uxtb	r2, r1
 8001fce:	4b2c      	ldr	r3, [pc, #176]	; (8002080 <lcd_Test+0x120>)
 8001fd0:	701a      	strb	r2, [r3, #0]
	if(test_count == 0){
 8001fd2:	4b2b      	ldr	r3, [pc, #172]	; (8002080 <lcd_Test+0x120>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d148      	bne.n	800206c <lcd_Test+0x10c>
		sprintf(s, "%02d:%02d:%02d", rtc_GetHour(), rtc_GetMin(), rtc_GetSec());
 8001fda:	f7ff faf9 	bl	80015d0 <rtc_GetHour>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	461c      	mov	r4, r3
 8001fe2:	f7ff fb01 	bl	80015e8 <rtc_GetMin>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	461d      	mov	r5, r3
 8001fea:	f7ff fb09 	bl	8001600 <rtc_GetSec>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	462b      	mov	r3, r5
 8001ff4:	4622      	mov	r2, r4
 8001ff6:	4924      	ldr	r1, [pc, #144]	; (8002088 <lcd_Test+0x128>)
 8001ff8:	4824      	ldr	r0, [pc, #144]	; (800208c <lcd_Test+0x12c>)
 8001ffa:	f008 feb1 	bl	800ad60 <siprintf>
		lcd_Fill(0, 60, lcddev.width, 80, BLACK);
 8001ffe:	4b1d      	ldr	r3, [pc, #116]	; (8002074 <lcd_Test+0x114>)
 8002000:	881a      	ldrh	r2, [r3, #0]
 8002002:	2300      	movs	r3, #0
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	2350      	movs	r3, #80	; 0x50
 8002008:	213c      	movs	r1, #60	; 0x3c
 800200a:	2000      	movs	r0, #0
 800200c:	f7ff fbb4 	bl	8001778 <lcd_Fill>
		lcd_StrCenter(0,60,(uint8_t*)s,WHITE,BLUE,16,1);
 8002010:	2301      	movs	r3, #1
 8002012:	9302      	str	r3, [sp, #8]
 8002014:	2310      	movs	r3, #16
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	231f      	movs	r3, #31
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002020:	4a1a      	ldr	r2, [pc, #104]	; (800208c <lcd_Test+0x12c>)
 8002022:	213c      	movs	r1, #60	; 0x3c
 8002024:	2000      	movs	r0, #0
 8002026:	f7ff ff43 	bl	8001eb0 <lcd_StrCenter>
		sprintf(s, "Light: %d, Res: %d", adc_GetLight(), adc_GetVarResistor());
 800202a:	f7fe ffa1 	bl	8000f70 <adc_GetLight>
 800202e:	4604      	mov	r4, r0
 8002030:	f7fe ffaa 	bl	8000f88 <adc_GetVarResistor>
 8002034:	4603      	mov	r3, r0
 8002036:	4622      	mov	r2, r4
 8002038:	4915      	ldr	r1, [pc, #84]	; (8002090 <lcd_Test+0x130>)
 800203a:	4814      	ldr	r0, [pc, #80]	; (800208c <lcd_Test+0x12c>)
 800203c:	f008 fe90 	bl	800ad60 <siprintf>
		lcd_Fill(0, 80, lcddev.width, 100, BLACK);
 8002040:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <lcd_Test+0x114>)
 8002042:	881a      	ldrh	r2, [r3, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2364      	movs	r3, #100	; 0x64
 800204a:	2150      	movs	r1, #80	; 0x50
 800204c:	2000      	movs	r0, #0
 800204e:	f7ff fb93 	bl	8001778 <lcd_Fill>
		lcd_StrCenter(0,80,(uint8_t*)s,WHITE,BLUE,16,1);
 8002052:	2301      	movs	r3, #1
 8002054:	9302      	str	r3, [sp, #8]
 8002056:	2310      	movs	r3, #16
 8002058:	9301      	str	r3, [sp, #4]
 800205a:	231f      	movs	r3, #31
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002062:	4a0a      	ldr	r2, [pc, #40]	; (800208c <lcd_Test+0x12c>)
 8002064:	2150      	movs	r1, #80	; 0x50
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff ff22 	bl	8001eb0 <lcd_StrCenter>
	}
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bdb0      	pop	{r4, r5, r7, pc}
 8002072:	bf00      	nop
 8002074:	2000058c 	.word	0x2000058c
 8002078:	2000020d 	.word	0x2000020d
 800207c:	0800d254 	.word	0x0800d254
 8002080:	2000020e 	.word	0x2000020e
 8002084:	66666667 	.word	0x66666667
 8002088:	0800d25c 	.word	0x0800d25c
 800208c:	20000594 	.word	0x20000594
 8002090:	0800d26c 	.word	0x0800d26c

08002094 <led7_init>:

unsigned char led7[4] = {0x00, 0xf1, 0x0e, 0x6a};

int led7_index = 0;

void led7_init(){
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LED1_GPIO_Port, LD_LED1_Pin, 0);
 8002098:	2200      	movs	r2, #0
 800209a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800209e:	480d      	ldr	r0, [pc, #52]	; (80020d4 <led7_init+0x40>)
 80020a0:	f002 ff20 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, 0);
 80020a4:	2200      	movs	r2, #0
 80020a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020aa:	480b      	ldr	r0, [pc, #44]	; (80020d8 <led7_init+0x44>)
 80020ac:	f002 ff1a 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD_LED3_GPIO_Port, LD_LED3_Pin, 0);
 80020b0:	2200      	movs	r2, #0
 80020b2:	2104      	movs	r1, #4
 80020b4:	4807      	ldr	r0, [pc, #28]	; (80020d4 <led7_init+0x40>)
 80020b6:	f002 ff15 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD_LED4_GPIO_Port, LD_LED4_Pin, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c0:	4804      	ldr	r0, [pc, #16]	; (80020d4 <led7_init+0x40>)
 80020c2:	f002 ff0f 	bl	8004ee4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80020c6:	2201      	movs	r2, #1
 80020c8:	2140      	movs	r1, #64	; 0x40
 80020ca:	4804      	ldr	r0, [pc, #16]	; (80020dc <led7_init+0x48>)
 80020cc:	f002 ff0a 	bl	8004ee4 <HAL_GPIO_WritePin>
}
 80020d0:	bf00      	nop
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40020400 	.word	0x40020400
 80020d8:	40021400 	.word	0x40021400
 80020dc:	40021800 	.word	0x40021800

080020e0 <led7_Scan>:

void led7_Scan(){
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2140      	movs	r1, #64	; 0x40
 80020e8:	4847      	ldr	r0, [pc, #284]	; (8002208 <led7_Scan+0x128>)
 80020ea:	f002 fefb 	bl	8004ee4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, led7 + led7_index, 1, 1);
 80020ee:	4b47      	ldr	r3, [pc, #284]	; (800220c <led7_Scan+0x12c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b46      	ldr	r3, [pc, #280]	; (8002210 <led7_Scan+0x130>)
 80020f6:	18d1      	adds	r1, r2, r3
 80020f8:	2301      	movs	r3, #1
 80020fa:	2201      	movs	r2, #1
 80020fc:	4845      	ldr	r0, [pc, #276]	; (8002214 <led7_Scan+0x134>)
 80020fe:	f005 f9d6 	bl	80074ae <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002102:	2201      	movs	r2, #1
 8002104:	2140      	movs	r1, #64	; 0x40
 8002106:	4840      	ldr	r0, [pc, #256]	; (8002208 <led7_Scan+0x128>)
 8002108:	f002 feec 	bl	8004ee4 <HAL_GPIO_WritePin>
	switch(led7_index){
 800210c:	4b3f      	ldr	r3, [pc, #252]	; (800220c <led7_Scan+0x12c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d86b      	bhi.n	80021ec <led7_Scan+0x10c>
 8002114:	a201      	add	r2, pc, #4	; (adr r2, 800211c <led7_Scan+0x3c>)
 8002116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211a:	bf00      	nop
 800211c:	0800212d 	.word	0x0800212d
 8002120:	0800215d 	.word	0x0800215d
 8002124:	0800218d 	.word	0x0800218d
 8002128:	080021bd 	.word	0x080021bd
	case 0:
		  HAL_GPIO_WritePin(LD_LED1_GPIO_Port, LD_LED1_Pin, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002132:	4839      	ldr	r0, [pc, #228]	; (8002218 <led7_Scan+0x138>)
 8002134:	f002 fed6 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, 1);
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800213e:	4837      	ldr	r0, [pc, #220]	; (800221c <led7_Scan+0x13c>)
 8002140:	f002 fed0 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED3_GPIO_Port, LD_LED3_Pin, 1);
 8002144:	2201      	movs	r2, #1
 8002146:	2104      	movs	r1, #4
 8002148:	4833      	ldr	r0, [pc, #204]	; (8002218 <led7_Scan+0x138>)
 800214a:	f002 fecb 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED4_GPIO_Port, LD_LED4_Pin, 1);
 800214e:	2201      	movs	r2, #1
 8002150:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002154:	4830      	ldr	r0, [pc, #192]	; (8002218 <led7_Scan+0x138>)
 8002156:	f002 fec5 	bl	8004ee4 <HAL_GPIO_WritePin>
		  break;
 800215a:	e047      	b.n	80021ec <led7_Scan+0x10c>
	case 1:
		  HAL_GPIO_WritePin(LD_LED1_GPIO_Port, LD_LED1_Pin, 1);
 800215c:	2201      	movs	r2, #1
 800215e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002162:	482d      	ldr	r0, [pc, #180]	; (8002218 <led7_Scan+0x138>)
 8002164:	f002 febe 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, 0);
 8002168:	2200      	movs	r2, #0
 800216a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800216e:	482b      	ldr	r0, [pc, #172]	; (800221c <led7_Scan+0x13c>)
 8002170:	f002 feb8 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED3_GPIO_Port, LD_LED3_Pin, 1);
 8002174:	2201      	movs	r2, #1
 8002176:	2104      	movs	r1, #4
 8002178:	4827      	ldr	r0, [pc, #156]	; (8002218 <led7_Scan+0x138>)
 800217a:	f002 feb3 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED4_GPIO_Port, LD_LED4_Pin, 1);
 800217e:	2201      	movs	r2, #1
 8002180:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002184:	4824      	ldr	r0, [pc, #144]	; (8002218 <led7_Scan+0x138>)
 8002186:	f002 fead 	bl	8004ee4 <HAL_GPIO_WritePin>
		  break;
 800218a:	e02f      	b.n	80021ec <led7_Scan+0x10c>
	case 2:
		  HAL_GPIO_WritePin(LD_LED1_GPIO_Port, LD_LED1_Pin, 1);
 800218c:	2201      	movs	r2, #1
 800218e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002192:	4821      	ldr	r0, [pc, #132]	; (8002218 <led7_Scan+0x138>)
 8002194:	f002 fea6 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, 1);
 8002198:	2201      	movs	r2, #1
 800219a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800219e:	481f      	ldr	r0, [pc, #124]	; (800221c <led7_Scan+0x13c>)
 80021a0:	f002 fea0 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED3_GPIO_Port, LD_LED3_Pin, 0);
 80021a4:	2200      	movs	r2, #0
 80021a6:	2104      	movs	r1, #4
 80021a8:	481b      	ldr	r0, [pc, #108]	; (8002218 <led7_Scan+0x138>)
 80021aa:	f002 fe9b 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED4_GPIO_Port, LD_LED4_Pin, 1);
 80021ae:	2201      	movs	r2, #1
 80021b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021b4:	4818      	ldr	r0, [pc, #96]	; (8002218 <led7_Scan+0x138>)
 80021b6:	f002 fe95 	bl	8004ee4 <HAL_GPIO_WritePin>
		  break;
 80021ba:	e017      	b.n	80021ec <led7_Scan+0x10c>
	case 3:
		  HAL_GPIO_WritePin(LD_LED1_GPIO_Port, LD_LED1_Pin, 1);
 80021bc:	2201      	movs	r2, #1
 80021be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021c2:	4815      	ldr	r0, [pc, #84]	; (8002218 <led7_Scan+0x138>)
 80021c4:	f002 fe8e 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, 1);
 80021c8:	2201      	movs	r2, #1
 80021ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021ce:	4813      	ldr	r0, [pc, #76]	; (800221c <led7_Scan+0x13c>)
 80021d0:	f002 fe88 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED3_GPIO_Port, LD_LED3_Pin, 1);
 80021d4:	2201      	movs	r2, #1
 80021d6:	2104      	movs	r1, #4
 80021d8:	480f      	ldr	r0, [pc, #60]	; (8002218 <led7_Scan+0x138>)
 80021da:	f002 fe83 	bl	8004ee4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LD_LED4_GPIO_Port, LD_LED4_Pin, 0);
 80021de:	2200      	movs	r2, #0
 80021e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e4:	480c      	ldr	r0, [pc, #48]	; (8002218 <led7_Scan+0x138>)
 80021e6:	f002 fe7d 	bl	8004ee4 <HAL_GPIO_WritePin>
		  break;
 80021ea:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80021ec:	4b07      	ldr	r3, [pc, #28]	; (800220c <led7_Scan+0x12c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3301      	adds	r3, #1
 80021f2:	425a      	negs	r2, r3
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	f002 0203 	and.w	r2, r2, #3
 80021fc:	bf58      	it	pl
 80021fe:	4253      	negpl	r3, r2
 8002200:	4a02      	ldr	r2, [pc, #8]	; (800220c <led7_Scan+0x12c>)
 8002202:	6013      	str	r3, [r2, #0]
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40021800 	.word	0x40021800
 800220c:	20000210 	.word	0x20000210
 8002210:	20000000 	.word	0x20000000
 8002214:	20000424 	.word	0x20000424
 8002218:	40020400 	.word	0x40020400
 800221c:	40021400 	.word	0x40021400

08002220 <led7_SetDigit>:

void led7_SetDigit(int num, int position){
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
	if(num > 9 || num < 0) return;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b09      	cmp	r3, #9
 800222e:	dc43      	bgt.n	80022b8 <led7_SetDigit+0x98>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db40      	blt.n	80022b8 <led7_SetDigit+0x98>
	unsigned char digit = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b09      	cmp	r3, #9
 800223e:	d835      	bhi.n	80022ac <led7_SetDigit+0x8c>
 8002240:	a201      	add	r2, pc, #4	; (adr r2, 8002248 <led7_SetDigit+0x28>)
 8002242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002246:	bf00      	nop
 8002248:	08002271 	.word	0x08002271
 800224c:	08002277 	.word	0x08002277
 8002250:	0800227d 	.word	0x0800227d
 8002254:	08002283 	.word	0x08002283
 8002258:	08002289 	.word	0x08002289
 800225c:	0800228f 	.word	0x0800228f
 8002260:	08002295 	.word	0x08002295
 8002264:	0800229b 	.word	0x0800229b
 8002268:	080022a1 	.word	0x080022a1
 800226c:	080022a7 	.word	0x080022a7
	switch(num){
	case 0:
		digit = 0x03;
 8002270:	2303      	movs	r3, #3
 8002272:	73fb      	strb	r3, [r7, #15]
		break;
 8002274:	e01a      	b.n	80022ac <led7_SetDigit+0x8c>
	case 1:
		digit = 0x9f;
 8002276:	239f      	movs	r3, #159	; 0x9f
 8002278:	73fb      	strb	r3, [r7, #15]
		break;
 800227a:	e017      	b.n	80022ac <led7_SetDigit+0x8c>
	case 2:
		digit = 0x25;
 800227c:	2325      	movs	r3, #37	; 0x25
 800227e:	73fb      	strb	r3, [r7, #15]
		break;
 8002280:	e014      	b.n	80022ac <led7_SetDigit+0x8c>
	case 3:
		digit = 0x0d;
 8002282:	230d      	movs	r3, #13
 8002284:	73fb      	strb	r3, [r7, #15]
		break;
 8002286:	e011      	b.n	80022ac <led7_SetDigit+0x8c>
	case 4:
		digit = 0x99;
 8002288:	2399      	movs	r3, #153	; 0x99
 800228a:	73fb      	strb	r3, [r7, #15]
		break;
 800228c:	e00e      	b.n	80022ac <led7_SetDigit+0x8c>
	case 5:
		digit = 0x49;
 800228e:	2349      	movs	r3, #73	; 0x49
 8002290:	73fb      	strb	r3, [r7, #15]
		break;
 8002292:	e00b      	b.n	80022ac <led7_SetDigit+0x8c>
	case 6:
		digit = 0x41;
 8002294:	2341      	movs	r3, #65	; 0x41
 8002296:	73fb      	strb	r3, [r7, #15]
		break;
 8002298:	e008      	b.n	80022ac <led7_SetDigit+0x8c>
	case 7:
		digit = 0x1f;
 800229a:	231f      	movs	r3, #31
 800229c:	73fb      	strb	r3, [r7, #15]
		break;
 800229e:	e005      	b.n	80022ac <led7_SetDigit+0x8c>
	case 8:
		digit = 0x01;
 80022a0:	2301      	movs	r3, #1
 80022a2:	73fb      	strb	r3, [r7, #15]
		break;
 80022a4:	e002      	b.n	80022ac <led7_SetDigit+0x8c>
	case 9:
		digit = 0x09;
 80022a6:	2309      	movs	r3, #9
 80022a8:	73fb      	strb	r3, [r7, #15]
		break;
 80022aa:	bf00      	nop
	}
	led7[position - 1] = digit;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	4904      	ldr	r1, [pc, #16]	; (80022c4 <led7_SetDigit+0xa4>)
 80022b2:	7bfa      	ldrb	r2, [r7, #15]
 80022b4:	54ca      	strb	r2, [r1, r3]
 80022b6:	e000      	b.n	80022ba <led7_SetDigit+0x9a>
	if(num > 9 || num < 0) return;
 80022b8:	bf00      	nop
}
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	20000000 	.word	0x20000000

080022c8 <DrawTestPage>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void DrawTestPage(uint8_t *str)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af04      	add	r7, sp, #16
 80022ce:	6078      	str	r0, [r7, #4]
	lcd_Fill(0,0,lcddev.width,20,BLUE);
 80022d0:	4b21      	ldr	r3, [pc, #132]	; (8002358 <DrawTestPage+0x90>)
 80022d2:	881a      	ldrh	r2, [r3, #0]
 80022d4:	231f      	movs	r3, #31
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2314      	movs	r3, #20
 80022da:	2100      	movs	r1, #0
 80022dc:	2000      	movs	r0, #0
 80022de:	f7ff fa4b 	bl	8001778 <lcd_Fill>
	lcd_Fill(0,lcddev.height-20,lcddev.width,lcddev.height,BLUE);
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <DrawTestPage+0x90>)
 80022e4:	885b      	ldrh	r3, [r3, #2]
 80022e6:	3b14      	subs	r3, #20
 80022e8:	b299      	uxth	r1, r3
 80022ea:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <DrawTestPage+0x90>)
 80022ec:	881a      	ldrh	r2, [r3, #0]
 80022ee:	4b1a      	ldr	r3, [pc, #104]	; (8002358 <DrawTestPage+0x90>)
 80022f0:	885b      	ldrh	r3, [r3, #2]
 80022f2:	201f      	movs	r0, #31
 80022f4:	9000      	str	r0, [sp, #0]
 80022f6:	2000      	movs	r0, #0
 80022f8:	f7ff fa3e 	bl	8001778 <lcd_Fill>
	lcd_StrCenter(0,2,str,WHITE,BLUE,16,1);
 80022fc:	2301      	movs	r3, #1
 80022fe:	9302      	str	r3, [sp, #8]
 8002300:	2310      	movs	r3, #16
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	231f      	movs	r3, #31
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	2102      	movs	r1, #2
 8002310:	2000      	movs	r0, #0
 8002312:	f7ff fdcd 	bl	8001eb0 <lcd_StrCenter>
	lcd_StrCenter(0,lcddev.height-18,"Test page",WHITE,BLUE,16,1);
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <DrawTestPage+0x90>)
 8002318:	885b      	ldrh	r3, [r3, #2]
 800231a:	3b12      	subs	r3, #18
 800231c:	b299      	uxth	r1, r3
 800231e:	2301      	movs	r3, #1
 8002320:	9302      	str	r3, [sp, #8]
 8002322:	2310      	movs	r3, #16
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	231f      	movs	r3, #31
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800232e:	4a0b      	ldr	r2, [pc, #44]	; (800235c <DrawTestPage+0x94>)
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff fdbd 	bl	8001eb0 <lcd_StrCenter>
	lcd_Fill(0,20,lcddev.width,lcddev.height-20,BLACK);
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <DrawTestPage+0x90>)
 8002338:	881a      	ldrh	r2, [r3, #0]
 800233a:	4b07      	ldr	r3, [pc, #28]	; (8002358 <DrawTestPage+0x90>)
 800233c:	885b      	ldrh	r3, [r3, #2]
 800233e:	3b14      	subs	r3, #20
 8002340:	b29b      	uxth	r3, r3
 8002342:	2100      	movs	r1, #0
 8002344:	9100      	str	r1, [sp, #0]
 8002346:	2114      	movs	r1, #20
 8002348:	2000      	movs	r0, #0
 800234a:	f7ff fa15 	bl	8001778 <lcd_Fill>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	2000058c 	.word	0x2000058c
 800235c:	0800d280 	.word	0x0800d280

08002360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08e      	sub	sp, #56	; 0x38
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002366:	f001 fa57 	bl	8003818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800236a:	f000 f835 	bl	80023d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800236e:	f000 fad7 	bl	8002920 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002372:	f000 f979 	bl	8002668 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002376:	f000 fa5f 	bl	8002838 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800237a:	f000 f93f 	bl	80025fc <MX_SPI1_Init>
  MX_DMA_Init();
 800237e:	f000 faaf 	bl	80028e0 <MX_DMA_Init>
  MX_ADC1_Init();
 8002382:	f000 f891 	bl	80024a8 <MX_ADC1_Init>
  MX_TIM3_Init();
 8002386:	f000 f9bb 	bl	8002700 <MX_TIM3_Init>
  MX_I2C1_Init();
 800238a:	f000 f909 	bl	80025a0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800238e:	f000 fa7d 	bl	800288c <MX_USART2_UART_Init>
  MX_TIM13_Init();
 8002392:	f000 fa03 	bl	800279c <MX_TIM13_Init>
  MX_FSMC_Init();
 8002396:	f000 fbe1 	bl	8002b5c <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 800239a:	f000 fca9 	bl	8002cf0 <init_system>
  uint8_t s[50];



//  HAL_UART_Transmit(&huart1, (void*)s, sprintf(s, "%d:%d:%d", getHour(), getMin(), getSec()), 10);
  lcd_ShowOne();
 800239e:	f7ff fdb9 	bl	8001f14 <lcd_ShowOne>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while(!flag_timer2);
 80023a2:	bf00      	nop
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <main+0x74>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0fb      	beq.n	80023a4 <main+0x44>
	  flag_timer2 = 0;
 80023ac:	4b09      	ldr	r3, [pc, #36]	; (80023d4 <main+0x74>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
	  rtc_Read();
 80023b2:	f7ff f88d 	bl	80014d0 <rtc_Read>
	  button_Scan();
 80023b6:	f7fe ff1d 	bl	80011f4 <button_Scan>
	  adc_Test();
 80023ba:	f7fe fe7f 	bl	80010bc <adc_Test>
	  lcd_Test();
 80023be:	f7ff fdcf 	bl	8001f60 <lcd_Test>
	  output_Test();
 80023c2:	f000 fc45 	bl	8002c50 <output_Test>
	  rtc_Display7Seg();
 80023c6:	f7ff f845 	bl	8001454 <rtc_Display7Seg>
	  button_Test();
 80023ca:	f7fe ff75 	bl	80012b8 <button_Test>
	  pwm_Test();
 80023ce:	f000 fccd 	bl	8002d6c <pwm_Test>
	  while(!flag_timer2);
 80023d2:	e7e6      	b.n	80023a2 <main+0x42>
 80023d4:	20000224 	.word	0x20000224

080023d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b094      	sub	sp, #80	; 0x50
 80023dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023de:	f107 0320 	add.w	r3, r7, #32
 80023e2:	2230      	movs	r2, #48	; 0x30
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f008 f848 	bl	800a47c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023ec:	f107 030c 	add.w	r3, r7, #12
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	2300      	movs	r3, #0
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	4b27      	ldr	r3, [pc, #156]	; (80024a0 <SystemClock_Config+0xc8>)
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	4a26      	ldr	r2, [pc, #152]	; (80024a0 <SystemClock_Config+0xc8>)
 8002406:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800240a:	6413      	str	r3, [r2, #64]	; 0x40
 800240c:	4b24      	ldr	r3, [pc, #144]	; (80024a0 <SystemClock_Config+0xc8>)
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002418:	2300      	movs	r3, #0
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	4b21      	ldr	r3, [pc, #132]	; (80024a4 <SystemClock_Config+0xcc>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <SystemClock_Config+0xcc>)
 8002422:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <SystemClock_Config+0xcc>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002434:	2301      	movs	r3, #1
 8002436:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002438:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800243e:	2302      	movs	r3, #2
 8002440:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002442:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002446:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002448:	2304      	movs	r3, #4
 800244a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800244c:	2348      	movs	r3, #72	; 0x48
 800244e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002450:	2302      	movs	r3, #2
 8002452:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002454:	2304      	movs	r3, #4
 8002456:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002458:	f107 0320 	add.w	r3, r7, #32
 800245c:	4618      	mov	r0, r3
 800245e:	f004 fb29 	bl	8006ab4 <HAL_RCC_OscConfig>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002468:	f000 fc5e 	bl	8002d28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800246c:	230f      	movs	r3, #15
 800246e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002470:	2302      	movs	r3, #2
 8002472:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002478:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800247c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002482:	f107 030c 	add.w	r3, r7, #12
 8002486:	2102      	movs	r1, #2
 8002488:	4618      	mov	r0, r3
 800248a:	f004 fd8b 	bl	8006fa4 <HAL_RCC_ClockConfig>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002494:	f000 fc48 	bl	8002d28 <Error_Handler>
  }
}
 8002498:	bf00      	nop
 800249a:	3750      	adds	r7, #80	; 0x50
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000

080024a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024ae:	463b      	mov	r3, r7
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80024ba:	4b36      	ldr	r3, [pc, #216]	; (8002594 <MX_ADC1_Init+0xec>)
 80024bc:	4a36      	ldr	r2, [pc, #216]	; (8002598 <MX_ADC1_Init+0xf0>)
 80024be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80024c0:	4b34      	ldr	r3, [pc, #208]	; (8002594 <MX_ADC1_Init+0xec>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80024c6:	4b33      	ldr	r3, [pc, #204]	; (8002594 <MX_ADC1_Init+0xec>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80024cc:	4b31      	ldr	r3, [pc, #196]	; (8002594 <MX_ADC1_Init+0xec>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024d2:	4b30      	ldr	r3, [pc, #192]	; (8002594 <MX_ADC1_Init+0xec>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024d8:	4b2e      	ldr	r3, [pc, #184]	; (8002594 <MX_ADC1_Init+0xec>)
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024e0:	4b2c      	ldr	r3, [pc, #176]	; (8002594 <MX_ADC1_Init+0xec>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024e6:	4b2b      	ldr	r3, [pc, #172]	; (8002594 <MX_ADC1_Init+0xec>)
 80024e8:	4a2c      	ldr	r2, [pc, #176]	; (800259c <MX_ADC1_Init+0xf4>)
 80024ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024ec:	4b29      	ldr	r3, [pc, #164]	; (8002594 <MX_ADC1_Init+0xec>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80024f2:	4b28      	ldr	r3, [pc, #160]	; (8002594 <MX_ADC1_Init+0xec>)
 80024f4:	2204      	movs	r2, #4
 80024f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024f8:	4b26      	ldr	r3, [pc, #152]	; (8002594 <MX_ADC1_Init+0xec>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002500:	4b24      	ldr	r3, [pc, #144]	; (8002594 <MX_ADC1_Init+0xec>)
 8002502:	2201      	movs	r2, #1
 8002504:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002506:	4823      	ldr	r0, [pc, #140]	; (8002594 <MX_ADC1_Init+0xec>)
 8002508:	f001 fa1c 	bl	8003944 <HAL_ADC_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002512:	f000 fc09 	bl	8002d28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002516:	230a      	movs	r3, #10
 8002518:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800251a:	2301      	movs	r3, #1
 800251c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800251e:	2301      	movs	r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002522:	463b      	mov	r3, r7
 8002524:	4619      	mov	r1, r3
 8002526:	481b      	ldr	r0, [pc, #108]	; (8002594 <MX_ADC1_Init+0xec>)
 8002528:	f001 fb7e 	bl	8003c28 <HAL_ADC_ConfigChannel>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002532:	f000 fbf9 	bl	8002d28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002536:	230b      	movs	r3, #11
 8002538:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800253a:	2302      	movs	r3, #2
 800253c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800253e:	463b      	mov	r3, r7
 8002540:	4619      	mov	r1, r3
 8002542:	4814      	ldr	r0, [pc, #80]	; (8002594 <MX_ADC1_Init+0xec>)
 8002544:	f001 fb70 	bl	8003c28 <HAL_ADC_ConfigChannel>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800254e:	f000 fbeb 	bl	8002d28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002552:	2308      	movs	r3, #8
 8002554:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002556:	2303      	movs	r3, #3
 8002558:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800255a:	463b      	mov	r3, r7
 800255c:	4619      	mov	r1, r3
 800255e:	480d      	ldr	r0, [pc, #52]	; (8002594 <MX_ADC1_Init+0xec>)
 8002560:	f001 fb62 	bl	8003c28 <HAL_ADC_ConfigChannel>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800256a:	f000 fbdd 	bl	8002d28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800256e:	2309      	movs	r3, #9
 8002570:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002572:	2304      	movs	r3, #4
 8002574:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002576:	463b      	mov	r3, r7
 8002578:	4619      	mov	r1, r3
 800257a:	4806      	ldr	r0, [pc, #24]	; (8002594 <MX_ADC1_Init+0xec>)
 800257c:	f001 fb54 	bl	8003c28 <HAL_ADC_ConfigChannel>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8002586:	f000 fbcf 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200002e0 	.word	0x200002e0
 8002598:	40012000 	.word	0x40012000
 800259c:	0f000001 	.word	0x0f000001

080025a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025a4:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025a6:	4a13      	ldr	r2, [pc, #76]	; (80025f4 <MX_I2C1_Init+0x54>)
 80025a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025aa:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025ac:	4a12      	ldr	r2, [pc, #72]	; (80025f8 <MX_I2C1_Init+0x58>)
 80025ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025b6:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025c4:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025d8:	2200      	movs	r2, #0
 80025da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025dc:	4804      	ldr	r0, [pc, #16]	; (80025f0 <MX_I2C1_Init+0x50>)
 80025de:	f002 fcb5 	bl	8004f4c <HAL_I2C_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025e8:	f000 fb9e 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025ec:	bf00      	nop
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	20000244 	.word	0x20000244
 80025f4:	40005400 	.word	0x40005400
 80025f8:	000186a0 	.word	0x000186a0

080025fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002600:	4b17      	ldr	r3, [pc, #92]	; (8002660 <MX_SPI1_Init+0x64>)
 8002602:	4a18      	ldr	r2, [pc, #96]	; (8002664 <MX_SPI1_Init+0x68>)
 8002604:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <MX_SPI1_Init+0x64>)
 8002608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800260c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800260e:	4b14      	ldr	r3, [pc, #80]	; (8002660 <MX_SPI1_Init+0x64>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <MX_SPI1_Init+0x64>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800261a:	4b11      	ldr	r3, [pc, #68]	; (8002660 <MX_SPI1_Init+0x64>)
 800261c:	2200      	movs	r2, #0
 800261e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002620:	4b0f      	ldr	r3, [pc, #60]	; (8002660 <MX_SPI1_Init+0x64>)
 8002622:	2200      	movs	r2, #0
 8002624:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002626:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <MX_SPI1_Init+0x64>)
 8002628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800262c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800262e:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <MX_SPI1_Init+0x64>)
 8002630:	2200      	movs	r2, #0
 8002632:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002634:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <MX_SPI1_Init+0x64>)
 8002636:	2200      	movs	r2, #0
 8002638:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800263a:	4b09      	ldr	r3, [pc, #36]	; (8002660 <MX_SPI1_Init+0x64>)
 800263c:	2200      	movs	r2, #0
 800263e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002640:	4b07      	ldr	r3, [pc, #28]	; (8002660 <MX_SPI1_Init+0x64>)
 8002642:	2200      	movs	r2, #0
 8002644:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002646:	4b06      	ldr	r3, [pc, #24]	; (8002660 <MX_SPI1_Init+0x64>)
 8002648:	220a      	movs	r2, #10
 800264a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800264c:	4804      	ldr	r0, [pc, #16]	; (8002660 <MX_SPI1_Init+0x64>)
 800264e:	f004 fea5 	bl	800739c <HAL_SPI_Init>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002658:	f000 fb66 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800265c:	bf00      	nop
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000424 	.word	0x20000424
 8002664:	40013000 	.word	0x40013000

08002668 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800266e:	f107 0308 	add.w	r3, r7, #8
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800267c:	463b      	mov	r3, r7
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002684:	4b1d      	ldr	r3, [pc, #116]	; (80026fc <MX_TIM2_Init+0x94>)
 8002686:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800268a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 719;
 800268c:	4b1b      	ldr	r3, [pc, #108]	; (80026fc <MX_TIM2_Init+0x94>)
 800268e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002692:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002694:	4b19      	ldr	r3, [pc, #100]	; (80026fc <MX_TIM2_Init+0x94>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800269a:	4b18      	ldr	r3, [pc, #96]	; (80026fc <MX_TIM2_Init+0x94>)
 800269c:	2263      	movs	r2, #99	; 0x63
 800269e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a0:	4b16      	ldr	r3, [pc, #88]	; (80026fc <MX_TIM2_Init+0x94>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026a6:	4b15      	ldr	r3, [pc, #84]	; (80026fc <MX_TIM2_Init+0x94>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026ac:	4813      	ldr	r0, [pc, #76]	; (80026fc <MX_TIM2_Init+0x94>)
 80026ae:	f005 fd7f 	bl	80081b0 <HAL_TIM_Base_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026b8:	f000 fb36 	bl	8002d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	4619      	mov	r1, r3
 80026c8:	480c      	ldr	r0, [pc, #48]	; (80026fc <MX_TIM2_Init+0x94>)
 80026ca:	f006 f985 	bl	80089d8 <HAL_TIM_ConfigClockSource>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026d4:	f000 fb28 	bl	8002d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026d8:	2300      	movs	r3, #0
 80026da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026dc:	2300      	movs	r3, #0
 80026de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026e0:	463b      	mov	r3, r7
 80026e2:	4619      	mov	r1, r3
 80026e4:	4805      	ldr	r0, [pc, #20]	; (80026fc <MX_TIM2_Init+0x94>)
 80026e6:	f006 fd77 	bl	80091d8 <HAL_TIMEx_MasterConfigSynchronization>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026f0:	f000 fb1a 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026f4:	bf00      	nop
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	2000047c 	.word	0x2000047c

08002700 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002706:	f107 0308 	add.w	r3, r7, #8
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002714:	463b      	mov	r3, r7
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800271c:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <MX_TIM3_Init+0x94>)
 800271e:	4a1e      	ldr	r2, [pc, #120]	; (8002798 <MX_TIM3_Init+0x98>)
 8002720:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <MX_TIM3_Init+0x94>)
 8002724:	2247      	movs	r2, #71	; 0x47
 8002726:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002728:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <MX_TIM3_Init+0x94>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 800272e:	4b19      	ldr	r3, [pc, #100]	; (8002794 <MX_TIM3_Init+0x94>)
 8002730:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002734:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002736:	4b17      	ldr	r3, [pc, #92]	; (8002794 <MX_TIM3_Init+0x94>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <MX_TIM3_Init+0x94>)
 800273e:	2280      	movs	r2, #128	; 0x80
 8002740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002742:	4814      	ldr	r0, [pc, #80]	; (8002794 <MX_TIM3_Init+0x94>)
 8002744:	f005 fd34 	bl	80081b0 <HAL_TIM_Base_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800274e:	f000 faeb 	bl	8002d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002756:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002758:	f107 0308 	add.w	r3, r7, #8
 800275c:	4619      	mov	r1, r3
 800275e:	480d      	ldr	r0, [pc, #52]	; (8002794 <MX_TIM3_Init+0x94>)
 8002760:	f006 f93a 	bl	80089d8 <HAL_TIM_ConfigClockSource>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800276a:	f000 fadd 	bl	8002d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002776:	463b      	mov	r3, r7
 8002778:	4619      	mov	r1, r3
 800277a:	4806      	ldr	r0, [pc, #24]	; (8002794 <MX_TIM3_Init+0x94>)
 800277c:	f006 fd2c 	bl	80091d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002786:	f000 facf 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000298 	.word	0x20000298
 8002798:	40000400 	.word	0x40000400

0800279c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80027a2:	1d3b      	adds	r3, r7, #4
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	609a      	str	r2, [r3, #8]
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	611a      	str	r2, [r3, #16]
 80027b0:	615a      	str	r2, [r3, #20]
 80027b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <MX_TIM13_Init+0x94>)
 80027b6:	4a1f      	ldr	r2, [pc, #124]	; (8002834 <MX_TIM13_Init+0x98>)
 80027b8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 7199;
 80027ba:	4b1d      	ldr	r3, [pc, #116]	; (8002830 <MX_TIM13_Init+0x94>)
 80027bc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80027c0:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c2:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <MX_TIM13_Init+0x94>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9;
 80027c8:	4b19      	ldr	r3, [pc, #100]	; (8002830 <MX_TIM13_Init+0x94>)
 80027ca:	2209      	movs	r2, #9
 80027cc:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ce:	4b18      	ldr	r3, [pc, #96]	; (8002830 <MX_TIM13_Init+0x94>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027d4:	4b16      	ldr	r3, [pc, #88]	; (8002830 <MX_TIM13_Init+0x94>)
 80027d6:	2280      	movs	r2, #128	; 0x80
 80027d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80027da:	4815      	ldr	r0, [pc, #84]	; (8002830 <MX_TIM13_Init+0x94>)
 80027dc:	f005 fce8 	bl	80081b0 <HAL_TIM_Base_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80027e6:	f000 fa9f 	bl	8002d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80027ea:	4811      	ldr	r0, [pc, #68]	; (8002830 <MX_TIM13_Init+0x94>)
 80027ec:	f005 fe08 	bl	8008400 <HAL_TIM_PWM_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80027f6:	f000 fa97 	bl	8002d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027fa:	2360      	movs	r3, #96	; 0x60
 80027fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	2200      	movs	r2, #0
 800280e:	4619      	mov	r1, r3
 8002810:	4807      	ldr	r0, [pc, #28]	; (8002830 <MX_TIM13_Init+0x94>)
 8002812:	f006 f81f 	bl	8008854 <HAL_TIM_PWM_ConfigChannel>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 800281c:	f000 fa84 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002820:	4803      	ldr	r0, [pc, #12]	; (8002830 <MX_TIM13_Init+0x94>)
 8002822:	f000 fc75 	bl	8003110 <HAL_TIM_MspPostInit>

}
 8002826:	bf00      	nop
 8002828:	3720      	adds	r7, #32
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000338 	.word	0x20000338
 8002834:	40001c00 	.word	0x40001c00

08002838 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 800283e:	4a12      	ldr	r2, [pc, #72]	; (8002888 <MX_USART1_UART_Init+0x50>)
 8002840:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 8002844:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002848:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 8002852:	2200      	movs	r2, #0
 8002854:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002856:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 8002858:	2200      	movs	r2, #0
 800285a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800285c:	4b09      	ldr	r3, [pc, #36]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 800285e:	220c      	movs	r2, #12
 8002860:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002862:	4b08      	ldr	r3, [pc, #32]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 8002864:	2200      	movs	r2, #0
 8002866:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002868:	4b06      	ldr	r3, [pc, #24]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 800286a:	2200      	movs	r2, #0
 800286c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800286e:	4805      	ldr	r0, [pc, #20]	; (8002884 <MX_USART1_UART_Init+0x4c>)
 8002870:	f006 fd42 	bl	80092f8 <HAL_UART_Init>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800287a:	f000 fa55 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000380 	.word	0x20000380
 8002888:	40011000 	.word	0x40011000

0800288c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 8002892:	4a12      	ldr	r2, [pc, #72]	; (80028dc <MX_USART2_UART_Init+0x50>)
 8002894:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 8002898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800289c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028b2:	220c      	movs	r2, #12
 80028b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b6:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <MX_USART2_UART_Init+0x4c>)
 80028c4:	f006 fd18 	bl	80092f8 <HAL_UART_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028ce:	f000 fa2b 	bl	8002d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200004c4 	.word	0x200004c4
 80028dc:	40004400 	.word	0x40004400

080028e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	607b      	str	r3, [r7, #4]
 80028ea:	4b0c      	ldr	r3, [pc, #48]	; (800291c <MX_DMA_Init+0x3c>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a0b      	ldr	r2, [pc, #44]	; (800291c <MX_DMA_Init+0x3c>)
 80028f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <MX_DMA_Init+0x3c>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002902:	2200      	movs	r2, #0
 8002904:	2100      	movs	r1, #0
 8002906:	2038      	movs	r0, #56	; 0x38
 8002908:	f001 fd09 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800290c:	2038      	movs	r0, #56	; 0x38
 800290e:	f001 fd22 	bl	8004356 <HAL_NVIC_EnableIRQ>

}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40023800 	.word	0x40023800

08002920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08e      	sub	sp, #56	; 0x38
 8002924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002926:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	605a      	str	r2, [r3, #4]
 8002930:	609a      	str	r2, [r3, #8]
 8002932:	60da      	str	r2, [r3, #12]
 8002934:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	623b      	str	r3, [r7, #32]
 800293a:	4b80      	ldr	r3, [pc, #512]	; (8002b3c <MX_GPIO_Init+0x21c>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	4a7f      	ldr	r2, [pc, #508]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002940:	f043 0310 	orr.w	r3, r3, #16
 8002944:	6313      	str	r3, [r2, #48]	; 0x30
 8002946:	4b7d      	ldr	r3, [pc, #500]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	623b      	str	r3, [r7, #32]
 8002950:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
 8002956:	4b79      	ldr	r3, [pc, #484]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a78      	ldr	r2, [pc, #480]	; (8002b3c <MX_GPIO_Init+0x21c>)
 800295c:	f043 0304 	orr.w	r3, r3, #4
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b76      	ldr	r3, [pc, #472]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
 8002972:	4b72      	ldr	r3, [pc, #456]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	4a71      	ldr	r2, [pc, #452]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002978:	f043 0320 	orr.w	r3, r3, #32
 800297c:	6313      	str	r3, [r2, #48]	; 0x30
 800297e:	4b6f      	ldr	r3, [pc, #444]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	4b6b      	ldr	r3, [pc, #428]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	4a6a      	ldr	r2, [pc, #424]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002998:	6313      	str	r3, [r2, #48]	; 0x30
 800299a:	4b68      	ldr	r3, [pc, #416]	; (8002b3c <MX_GPIO_Init+0x21c>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	4b64      	ldr	r3, [pc, #400]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	4a63      	ldr	r2, [pc, #396]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6313      	str	r3, [r2, #48]	; 0x30
 80029b6:	4b61      	ldr	r3, [pc, #388]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	4b5d      	ldr	r3, [pc, #372]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	4a5c      	ldr	r2, [pc, #368]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	6313      	str	r3, [r2, #48]	; 0x30
 80029d2:	4b5a      	ldr	r3, [pc, #360]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	4b56      	ldr	r3, [pc, #344]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a55      	ldr	r2, [pc, #340]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b53      	ldr	r3, [pc, #332]	; (8002b3c <MX_GPIO_Init+0x21c>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0308 	and.w	r3, r3, #8
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	4b4f      	ldr	r3, [pc, #316]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	4a4e      	ldr	r2, [pc, #312]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a08:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0a:	4b4c      	ldr	r3, [pc, #304]	; (8002b3c <MX_GPIO_Init+0x21c>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2170      	movs	r1, #112	; 0x70
 8002a1a:	4849      	ldr	r0, [pc, #292]	; (8002b40 <MX_GPIO_Init+0x220>)
 8002a1c:	f002 fa62 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002a20:	2200      	movs	r2, #0
 8002a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a26:	4847      	ldr	r0, [pc, #284]	; (8002b44 <MX_GPIO_Init+0x224>)
 8002a28:	f002 fa5c 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_LED3_Pin|LD_LED1_Pin|LD_LED4_Pin, GPIO_PIN_RESET);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f640 4104 	movw	r1, #3076	; 0xc04
 8002a32:	4845      	ldr	r0, [pc, #276]	; (8002b48 <MX_GPIO_Init+0x228>)
 8002a34:	f002 fa56 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LED2_GPIO_Port, LD_LED2_Pin, GPIO_PIN_RESET);
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a3e:	4843      	ldr	r0, [pc, #268]	; (8002b4c <MX_GPIO_Init+0x22c>)
 8002a40:	f002 fa50 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|ONE_WIRE_Pin, GPIO_PIN_RESET);
 8002a44:	2200      	movs	r2, #0
 8002a46:	f44f 7110 	mov.w	r1, #576	; 0x240
 8002a4a:	4841      	ldr	r0, [pc, #260]	; (8002b50 <MX_GPIO_Init+0x230>)
 8002a4c:	f002 fa4a 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8002a50:	2200      	movs	r2, #0
 8002a52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a56:	483f      	ldr	r0, [pc, #252]	; (8002b54 <MX_GPIO_Init+0x234>)
 8002a58:	f002 fa44 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BTN_LOAD_Pin|LD_COLON_Pin, GPIO_PIN_RESET);
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	2148      	movs	r1, #72	; 0x48
 8002a60:	483d      	ldr	r0, [pc, #244]	; (8002b58 <MX_GPIO_Init+0x238>)
 8002a62:	f002 fa3f 	bl	8004ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8002a66:	2370      	movs	r3, #112	; 0x70
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a72:	2300      	movs	r3, #0
 8002a74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4830      	ldr	r0, [pc, #192]	; (8002b40 <MX_GPIO_Init+0x220>)
 8002a7e:	f002 f895 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8002a82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a90:	2300      	movs	r3, #0
 8002a92:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8002a94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a98:	4619      	mov	r1, r3
 8002a9a:	482a      	ldr	r0, [pc, #168]	; (8002b44 <MX_GPIO_Init+0x224>)
 8002a9c:	f002 f886 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_LED3_Pin LD_LED1_Pin LD_LED4_Pin */
  GPIO_InitStruct.Pin = LD_LED3_Pin|LD_LED1_Pin|LD_LED4_Pin;
 8002aa0:	f640 4304 	movw	r3, #3076	; 0xc04
 8002aa4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	4823      	ldr	r0, [pc, #140]	; (8002b48 <MX_GPIO_Init+0x228>)
 8002aba:	f002 f877 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LED2_Pin */
  GPIO_InitStruct.Pin = LD_LED2_Pin;
 8002abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002ac2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002acc:	2300      	movs	r3, #0
 8002ace:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LED2_GPIO_Port, &GPIO_InitStruct);
 8002ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	481d      	ldr	r0, [pc, #116]	; (8002b4c <MX_GPIO_Init+0x22c>)
 8002ad8:	f002 f868 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_LATCH_Pin ONE_WIRE_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|ONE_WIRE_Pin;
 8002adc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2300      	movs	r3, #0
 8002aec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002aee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002af2:	4619      	mov	r1, r3
 8002af4:	4816      	ldr	r0, [pc, #88]	; (8002b50 <MX_GPIO_Init+0x230>)
 8002af6:	f002 f859 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8002afa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002afe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b04:	2301      	movs	r3, #1
 8002b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8002b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b10:	4619      	mov	r1, r3
 8002b12:	4810      	ldr	r0, [pc, #64]	; (8002b54 <MX_GPIO_Init+0x234>)
 8002b14:	f002 f84a 	bl	8004bac <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_LOAD_Pin LD_COLON_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin|LD_COLON_Pin;
 8002b18:	2348      	movs	r3, #72	; 0x48
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b24:	2300      	movs	r3, #0
 8002b26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	480a      	ldr	r0, [pc, #40]	; (8002b58 <MX_GPIO_Init+0x238>)
 8002b30:	f002 f83c 	bl	8004bac <HAL_GPIO_Init>

}
 8002b34:	bf00      	nop
 8002b36:	3738      	adds	r7, #56	; 0x38
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40021000 	.word	0x40021000
 8002b44:	40020800 	.word	0x40020800
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	40021400 	.word	0x40021400
 8002b50:	40021800 	.word	0x40021800
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40020c00 	.word	0x40020c00

08002b5c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08e      	sub	sp, #56	; 0x38
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002b62:	f107 031c 	add.w	r3, r7, #28
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
 8002b70:	611a      	str	r2, [r3, #16]
 8002b72:	615a      	str	r2, [r3, #20]
 8002b74:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8002b76:	463b      	mov	r3, r7
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
 8002b84:	615a      	str	r2, [r3, #20]
 8002b86:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002b88:	4b2f      	ldr	r3, [pc, #188]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002b8a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002b8e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002b90:	4b2d      	ldr	r3, [pc, #180]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002b92:	4a2e      	ldr	r2, [pc, #184]	; (8002c4c <MX_FSMC_Init+0xf0>)
 8002b94:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002b96:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002b9c:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8002ba2:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002ba8:	4b27      	ldr	r3, [pc, #156]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002baa:	2210      	movs	r2, #16
 8002bac:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002bae:	4b26      	ldr	r3, [pc, #152]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002bb4:	4b24      	ldr	r3, [pc, #144]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002bba:	4b23      	ldr	r3, [pc, #140]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002bc0:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002bc6:	4b20      	ldr	r3, [pc, #128]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002bce:	4b1e      	ldr	r3, [pc, #120]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002bd4:	4b1c      	ldr	r3, [pc, #112]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bda:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002bdc:	4b1a      	ldr	r3, [pc, #104]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002be2:	4b19      	ldr	r3, [pc, #100]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8002be8:	4b17      	ldr	r3, [pc, #92]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0x0f;
 8002bee:	230f      	movs	r3, #15
 8002bf0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8002bf2:	230f      	movs	r3, #15
 8002bf4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8002bf6:	233c      	movs	r3, #60	; 0x3c
 8002bf8:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0x00;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8002bfe:	2310      	movs	r3, #16
 8002c00:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8002c02:	2311      	movs	r3, #17
 8002c04:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8002c06:	2300      	movs	r3, #0
 8002c08:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 8002c0a:	2309      	movs	r3, #9
 8002c0c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8002c0e:	230f      	movs	r3, #15
 8002c10:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 8002c12:	2308      	movs	r3, #8
 8002c14:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8002c1a:	2310      	movs	r3, #16
 8002c1c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8002c1e:	2311      	movs	r3, #17
 8002c20:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8002c22:	2300      	movs	r3, #0
 8002c24:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8002c26:	463a      	mov	r2, r7
 8002c28:	f107 031c 	add.w	r3, r7, #28
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4806      	ldr	r0, [pc, #24]	; (8002c48 <MX_FSMC_Init+0xec>)
 8002c30:	f005 fa7a 	bl	8008128 <HAL_SRAM_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8002c3a:	f000 f875 	bl	8002d28 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */
  /* USER CODE END FSMC_Init 2 */
}
 8002c3e:	bf00      	nop
 8002c40:	3738      	adds	r7, #56	; 0x38
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	200005c8 	.word	0x200005c8
 8002c4c:	a0000104 	.word	0xa0000104

08002c50 <output_Test>:
	__HAL_TIM_ENABLE(&htim3);
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
	__HAL_TIM_DISABLE(&htim3);
}

void output_Test(){
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, button_count[1]);
 8002c54:	4b21      	ldr	r3, [pc, #132]	; (8002cdc <output_Test+0x8c>)
 8002c56:	785b      	ldrb	r3, [r3, #1]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	2120      	movs	r1, #32
 8002c5c:	4820      	ldr	r0, [pc, #128]	; (8002ce0 <output_Test+0x90>)
 8002c5e:	f002 f941 	bl	8004ee4 <HAL_GPIO_WritePin>
	counter_debug = (counter_debug + 1)%20;
 8002c62:	4b20      	ldr	r3, [pc, #128]	; (8002ce4 <output_Test+0x94>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	4b1f      	ldr	r3, [pc, #124]	; (8002ce8 <output_Test+0x98>)
 8002c6a:	fb83 1302 	smull	r1, r3, r3, r2
 8002c6e:	10d9      	asrs	r1, r3, #3
 8002c70:	17d3      	asrs	r3, r2, #31
 8002c72:	1ac9      	subs	r1, r1, r3
 8002c74:	460b      	mov	r3, r1
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	1ad1      	subs	r1, r2, r3
 8002c7e:	b2ca      	uxtb	r2, r1
 8002c80:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <output_Test+0x94>)
 8002c82:	701a      	strb	r2, [r3, #0]
	if(counter_debug == 0){
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <output_Test+0x94>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d103      	bne.n	8002c94 <output_Test+0x44>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002c8c:	2110      	movs	r1, #16
 8002c8e:	4814      	ldr	r0, [pc, #80]	; (8002ce0 <output_Test+0x90>)
 8002c90:	f002 f941 	bl	8004f16 <HAL_GPIO_TogglePin>
	}
	if(button_count[2] % 20 == 1){
 8002c94:	4b11      	ldr	r3, [pc, #68]	; (8002cdc <output_Test+0x8c>)
 8002c96:	789a      	ldrb	r2, [r3, #2]
 8002c98:	4b14      	ldr	r3, [pc, #80]	; (8002cec <output_Test+0x9c>)
 8002c9a:	fba3 1302 	umull	r1, r3, r3, r2
 8002c9e:	0919      	lsrs	r1, r3, #4
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d103      	bne.n	8002cb8 <output_Test+0x68>
		HAL_GPIO_TogglePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin);
 8002cb0:	2140      	movs	r1, #64	; 0x40
 8002cb2:	480b      	ldr	r0, [pc, #44]	; (8002ce0 <output_Test+0x90>)
 8002cb4:	f002 f92f 	bl	8004f16 <HAL_GPIO_TogglePin>
	}
	if(button_count[3] == 1){
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <output_Test+0x8c>)
 8002cba:	78db      	ldrb	r3, [r3, #3]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d10b      	bne.n	8002cd8 <output_Test+0x88>
		lcd_SetDir(DFT_SCAN_DIR);
 8002cc0:	2060      	movs	r0, #96	; 0x60
 8002cc2:	f7fe ff0d 	bl	8001ae0 <lcd_SetDir>
		LCD_WR_REG(0x36);    // Memory Access Control
 8002cc6:	2036      	movs	r0, #54	; 0x36
 8002cc8:	f7fe fca6 	bl	8001618 <LCD_WR_REG>
		LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8002ccc:	2068      	movs	r0, #104	; 0x68
 8002cce:	f7fe fcb3 	bl	8001638 <LCD_WR_DATA>
		lcd_Clear(BLACK);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f7fe fd1e 	bl	8001714 <lcd_Clear>
	}
}
 8002cd8:	bf00      	nop
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20000200 	.word	0x20000200
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	20000214 	.word	0x20000214
 8002ce8:	66666667 	.word	0x66666667
 8002cec:	cccccccd 	.word	0xcccccccd

08002cf0 <init_system>:

void init_system(){
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	timer_init();
 8002cf4:	f000 fc66 	bl	80035c4 <timer_init>
	pwm_init();
 8002cf8:	f000 f81c 	bl	8002d34 <pwm_init>
	button_init();
 8002cfc:	f7fe fa6a 	bl	80011d4 <button_init>
	led7_init();
 8002d00:	f7ff f9c8 	bl	8002094 <led7_init>
	adc_init();
 8002d04:	f7fe f91c 	bl	8000f40 <adc_init>
	uart_init();
 8002d08:	f000 fcd2 	bl	80036b0 <uart_init>
	lcd_init();
 8002d0c:	f7fe ff0c 	bl	8001b28 <lcd_init>
	rtc_init();
 8002d10:	f7fe fb98 	bl	8001444 <rtc_init>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 1);
 8002d14:	2201      	movs	r2, #1
 8002d16:	2110      	movs	r1, #16
 8002d18:	4802      	ldr	r0, [pc, #8]	; (8002d24 <init_system+0x34>)
 8002d1a:	f002 f8e3 	bl	8004ee4 <HAL_GPIO_WritePin>
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000

08002d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d2c:	b672      	cpsid	i
}
 8002d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d30:	e7fe      	b.n	8002d30 <Error_Handler+0x8>
	...

08002d34 <pwm_init>:

#include "pwm.h"

unsigned char pwm = 0;

void pwm_init(){
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4802      	ldr	r0, [pc, #8]	; (8002d44 <pwm_init+0x10>)
 8002d3c:	f005 fbba 	bl	80084b4 <HAL_TIM_PWM_Start>
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000338 	.word	0x20000338

08002d48 <pwm_SetDutyCycle>:

void pwm_SetDutyCycle(unsigned char value){
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim13,TIM_CHANNEL_1,value);
 8002d52:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <pwm_SetDutyCycle+0x20>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	79fa      	ldrb	r2, [r7, #7]
 8002d58:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	20000338 	.word	0x20000338

08002d6c <pwm_Test>:

void pwm_Test(){
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
	if(button_count[0] == 1){
 8002d70:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <pwm_Test+0x40>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d112      	bne.n	8002d9e <pwm_Test+0x32>
		if(pwm == 0) pwm = 5;
 8002d78:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <pwm_Test+0x44>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d103      	bne.n	8002d88 <pwm_Test+0x1c>
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <pwm_Test+0x44>)
 8002d82:	2205      	movs	r2, #5
 8002d84:	701a      	strb	r2, [r3, #0]
 8002d86:	e00a      	b.n	8002d9e <pwm_Test+0x32>
		else if(pwm == 5) pwm = 9;
 8002d88:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <pwm_Test+0x44>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b05      	cmp	r3, #5
 8002d8e:	d103      	bne.n	8002d98 <pwm_Test+0x2c>
 8002d90:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <pwm_Test+0x44>)
 8002d92:	2209      	movs	r2, #9
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e002      	b.n	8002d9e <pwm_Test+0x32>
		else pwm = 0;
 8002d98:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <pwm_Test+0x44>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
	}
	pwm_SetDutyCycle(pwm);
 8002d9e:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <pwm_Test+0x44>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff ffd0 	bl	8002d48 <pwm_SetDutyCycle>
}
 8002da8:	bf00      	nop
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000200 	.word	0x20000200
 8002db0:	20000215 	.word	0x20000215

08002db4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
 8002dbe:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	4a0f      	ldr	r2, [pc, #60]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dca:	4b0d      	ldr	r3, [pc, #52]	; (8002e00 <HAL_MspInit+0x4c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd2:	607b      	str	r3, [r7, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	603b      	str	r3, [r7, #0]
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_MspInit+0x4c>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	4a08      	ldr	r2, [pc, #32]	; (8002e00 <HAL_MspInit+0x4c>)
 8002de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de4:	6413      	str	r3, [r2, #64]	; 0x40
 8002de6:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <HAL_MspInit+0x4c>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800

08002e04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	; 0x28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a3c      	ldr	r2, [pc, #240]	; (8002f14 <HAL_ADC_MspInit+0x110>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d171      	bne.n	8002f0a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
 8002e2a:	4b3b      	ldr	r3, [pc, #236]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2e:	4a3a      	ldr	r2, [pc, #232]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e34:	6453      	str	r3, [r2, #68]	; 0x44
 8002e36:	4b38      	ldr	r3, [pc, #224]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	4b34      	ldr	r3, [pc, #208]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4a33      	ldr	r2, [pc, #204]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e4c:	f043 0304 	orr.w	r3, r3, #4
 8002e50:	6313      	str	r3, [r2, #48]	; 0x30
 8002e52:	4b31      	ldr	r3, [pc, #196]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60bb      	str	r3, [r7, #8]
 8002e62:	4b2d      	ldr	r3, [pc, #180]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	4a2c      	ldr	r2, [pc, #176]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e68:	f043 0302 	orr.w	r3, r3, #2
 8002e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6e:	4b2a      	ldr	r3, [pc, #168]	; (8002f18 <HAL_ADC_MspInit+0x114>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	60bb      	str	r3, [r7, #8]
 8002e78:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e86:	f107 0314 	add.w	r3, r7, #20
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4823      	ldr	r0, [pc, #140]	; (8002f1c <HAL_ADC_MspInit+0x118>)
 8002e8e:	f001 fe8d 	bl	8004bac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e92:	2303      	movs	r3, #3
 8002e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e96:	2303      	movs	r3, #3
 8002e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9e:	f107 0314 	add.w	r3, r7, #20
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	481e      	ldr	r0, [pc, #120]	; (8002f20 <HAL_ADC_MspInit+0x11c>)
 8002ea6:	f001 fe81 	bl	8004bac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002eaa:	4b1e      	ldr	r3, [pc, #120]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002eac:	4a1e      	ldr	r2, [pc, #120]	; (8002f28 <HAL_ADC_MspInit+0x124>)
 8002eae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002eb0:	4b1c      	ldr	r3, [pc, #112]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb6:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ebc:	4b19      	ldr	r3, [pc, #100]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ec2:	4b18      	ldr	r3, [pc, #96]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ec4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ec8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002eca:	4b16      	ldr	r3, [pc, #88]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ecc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ed0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ed4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ed8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002eda:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002edc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ee0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002ee2:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee8:	4b0e      	ldr	r3, [pc, #56]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002eee:	480d      	ldr	r0, [pc, #52]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002ef0:	f001 fa4c 	bl	800438c <HAL_DMA_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002efa:	f7ff ff15 	bl	8002d28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a08      	ldr	r2, [pc, #32]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002f02:	639a      	str	r2, [r3, #56]	; 0x38
 8002f04:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <HAL_ADC_MspInit+0x120>)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f0a:	bf00      	nop
 8002f0c:	3728      	adds	r7, #40	; 0x28
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40012000 	.word	0x40012000
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	40020400 	.word	0x40020400
 8002f24:	200003c4 	.word	0x200003c4
 8002f28:	40026410 	.word	0x40026410

08002f2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08a      	sub	sp, #40	; 0x28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f34:	f107 0314 	add.w	r3, r7, #20
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a1d      	ldr	r2, [pc, #116]	; (8002fc0 <HAL_I2C_MspInit+0x94>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d133      	bne.n	8002fb6 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f4e:	2300      	movs	r3, #0
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	4b1c      	ldr	r3, [pc, #112]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	4a1b      	ldr	r2, [pc, #108]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f58:	f043 0302 	orr.w	r3, r3, #2
 8002f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f5e:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f6a:	23c0      	movs	r3, #192	; 0xc0
 8002f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f6e:	2312      	movs	r3, #18
 8002f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f76:	2303      	movs	r3, #3
 8002f78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f7a:	2304      	movs	r3, #4
 8002f7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f7e:	f107 0314 	add.w	r3, r7, #20
 8002f82:	4619      	mov	r1, r3
 8002f84:	4810      	ldr	r0, [pc, #64]	; (8002fc8 <HAL_I2C_MspInit+0x9c>)
 8002f86:	f001 fe11 	bl	8004bac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a0c      	ldr	r2, [pc, #48]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <HAL_I2C_MspInit+0x98>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2100      	movs	r1, #0
 8002faa:	201f      	movs	r0, #31
 8002fac:	f001 f9b7 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002fb0:	201f      	movs	r0, #31
 8002fb2:	f001 f9d0 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002fb6:	bf00      	nop
 8002fb8:	3728      	adds	r7, #40	; 0x28
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	40005400 	.word	0x40005400
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40020400 	.word	0x40020400

08002fcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08a      	sub	sp, #40	; 0x28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a1d      	ldr	r2, [pc, #116]	; (8003060 <HAL_SPI_MspInit+0x94>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d133      	bne.n	8003056 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <HAL_SPI_MspInit+0x98>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a1b      	ldr	r2, [pc, #108]	; (8003064 <HAL_SPI_MspInit+0x98>)
 8002ff8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b19      	ldr	r3, [pc, #100]	; (8003064 <HAL_SPI_MspInit+0x98>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <HAL_SPI_MspInit+0x98>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	4a14      	ldr	r2, [pc, #80]	; (8003064 <HAL_SPI_MspInit+0x98>)
 8003014:	f043 0302 	orr.w	r3, r3, #2
 8003018:	6313      	str	r3, [r2, #48]	; 0x30
 800301a:	4b12      	ldr	r3, [pc, #72]	; (8003064 <HAL_SPI_MspInit+0x98>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003026:	2338      	movs	r3, #56	; 0x38
 8003028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003032:	2303      	movs	r3, #3
 8003034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003036:	2305      	movs	r3, #5
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303a:	f107 0314 	add.w	r3, r7, #20
 800303e:	4619      	mov	r1, r3
 8003040:	4809      	ldr	r0, [pc, #36]	; (8003068 <HAL_SPI_MspInit+0x9c>)
 8003042:	f001 fdb3 	bl	8004bac <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2100      	movs	r1, #0
 800304a:	2023      	movs	r0, #35	; 0x23
 800304c:	f001 f967 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003050:	2023      	movs	r0, #35	; 0x23
 8003052:	f001 f980 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003056:	bf00      	nop
 8003058:	3728      	adds	r7, #40	; 0x28
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40013000 	.word	0x40013000
 8003064:	40023800 	.word	0x40023800
 8003068:	40020400 	.word	0x40020400

0800306c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307c:	d116      	bne.n	80030ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	4b20      	ldr	r3, [pc, #128]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a1f      	ldr	r2, [pc, #124]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 8003088:	f043 0301 	orr.w	r3, r3, #1
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800309a:	2200      	movs	r2, #0
 800309c:	2100      	movs	r1, #0
 800309e:	201c      	movs	r0, #28
 80030a0:	f001 f93d 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80030a4:	201c      	movs	r0, #28
 80030a6:	f001 f956 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80030aa:	e026      	b.n	80030fa <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a15      	ldr	r2, [pc, #84]	; (8003108 <HAL_TIM_Base_MspInit+0x9c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d10e      	bne.n	80030d4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030b6:	2300      	movs	r3, #0
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	4b12      	ldr	r3, [pc, #72]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	4a11      	ldr	r2, [pc, #68]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030c0:	f043 0302 	orr.w	r3, r3, #2
 80030c4:	6413      	str	r3, [r2, #64]	; 0x40
 80030c6:	4b0f      	ldr	r3, [pc, #60]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	613b      	str	r3, [r7, #16]
 80030d0:	693b      	ldr	r3, [r7, #16]
}
 80030d2:	e012      	b.n	80030fa <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM13)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a0c      	ldr	r2, [pc, #48]	; (800310c <HAL_TIM_Base_MspInit+0xa0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d10d      	bne.n	80030fa <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	4b08      	ldr	r3, [pc, #32]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	4a07      	ldr	r2, [pc, #28]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030ec:	6413      	str	r3, [r2, #64]	; 0x40
 80030ee:	4b05      	ldr	r3, [pc, #20]	; (8003104 <HAL_TIM_Base_MspInit+0x98>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	68fb      	ldr	r3, [r7, #12]
}
 80030fa:	bf00      	nop
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40023800 	.word	0x40023800
 8003108:	40000400 	.word	0x40000400
 800310c:	40001c00 	.word	0x40001c00

08003110 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003118:	f107 030c 	add.w	r3, r7, #12
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	605a      	str	r2, [r3, #4]
 8003122:	609a      	str	r2, [r3, #8]
 8003124:	60da      	str	r2, [r3, #12]
 8003126:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a12      	ldr	r2, [pc, #72]	; (8003178 <HAL_TIM_MspPostInit+0x68>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d11e      	bne.n	8003170 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	4b11      	ldr	r3, [pc, #68]	; (800317c <HAL_TIM_MspPostInit+0x6c>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a10      	ldr	r2, [pc, #64]	; (800317c <HAL_TIM_MspPostInit+0x6c>)
 800313c:	f043 0320 	orr.w	r3, r3, #32
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <HAL_TIM_MspPostInit+0x6c>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	60bb      	str	r3, [r7, #8]
 800314c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800314e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003152:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003154:	2302      	movs	r3, #2
 8003156:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315c:	2300      	movs	r3, #0
 800315e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003160:	2309      	movs	r3, #9
 8003162:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003164:	f107 030c 	add.w	r3, r7, #12
 8003168:	4619      	mov	r1, r3
 800316a:	4805      	ldr	r0, [pc, #20]	; (8003180 <HAL_TIM_MspPostInit+0x70>)
 800316c:	f001 fd1e 	bl	8004bac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40001c00 	.word	0x40001c00
 800317c:	40023800 	.word	0x40023800
 8003180:	40021400 	.word	0x40021400

08003184 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b08c      	sub	sp, #48	; 0x30
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800318c:	f107 031c 	add.w	r3, r7, #28
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	605a      	str	r2, [r3, #4]
 8003196:	609a      	str	r2, [r3, #8]
 8003198:	60da      	str	r2, [r3, #12]
 800319a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a3a      	ldr	r2, [pc, #232]	; (800328c <HAL_UART_MspInit+0x108>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d135      	bne.n	8003212 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	61bb      	str	r3, [r7, #24]
 80031aa:	4b39      	ldr	r3, [pc, #228]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	4a38      	ldr	r2, [pc, #224]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031b0:	f043 0310 	orr.w	r3, r3, #16
 80031b4:	6453      	str	r3, [r2, #68]	; 0x44
 80031b6:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ba:	f003 0310 	and.w	r3, r3, #16
 80031be:	61bb      	str	r3, [r7, #24]
 80031c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
 80031c6:	4b32      	ldr	r3, [pc, #200]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	4a31      	ldr	r2, [pc, #196]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6313      	str	r3, [r2, #48]	; 0x30
 80031d2:	4b2f      	ldr	r3, [pc, #188]	; (8003290 <HAL_UART_MspInit+0x10c>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80031de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80031e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e4:	2302      	movs	r3, #2
 80031e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ec:	2303      	movs	r3, #3
 80031ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031f0:	2307      	movs	r3, #7
 80031f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f4:	f107 031c 	add.w	r3, r7, #28
 80031f8:	4619      	mov	r1, r3
 80031fa:	4826      	ldr	r0, [pc, #152]	; (8003294 <HAL_UART_MspInit+0x110>)
 80031fc:	f001 fcd6 	bl	8004bac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003200:	2200      	movs	r2, #0
 8003202:	2100      	movs	r1, #0
 8003204:	2025      	movs	r0, #37	; 0x25
 8003206:	f001 f88a 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800320a:	2025      	movs	r0, #37	; 0x25
 800320c:	f001 f8a3 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003210:	e038      	b.n	8003284 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a20      	ldr	r2, [pc, #128]	; (8003298 <HAL_UART_MspInit+0x114>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d133      	bne.n	8003284 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800321c:	2300      	movs	r3, #0
 800321e:	613b      	str	r3, [r7, #16]
 8003220:	4b1b      	ldr	r3, [pc, #108]	; (8003290 <HAL_UART_MspInit+0x10c>)
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	4a1a      	ldr	r2, [pc, #104]	; (8003290 <HAL_UART_MspInit+0x10c>)
 8003226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800322a:	6413      	str	r3, [r2, #64]	; 0x40
 800322c:	4b18      	ldr	r3, [pc, #96]	; (8003290 <HAL_UART_MspInit+0x10c>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
 800323c:	4b14      	ldr	r3, [pc, #80]	; (8003290 <HAL_UART_MspInit+0x10c>)
 800323e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003240:	4a13      	ldr	r2, [pc, #76]	; (8003290 <HAL_UART_MspInit+0x10c>)
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	6313      	str	r3, [r2, #48]	; 0x30
 8003248:	4b11      	ldr	r3, [pc, #68]	; (8003290 <HAL_UART_MspInit+0x10c>)
 800324a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003254:	230c      	movs	r3, #12
 8003256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003258:	2302      	movs	r3, #2
 800325a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003260:	2303      	movs	r3, #3
 8003262:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003264:	2307      	movs	r3, #7
 8003266:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003268:	f107 031c 	add.w	r3, r7, #28
 800326c:	4619      	mov	r1, r3
 800326e:	4809      	ldr	r0, [pc, #36]	; (8003294 <HAL_UART_MspInit+0x110>)
 8003270:	f001 fc9c 	bl	8004bac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003274:	2200      	movs	r2, #0
 8003276:	2100      	movs	r1, #0
 8003278:	2026      	movs	r0, #38	; 0x26
 800327a:	f001 f850 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800327e:	2026      	movs	r0, #38	; 0x26
 8003280:	f001 f869 	bl	8004356 <HAL_NVIC_EnableIRQ>
}
 8003284:	bf00      	nop
 8003286:	3730      	adds	r7, #48	; 0x30
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40011000 	.word	0x40011000
 8003290:	40023800 	.word	0x40023800
 8003294:	40020000 	.word	0x40020000
 8003298:	40004400 	.word	0x40004400

0800329c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80032a2:	1d3b      	adds	r3, r7, #4
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	605a      	str	r2, [r3, #4]
 80032aa:	609a      	str	r2, [r3, #8]
 80032ac:	60da      	str	r2, [r3, #12]
 80032ae:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80032b0:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <HAL_FSMC_MspInit+0x88>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d131      	bne.n	800331c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80032b8:	4b1a      	ldr	r3, [pc, #104]	; (8003324 <HAL_FSMC_MspInit+0x88>)
 80032ba:	2201      	movs	r2, #1
 80032bc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	603b      	str	r3, [r7, #0]
 80032c2:	4b19      	ldr	r3, [pc, #100]	; (8003328 <HAL_FSMC_MspInit+0x8c>)
 80032c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c6:	4a18      	ldr	r2, [pc, #96]	; (8003328 <HAL_FSMC_MspInit+0x8c>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6393      	str	r3, [r2, #56]	; 0x38
 80032ce:	4b16      	ldr	r3, [pc, #88]	; (8003328 <HAL_FSMC_MspInit+0x8c>)
 80032d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80032da:	f64f 7388 	movw	r3, #65416	; 0xff88
 80032de:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e0:	2302      	movs	r3, #2
 80032e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e4:	2301      	movs	r3, #1
 80032e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032e8:	2303      	movs	r3, #3
 80032ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80032ec:	230c      	movs	r3, #12
 80032ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80032f0:	1d3b      	adds	r3, r7, #4
 80032f2:	4619      	mov	r1, r3
 80032f4:	480d      	ldr	r0, [pc, #52]	; (800332c <HAL_FSMC_MspInit+0x90>)
 80032f6:	f001 fc59 	bl	8004bac <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80032fa:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80032fe:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003300:	2302      	movs	r3, #2
 8003302:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003304:	2301      	movs	r3, #1
 8003306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003308:	2303      	movs	r3, #3
 800330a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800330c:	230c      	movs	r3, #12
 800330e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003310:	1d3b      	adds	r3, r7, #4
 8003312:	4619      	mov	r1, r3
 8003314:	4806      	ldr	r0, [pc, #24]	; (8003330 <HAL_FSMC_MspInit+0x94>)
 8003316:	f001 fc49 	bl	8004bac <HAL_GPIO_Init>
 800331a:	e000      	b.n	800331e <HAL_FSMC_MspInit+0x82>
    return;
 800331c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000218 	.word	0x20000218
 8003328:	40023800 	.word	0x40023800
 800332c:	40021000 	.word	0x40021000
 8003330:	40020c00 	.word	0x40020c00

08003334 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800333c:	f7ff ffae 	bl	800329c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003340:	bf00      	nop
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800334c:	e7fe      	b.n	800334c <NMI_Handler+0x4>

0800334e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800334e:	b480      	push	{r7}
 8003350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003352:	e7fe      	b.n	8003352 <HardFault_Handler+0x4>

08003354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003358:	e7fe      	b.n	8003358 <MemManage_Handler+0x4>

0800335a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800335a:	b480      	push	{r7}
 800335c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800335e:	e7fe      	b.n	800335e <BusFault_Handler+0x4>

08003360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003364:	e7fe      	b.n	8003364 <UsageFault_Handler+0x4>

08003366 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003366:	b480      	push	{r7}
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003382:	b480      	push	{r7}
 8003384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003394:	f000 fa92 	bl	80038bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	bd80      	pop	{r7, pc}

0800339c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033a0:	4802      	ldr	r0, [pc, #8]	; (80033ac <TIM2_IRQHandler+0x10>)
 80033a2:	f005 f94f 	bl	8008644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	2000047c 	.word	0x2000047c

080033b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80033b4:	4802      	ldr	r0, [pc, #8]	; (80033c0 <I2C1_EV_IRQHandler+0x10>)
 80033b6:	f001 ffcb 	bl	8005350 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000244 	.word	0x20000244

080033c4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80033c8:	4802      	ldr	r0, [pc, #8]	; (80033d4 <SPI1_IRQHandler+0x10>)
 80033ca:	f004 fc5f 	bl	8007c8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000424 	.word	0x20000424

080033d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033dc:	4802      	ldr	r0, [pc, #8]	; (80033e8 <USART1_IRQHandler+0x10>)
 80033de:	f006 f89b 	bl	8009518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20000380 	.word	0x20000380

080033ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80033f0:	4802      	ldr	r0, [pc, #8]	; (80033fc <USART2_IRQHandler+0x10>)
 80033f2:	f006 f891 	bl	8009518 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	200004c4 	.word	0x200004c4

08003400 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003404:	4802      	ldr	r0, [pc, #8]	; (8003410 <DMA2_Stream0_IRQHandler+0x10>)
 8003406:	f001 f959 	bl	80046bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	200003c4 	.word	0x200003c4

08003414 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
	return 1;
 8003418:	2301      	movs	r3, #1
}
 800341a:	4618      	mov	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <_kill>:

int _kill(int pid, int sig)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800342e:	f006 fffb 	bl	800a428 <__errno>
 8003432:	4603      	mov	r3, r0
 8003434:	2216      	movs	r2, #22
 8003436:	601a      	str	r2, [r3, #0]
	return -1;
 8003438:	f04f 33ff 	mov.w	r3, #4294967295
}
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <_exit>:

void _exit (int status)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800344c:	f04f 31ff 	mov.w	r1, #4294967295
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f7ff ffe7 	bl	8003424 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003456:	e7fe      	b.n	8003456 <_exit+0x12>

08003458 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]
 8003468:	e00a      	b.n	8003480 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800346a:	f3af 8000 	nop.w
 800346e:	4601      	mov	r1, r0
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	60ba      	str	r2, [r7, #8]
 8003476:	b2ca      	uxtb	r2, r1
 8003478:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	3301      	adds	r3, #1
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	429a      	cmp	r2, r3
 8003486:	dbf0      	blt.n	800346a <_read+0x12>
	}

return len;
 8003488:	687b      	ldr	r3, [r7, #4]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b086      	sub	sp, #24
 8003496:	af00      	add	r7, sp, #0
 8003498:	60f8      	str	r0, [r7, #12]
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
 80034a2:	e009      	b.n	80034b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	60ba      	str	r2, [r7, #8]
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	3301      	adds	r3, #1
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	429a      	cmp	r2, r3
 80034be:	dbf1      	blt.n	80034a4 <_write+0x12>
	}
	return len;
 80034c0:	687b      	ldr	r3, [r7, #4]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <_close>:

int _close(int file)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
	return -1;
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034f2:	605a      	str	r2, [r3, #4]
	return 0;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <_isatty>:

int _isatty(int file)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
	return 1;
 800350a:	2301      	movs	r3, #1
}
 800350c:	4618      	mov	r0, r3
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
	return 0;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800353c:	4a14      	ldr	r2, [pc, #80]	; (8003590 <_sbrk+0x5c>)
 800353e:	4b15      	ldr	r3, [pc, #84]	; (8003594 <_sbrk+0x60>)
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003548:	4b13      	ldr	r3, [pc, #76]	; (8003598 <_sbrk+0x64>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d102      	bne.n	8003556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003550:	4b11      	ldr	r3, [pc, #68]	; (8003598 <_sbrk+0x64>)
 8003552:	4a12      	ldr	r2, [pc, #72]	; (800359c <_sbrk+0x68>)
 8003554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <_sbrk+0x64>)
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4413      	add	r3, r2
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	429a      	cmp	r2, r3
 8003562:	d207      	bcs.n	8003574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003564:	f006 ff60 	bl	800a428 <__errno>
 8003568:	4603      	mov	r3, r0
 800356a:	220c      	movs	r2, #12
 800356c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800356e:	f04f 33ff 	mov.w	r3, #4294967295
 8003572:	e009      	b.n	8003588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003574:	4b08      	ldr	r3, [pc, #32]	; (8003598 <_sbrk+0x64>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800357a:	4b07      	ldr	r3, [pc, #28]	; (8003598 <_sbrk+0x64>)
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4413      	add	r3, r2
 8003582:	4a05      	ldr	r2, [pc, #20]	; (8003598 <_sbrk+0x64>)
 8003584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003586:	68fb      	ldr	r3, [r7, #12]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	20020000 	.word	0x20020000
 8003594:	00000400 	.word	0x00000400
 8003598:	2000021c 	.word	0x2000021c
 800359c:	20000630 	.word	0x20000630

080035a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035a4:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <SystemInit+0x20>)
 80035a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035aa:	4a05      	ldr	r2, [pc, #20]	; (80035c0 <SystemInit+0x20>)
 80035ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <timer_init>:
 *  Created on: Aug 1, 2023
 *      Author: phamv
 */
#include "timer.h"

void timer_init(){
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80035c8:	4808      	ldr	r0, [pc, #32]	; (80035ec <timer_init+0x28>)
 80035ca:	f004 fea9 	bl	8008320 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Init(&htim3);
 80035ce:	4808      	ldr	r0, [pc, #32]	; (80035f0 <timer_init+0x2c>)
 80035d0:	f004 fdee 	bl	80081b0 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start(&htim3);
 80035d4:	4806      	ldr	r0, [pc, #24]	; (80035f0 <timer_init+0x2c>)
 80035d6:	f004 fe3b 	bl	8008250 <HAL_TIM_Base_Start>
//	HAL_TIM_PWM_Init(&htim13);
	setTimer1(1000);
 80035da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035de:	f000 f809 	bl	80035f4 <setTimer1>
	setTimer2(50);
 80035e2:	2032      	movs	r0, #50	; 0x32
 80035e4:	f000 f820 	bl	8003628 <setTimer2>
}
 80035e8:	bf00      	nop
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	2000047c 	.word	0x2000047c
 80035f0:	20000298 	.word	0x20000298

080035f4 <setTimer1>:

int flag_timer1 = 0, flag_timer2 = 0, flag_timer3 = 0;
int timer1_counter = 0, timer2_counter = 0, timer3_counter = 0;
int timer1_MUL = 0, timer2_MUL = 0, timer3_MUL = 0;

void setTimer1(int duration){
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
	timer1_MUL = duration/TIMER_CYCLE;
 80035fc:	4a07      	ldr	r2, [pc, #28]	; (800361c <setTimer1+0x28>)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6013      	str	r3, [r2, #0]
	timer1_counter = timer1_MUL;
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <setTimer1+0x28>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a06      	ldr	r2, [pc, #24]	; (8003620 <setTimer1+0x2c>)
 8003608:	6013      	str	r3, [r2, #0]
	flag_timer1 = 0;
 800360a:	4b06      	ldr	r3, [pc, #24]	; (8003624 <setTimer1+0x30>)
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	20000230 	.word	0x20000230
 8003620:	20000228 	.word	0x20000228
 8003624:	20000220 	.word	0x20000220

08003628 <setTimer2>:

void setTimer2(int duration){
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	timer2_MUL = duration/TIMER_CYCLE;
 8003630:	4a07      	ldr	r2, [pc, #28]	; (8003650 <setTimer2+0x28>)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6013      	str	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8003636:	4b06      	ldr	r3, [pc, #24]	; (8003650 <setTimer2+0x28>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a06      	ldr	r2, [pc, #24]	; (8003654 <setTimer2+0x2c>)
 800363c:	6013      	str	r3, [r2, #0]
	flag_timer2 = 0;
 800363e:	4b06      	ldr	r3, [pc, #24]	; (8003658 <setTimer2+0x30>)
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	20000234 	.word	0x20000234
 8003654:	2000022c 	.word	0x2000022c
 8003658:	20000224 	.word	0x20000224

0800365c <HAL_TIM_PeriodElapsedCallback>:
	timer3_MUL = duration/TIMER_CYCLE;
	timer3_counter = timer3_MUL;
	flag_timer3 = 0;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366c:	d115      	bne.n	800369a <HAL_TIM_PeriodElapsedCallback+0x3e>
		if(timer2_counter > 0){
 800366e:	4b0d      	ldr	r3, [pc, #52]	; (80036a4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	dd0f      	ble.n	8003696 <HAL_TIM_PeriodElapsedCallback+0x3a>
			timer2_counter--;
 8003676:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3b01      	subs	r3, #1
 800367c:	4a09      	ldr	r2, [pc, #36]	; (80036a4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800367e:	6013      	str	r3, [r2, #0]
			if(timer2_counter == 0) {
 8003680:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d106      	bne.n	8003696 <HAL_TIM_PeriodElapsedCallback+0x3a>
				flag_timer2 = 1;
 8003688:	4b07      	ldr	r3, [pc, #28]	; (80036a8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800368a:	2201      	movs	r2, #1
 800368c:	601a      	str	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800368e:	4b07      	ldr	r3, [pc, #28]	; (80036ac <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a04      	ldr	r2, [pc, #16]	; (80036a4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003694:	6013      	str	r3, [r2, #0]
			}
		}
		led7_Scan();
 8003696:	f7fe fd23 	bl	80020e0 <led7_Scan>
	}
}
 800369a:	bf00      	nop
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	2000022c 	.word	0x2000022c
 80036a8:	20000224 	.word	0x20000224
 80036ac:	20000234 	.word	0x20000234

080036b0 <uart_init>:
unsigned char receive_buffer1 = 0;
unsigned char receive_buffer2 = 0;

uint8_t msg[100];

void uart_init(){
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80036b4:	2201      	movs	r2, #1
 80036b6:	4905      	ldr	r1, [pc, #20]	; (80036cc <uart_init+0x1c>)
 80036b8:	4805      	ldr	r0, [pc, #20]	; (80036d0 <uart_init+0x20>)
 80036ba:	f005 fefc 	bl	80094b6 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 80036be:	2201      	movs	r2, #1
 80036c0:	4904      	ldr	r1, [pc, #16]	; (80036d4 <uart_init+0x24>)
 80036c2:	4805      	ldr	r0, [pc, #20]	; (80036d8 <uart_init+0x28>)
 80036c4:	f005 fef7 	bl	80094b6 <HAL_UART_Receive_IT>
}
 80036c8:	bf00      	nop
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	20000238 	.word	0x20000238
 80036d0:	20000380 	.word	0x20000380
 80036d4:	20000239 	.word	0x20000239
 80036d8:	200004c4 	.word	0x200004c4

080036dc <HAL_UART_RxCpltCallback>:

void uart_SendString(UART_HandleTypeDef *huart, uint8_t* str){
	HAL_UART_Transmit(huart, (void*)msg, sprintf(msg,"%s",str), 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a11      	ldr	r2, [pc, #68]	; (8003730 <HAL_UART_RxCpltCallback+0x54>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d10a      	bne.n	8003704 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 80036ee:	230a      	movs	r3, #10
 80036f0:	2201      	movs	r2, #1
 80036f2:	4910      	ldr	r1, [pc, #64]	; (8003734 <HAL_UART_RxCpltCallback+0x58>)
 80036f4:	4810      	ldr	r0, [pc, #64]	; (8003738 <HAL_UART_RxCpltCallback+0x5c>)
 80036f6:	f005 fe4c 	bl	8009392 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80036fa:	2201      	movs	r2, #1
 80036fc:	490d      	ldr	r1, [pc, #52]	; (8003734 <HAL_UART_RxCpltCallback+0x58>)
 80036fe:	480e      	ldr	r0, [pc, #56]	; (8003738 <HAL_UART_RxCpltCallback+0x5c>)
 8003700:	f005 fed9 	bl	80094b6 <HAL_UART_Receive_IT>
	}
	if(huart->Instance == USART2){
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a0c      	ldr	r2, [pc, #48]	; (800373c <HAL_UART_RxCpltCallback+0x60>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d10c      	bne.n	8003728 <HAL_UART_RxCpltCallback+0x4c>
		rtc_fsm_get_time();
 800370e:	f7fd fe01 	bl	8001314 <rtc_fsm_get_time>
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8003712:	2201      	movs	r2, #1
 8003714:	490a      	ldr	r1, [pc, #40]	; (8003740 <HAL_UART_RxCpltCallback+0x64>)
 8003716:	480b      	ldr	r0, [pc, #44]	; (8003744 <HAL_UART_RxCpltCallback+0x68>)
 8003718:	f005 fecd 	bl	80094b6 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart1, &receive_buffer2, 1, 10);
 800371c:	230a      	movs	r3, #10
 800371e:	2201      	movs	r2, #1
 8003720:	4907      	ldr	r1, [pc, #28]	; (8003740 <HAL_UART_RxCpltCallback+0x64>)
 8003722:	4805      	ldr	r0, [pc, #20]	; (8003738 <HAL_UART_RxCpltCallback+0x5c>)
 8003724:	f005 fe35 	bl	8009392 <HAL_UART_Transmit>
	}
}
 8003728:	bf00      	nop
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40011000 	.word	0x40011000
 8003734:	20000238 	.word	0x20000238
 8003738:	20000380 	.word	0x20000380
 800373c:	40004400 	.word	0x40004400
 8003740:	20000239 	.word	0x20000239
 8003744:	200004c4 	.word	0x200004c4

08003748 <BCD2DEC>:
 *      Author: phamv
 */

#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003752:	79fb      	ldrb	r3, [r7, #7]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	b2db      	uxtb	r3, r3
 8003758:	461a      	mov	r2, r3
 800375a:	0092      	lsls	r2, r2, #2
 800375c:	4413      	add	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	b2da      	uxtb	r2, r3
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	f003 030f 	and.w	r3, r3, #15
 8003768:	b2db      	uxtb	r3, r3
 800376a:	4413      	add	r3, r2
 800376c:	b2db      	uxtb	r3, r3
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
	...

0800377c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	4a0d      	ldr	r2, [pc, #52]	; (80037c0 <DEC2BCD+0x44>)
 800378a:	fba2 2303 	umull	r2, r3, r2, r3
 800378e:	08db      	lsrs	r3, r3, #3
 8003790:	b2db      	uxtb	r3, r3
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	b258      	sxtb	r0, r3
 8003796:	79fa      	ldrb	r2, [r7, #7]
 8003798:	4b09      	ldr	r3, [pc, #36]	; (80037c0 <DEC2BCD+0x44>)
 800379a:	fba3 1302 	umull	r1, r3, r3, r2
 800379e:	08d9      	lsrs	r1, r3, #3
 80037a0:	460b      	mov	r3, r1
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	b25b      	sxtb	r3, r3
 80037ae:	4303      	orrs	r3, r0
 80037b0:	b25b      	sxtb	r3, r3
 80037b2:	b2db      	uxtb	r3, r3
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	cccccccd 	.word	0xcccccccd

080037c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80037c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037c8:	480d      	ldr	r0, [pc, #52]	; (8003800 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80037ca:	490e      	ldr	r1, [pc, #56]	; (8003804 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80037cc:	4a0e      	ldr	r2, [pc, #56]	; (8003808 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037d0:	e002      	b.n	80037d8 <LoopCopyDataInit>

080037d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037d6:	3304      	adds	r3, #4

080037d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037dc:	d3f9      	bcc.n	80037d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037de:	4a0b      	ldr	r2, [pc, #44]	; (800380c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80037e0:	4c0b      	ldr	r4, [pc, #44]	; (8003810 <LoopFillZerobss+0x26>)
  movs r3, #0
 80037e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037e4:	e001      	b.n	80037ea <LoopFillZerobss>

080037e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037e8:	3204      	adds	r2, #4

080037ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037ec:	d3fb      	bcc.n	80037e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037ee:	f7ff fed7 	bl	80035a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037f2:	f006 fe1f 	bl	800a434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037f6:	f7fe fdb3 	bl	8002360 <main>
  bx  lr    
 80037fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80037fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003800:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003804:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003808:	0801565c 	.word	0x0801565c
  ldr r2, =_sbss
 800380c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003810:	2000062c 	.word	0x2000062c

08003814 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003814:	e7fe      	b.n	8003814 <ADC_IRQHandler>
	...

08003818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800381c:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <HAL_Init+0x40>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0d      	ldr	r2, [pc, #52]	; (8003858 <HAL_Init+0x40>)
 8003822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003826:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003828:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <HAL_Init+0x40>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0a      	ldr	r2, [pc, #40]	; (8003858 <HAL_Init+0x40>)
 800382e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003832:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <HAL_Init+0x40>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a07      	ldr	r2, [pc, #28]	; (8003858 <HAL_Init+0x40>)
 800383a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800383e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003840:	2003      	movs	r0, #3
 8003842:	f000 fd61 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003846:	200f      	movs	r0, #15
 8003848:	f000 f808 	bl	800385c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800384c:	f7ff fab2 	bl	8002db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40023c00 	.word	0x40023c00

0800385c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003864:	4b12      	ldr	r3, [pc, #72]	; (80038b0 <HAL_InitTick+0x54>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_InitTick+0x58>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	4619      	mov	r1, r3
 800386e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003872:	fbb3 f3f1 	udiv	r3, r3, r1
 8003876:	fbb2 f3f3 	udiv	r3, r2, r3
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fd79 	bl	8004372 <HAL_SYSTICK_Config>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e00e      	b.n	80038a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b0f      	cmp	r3, #15
 800388e:	d80a      	bhi.n	80038a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003890:	2200      	movs	r2, #0
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	f04f 30ff 	mov.w	r0, #4294967295
 8003898:	f000 fd41 	bl	800431e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800389c:	4a06      	ldr	r2, [pc, #24]	; (80038b8 <HAL_InitTick+0x5c>)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	e000      	b.n	80038a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	20000004 	.word	0x20000004
 80038b4:	2000000c 	.word	0x2000000c
 80038b8:	20000008 	.word	0x20000008

080038bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038c0:	4b06      	ldr	r3, [pc, #24]	; (80038dc <HAL_IncTick+0x20>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	461a      	mov	r2, r3
 80038c6:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_IncTick+0x24>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4413      	add	r3, r2
 80038cc:	4a04      	ldr	r2, [pc, #16]	; (80038e0 <HAL_IncTick+0x24>)
 80038ce:	6013      	str	r3, [r2, #0]
}
 80038d0:	bf00      	nop
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	2000000c 	.word	0x2000000c
 80038e0:	20000618 	.word	0x20000618

080038e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return uwTick;
 80038e8:	4b03      	ldr	r3, [pc, #12]	; (80038f8 <HAL_GetTick+0x14>)
 80038ea:	681b      	ldr	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	20000618 	.word	0x20000618

080038fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003904:	f7ff ffee 	bl	80038e4 <HAL_GetTick>
 8003908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003914:	d005      	beq.n	8003922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003916:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <HAL_Delay+0x44>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	461a      	mov	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4413      	add	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003922:	bf00      	nop
 8003924:	f7ff ffde 	bl	80038e4 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	429a      	cmp	r2, r3
 8003932:	d8f7      	bhi.n	8003924 <HAL_Delay+0x28>
  {
  }
}
 8003934:	bf00      	nop
 8003936:	bf00      	nop
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	2000000c 	.word	0x2000000c

08003944 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e033      	b.n	80039c2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff fa4e 	bl	8002e04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	f003 0310 	and.w	r3, r3, #16
 800397e:	2b00      	cmp	r3, #0
 8003980:	d118      	bne.n	80039b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800398a:	f023 0302 	bic.w	r3, r3, #2
 800398e:	f043 0202 	orr.w	r2, r3, #2
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fa68 	bl	8003e6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	f023 0303 	bic.w	r3, r3, #3
 80039aa:	f043 0201 	orr.w	r2, r3, #1
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	641a      	str	r2, [r3, #64]	; 0x40
 80039b2:	e001      	b.n	80039b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_ADC_Start_DMA+0x1e>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e0e9      	b.n	8003bbe <HAL_ADC_Start_DMA+0x1f2>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d018      	beq.n	8003a32 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a10:	4b6d      	ldr	r3, [pc, #436]	; (8003bc8 <HAL_ADC_Start_DMA+0x1fc>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a6d      	ldr	r2, [pc, #436]	; (8003bcc <HAL_ADC_Start_DMA+0x200>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	0c9a      	lsrs	r2, r3, #18
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	4413      	add	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a24:	e002      	b.n	8003a2c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1f9      	bne.n	8003a26 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a40:	d107      	bne.n	8003a52 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a50:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 0301 	and.w	r3, r3, #1
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	f040 80a1 	bne.w	8003ba4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003a6a:	f023 0301 	bic.w	r3, r3, #1
 8003a6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d007      	beq.n	8003a94 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aa0:	d106      	bne.n	8003ab0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	f023 0206 	bic.w	r2, r3, #6
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	645a      	str	r2, [r3, #68]	; 0x44
 8003aae:	e002      	b.n	8003ab6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003abe:	4b44      	ldr	r3, [pc, #272]	; (8003bd0 <HAL_ADC_Start_DMA+0x204>)
 8003ac0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac6:	4a43      	ldr	r2, [pc, #268]	; (8003bd4 <HAL_ADC_Start_DMA+0x208>)
 8003ac8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ace:	4a42      	ldr	r2, [pc, #264]	; (8003bd8 <HAL_ADC_Start_DMA+0x20c>)
 8003ad0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad6:	4a41      	ldr	r2, [pc, #260]	; (8003bdc <HAL_ADC_Start_DMA+0x210>)
 8003ad8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003af2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b02:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	334c      	adds	r3, #76	; 0x4c
 8003b0e:	4619      	mov	r1, r3
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f000 fce8 	bl	80044e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 031f 	and.w	r3, r3, #31
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d12a      	bne.n	8003b7a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a2d      	ldr	r2, [pc, #180]	; (8003be0 <HAL_ADC_Start_DMA+0x214>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d015      	beq.n	8003b5a <HAL_ADC_Start_DMA+0x18e>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a2c      	ldr	r2, [pc, #176]	; (8003be4 <HAL_ADC_Start_DMA+0x218>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d105      	bne.n	8003b44 <HAL_ADC_Start_DMA+0x178>
 8003b38:	4b25      	ldr	r3, [pc, #148]	; (8003bd0 <HAL_ADC_Start_DMA+0x204>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00a      	beq.n	8003b5a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a27      	ldr	r2, [pc, #156]	; (8003be8 <HAL_ADC_Start_DMA+0x21c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d136      	bne.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
 8003b4e:	4b20      	ldr	r3, [pc, #128]	; (8003bd0 <HAL_ADC_Start_DMA+0x204>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f003 0310 	and.w	r3, r3, #16
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d130      	bne.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d129      	bne.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003b76:	609a      	str	r2, [r3, #8]
 8003b78:	e020      	b.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a18      	ldr	r2, [pc, #96]	; (8003be0 <HAL_ADC_Start_DMA+0x214>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d11b      	bne.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d114      	bne.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ba0:	609a      	str	r2, [r3, #8]
 8003ba2:	e00b      	b.n	8003bbc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f043 0210 	orr.w	r2, r3, #16
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb4:	f043 0201 	orr.w	r2, r3, #1
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000004 	.word	0x20000004
 8003bcc:	431bde83 	.word	0x431bde83
 8003bd0:	40012300 	.word	0x40012300
 8003bd4:	08004065 	.word	0x08004065
 8003bd8:	0800411f 	.word	0x0800411f
 8003bdc:	0800413b 	.word	0x0800413b
 8003be0:	40012000 	.word	0x40012000
 8003be4:	40012100 	.word	0x40012100
 8003be8:	40012200 	.word	0x40012200

08003bec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003bf4:	bf00      	nop
 8003bf6:	370c      	adds	r7, #12
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr

08003c00 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <HAL_ADC_ConfigChannel+0x1c>
 8003c40:	2302      	movs	r3, #2
 8003c42:	e105      	b.n	8003e50 <HAL_ADC_ConfigChannel+0x228>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2b09      	cmp	r3, #9
 8003c52:	d925      	bls.n	8003ca0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68d9      	ldr	r1, [r3, #12]
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	461a      	mov	r2, r3
 8003c62:	4613      	mov	r3, r2
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	4413      	add	r3, r2
 8003c68:	3b1e      	subs	r3, #30
 8003c6a:	2207      	movs	r2, #7
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	43da      	mvns	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	400a      	ands	r2, r1
 8003c78:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68d9      	ldr	r1, [r3, #12]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	689a      	ldr	r2, [r3, #8]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	4403      	add	r3, r0
 8003c92:	3b1e      	subs	r3, #30
 8003c94:	409a      	lsls	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	60da      	str	r2, [r3, #12]
 8003c9e:	e022      	b.n	8003ce6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6919      	ldr	r1, [r3, #16]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	461a      	mov	r2, r3
 8003cae:	4613      	mov	r3, r2
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	4413      	add	r3, r2
 8003cb4:	2207      	movs	r2, #7
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43da      	mvns	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	6919      	ldr	r1, [r3, #16]
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	4403      	add	r3, r0
 8003cdc:	409a      	lsls	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b06      	cmp	r3, #6
 8003cec:	d824      	bhi.n	8003d38 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3b05      	subs	r3, #5
 8003d00:	221f      	movs	r2, #31
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43da      	mvns	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	400a      	ands	r2, r1
 8003d0e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	3b05      	subs	r3, #5
 8003d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
 8003d36:	e04c      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b0c      	cmp	r3, #12
 8003d3e:	d824      	bhi.n	8003d8a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4413      	add	r3, r2
 8003d50:	3b23      	subs	r3, #35	; 0x23
 8003d52:	221f      	movs	r2, #31
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	43da      	mvns	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	400a      	ands	r2, r1
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	4618      	mov	r0, r3
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	4413      	add	r3, r2
 8003d7a:	3b23      	subs	r3, #35	; 0x23
 8003d7c:	fa00 f203 	lsl.w	r2, r0, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
 8003d88:	e023      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	4613      	mov	r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	3b41      	subs	r3, #65	; 0x41
 8003d9c:	221f      	movs	r2, #31
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	43da      	mvns	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	400a      	ands	r2, r1
 8003daa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	4618      	mov	r0, r3
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3b41      	subs	r3, #65	; 0x41
 8003dc6:	fa00 f203 	lsl.w	r2, r0, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dd2:	4b22      	ldr	r3, [pc, #136]	; (8003e5c <HAL_ADC_ConfigChannel+0x234>)
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a21      	ldr	r2, [pc, #132]	; (8003e60 <HAL_ADC_ConfigChannel+0x238>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d109      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x1cc>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b12      	cmp	r3, #18
 8003de6:	d105      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a19      	ldr	r2, [pc, #100]	; (8003e60 <HAL_ADC_ConfigChannel+0x238>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d123      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x21e>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2b10      	cmp	r3, #16
 8003e04:	d003      	beq.n	8003e0e <HAL_ADC_ConfigChannel+0x1e6>
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2b11      	cmp	r3, #17
 8003e0c:	d11b      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b10      	cmp	r3, #16
 8003e20:	d111      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <HAL_ADC_ConfigChannel+0x23c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a10      	ldr	r2, [pc, #64]	; (8003e68 <HAL_ADC_ConfigChannel+0x240>)
 8003e28:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2c:	0c9a      	lsrs	r2, r3, #18
 8003e2e:	4613      	mov	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	4413      	add	r3, r2
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e38:	e002      	b.n	8003e40 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f9      	bne.n	8003e3a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	40012300 	.word	0x40012300
 8003e60:	40012000 	.word	0x40012000
 8003e64:	20000004 	.word	0x20000004
 8003e68:	431bde83 	.word	0x431bde83

08003e6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e74:	4b79      	ldr	r3, [pc, #484]	; (800405c <ADC_Init+0x1f0>)
 8003e76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ea0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6859      	ldr	r1, [r3, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	021a      	lsls	r2, r3, #8
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003ec4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ee6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6899      	ldr	r1, [r3, #8]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efe:	4a58      	ldr	r2, [pc, #352]	; (8004060 <ADC_Init+0x1f4>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d022      	beq.n	8003f4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689a      	ldr	r2, [r3, #8]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6899      	ldr	r1, [r3, #8]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6899      	ldr	r1, [r3, #8]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	e00f      	b.n	8003f6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0202 	bic.w	r2, r2, #2
 8003f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6899      	ldr	r1, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	7e1b      	ldrb	r3, [r3, #24]
 8003f84:	005a      	lsls	r2, r3, #1
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d01b      	beq.n	8003fd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003fb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6859      	ldr	r1, [r3, #4]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	035a      	lsls	r2, r3, #13
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	605a      	str	r2, [r3, #4]
 8003fce:	e007      	b.n	8003fe0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fde:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003fee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	051a      	lsls	r2, r3, #20
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004014:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6899      	ldr	r1, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004022:	025a      	lsls	r2, r3, #9
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689a      	ldr	r2, [r3, #8]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800403a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6899      	ldr	r1, [r3, #8]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	029a      	lsls	r2, r3, #10
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	609a      	str	r2, [r3, #8]
}
 8004050:	bf00      	nop
 8004052:	3714      	adds	r7, #20
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40012300 	.word	0x40012300
 8004060:	0f000001 	.word	0x0f000001

08004064 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004070:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800407a:	2b00      	cmp	r3, #0
 800407c:	d13c      	bne.n	80040f8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d12b      	bne.n	80040f0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800409c:	2b00      	cmp	r3, #0
 800409e:	d127      	bne.n	80040f0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d006      	beq.n	80040bc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d119      	bne.n	80040f0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0220 	bic.w	r2, r2, #32
 80040ca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d105      	bne.n	80040f0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	f043 0201 	orr.w	r2, r3, #1
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f7ff fd7b 	bl	8003bec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80040f6:	e00e      	b.n	8004116 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	f003 0310 	and.w	r3, r3, #16
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	f7ff fd85 	bl	8003c14 <HAL_ADC_ErrorCallback>
}
 800410a:	e004      	b.n	8004116 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	4798      	blx	r3
}
 8004116:	bf00      	nop
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b084      	sub	sp, #16
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f7ff fd67 	bl	8003c00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b084      	sub	sp, #16
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004146:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2240      	movs	r2, #64	; 0x40
 800414c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	f043 0204 	orr.w	r2, r3, #4
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f7ff fd5a 	bl	8003c14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004178:	4b0c      	ldr	r3, [pc, #48]	; (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004184:	4013      	ands	r3, r2
 8004186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004190:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800419a:	4a04      	ldr	r2, [pc, #16]	; (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	60d3      	str	r3, [r2, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041b4:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <__NVIC_GetPriorityGrouping+0x18>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	0a1b      	lsrs	r3, r3, #8
 80041ba:	f003 0307 	and.w	r3, r3, #7
}
 80041be:	4618      	mov	r0, r3
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000ed00 	.word	0xe000ed00

080041cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	db0b      	blt.n	80041f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	f003 021f 	and.w	r2, r3, #31
 80041e4:	4907      	ldr	r1, [pc, #28]	; (8004204 <__NVIC_EnableIRQ+0x38>)
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	2001      	movs	r0, #1
 80041ee:	fa00 f202 	lsl.w	r2, r0, r2
 80041f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	e000e100 	.word	0xe000e100

08004208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	6039      	str	r1, [r7, #0]
 8004212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	db0a      	blt.n	8004232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	490c      	ldr	r1, [pc, #48]	; (8004254 <__NVIC_SetPriority+0x4c>)
 8004222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004226:	0112      	lsls	r2, r2, #4
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	440b      	add	r3, r1
 800422c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004230:	e00a      	b.n	8004248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	4908      	ldr	r1, [pc, #32]	; (8004258 <__NVIC_SetPriority+0x50>)
 8004238:	79fb      	ldrb	r3, [r7, #7]
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	3b04      	subs	r3, #4
 8004240:	0112      	lsls	r2, r2, #4
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	440b      	add	r3, r1
 8004246:	761a      	strb	r2, [r3, #24]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	e000e100 	.word	0xe000e100
 8004258:	e000ed00 	.word	0xe000ed00

0800425c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	; 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f1c3 0307 	rsb	r3, r3, #7
 8004276:	2b04      	cmp	r3, #4
 8004278:	bf28      	it	cs
 800427a:	2304      	movcs	r3, #4
 800427c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	3304      	adds	r3, #4
 8004282:	2b06      	cmp	r3, #6
 8004284:	d902      	bls.n	800428c <NVIC_EncodePriority+0x30>
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3b03      	subs	r3, #3
 800428a:	e000      	b.n	800428e <NVIC_EncodePriority+0x32>
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43da      	mvns	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	401a      	ands	r2, r3
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a4:	f04f 31ff 	mov.w	r1, #4294967295
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	43d9      	mvns	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b4:	4313      	orrs	r3, r2
         );
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	; 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	; (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff8e 	bl	8004208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff29 	bl	8004168 <__NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff3e 	bl	80041b0 <__NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff8e 	bl	800425c <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5d 	bl	8004208 <__NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff31 	bl	80041cc <__NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa2 	bl	80042c4 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004398:	f7ff faa4 	bl	80038e4 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e099      	b.n	80044dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043c8:	e00f      	b.n	80043ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043ca:	f7ff fa8b 	bl	80038e4 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d908      	bls.n	80043ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2220      	movs	r2, #32
 80043dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2203      	movs	r2, #3
 80043e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e078      	b.n	80044dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1e8      	bne.n	80043ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4b38      	ldr	r3, [pc, #224]	; (80044e4 <HAL_DMA_Init+0x158>)
 8004404:	4013      	ands	r3, r2
 8004406:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004416:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004422:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800442e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	2b04      	cmp	r3, #4
 8004442:	d107      	bne.n	8004454 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444c:	4313      	orrs	r3, r2
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	4313      	orrs	r3, r2
 8004452:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	f023 0307 	bic.w	r3, r3, #7
 800446a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	2b04      	cmp	r3, #4
 800447c:	d117      	bne.n	80044ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00e      	beq.n	80044ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 fb0f 	bl	8004ab4 <DMA_CheckFifoParam>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2240      	movs	r2, #64	; 0x40
 80044a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80044aa:	2301      	movs	r3, #1
 80044ac:	e016      	b.n	80044dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fac6 	bl	8004a48 <DMA_CalcBaseAndBitshift>
 80044bc:	4603      	mov	r3, r0
 80044be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c4:	223f      	movs	r2, #63	; 0x3f
 80044c6:	409a      	lsls	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	f010803f 	.word	0xf010803f

080044e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_DMA_Start_IT+0x26>
 800450a:	2302      	movs	r3, #2
 800450c:	e040      	b.n	8004590 <HAL_DMA_Start_IT+0xa8>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b01      	cmp	r3, #1
 8004520:	d12f      	bne.n	8004582 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2202      	movs	r2, #2
 8004526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	68b9      	ldr	r1, [r7, #8]
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fa58 	bl	80049ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004540:	223f      	movs	r2, #63	; 0x3f
 8004542:	409a      	lsls	r2, r3
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0216 	orr.w	r2, r2, #22
 8004556:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	2b00      	cmp	r3, #0
 800455e:	d007      	beq.n	8004570 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f042 0208 	orr.w	r2, r2, #8
 800456e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0201 	orr.w	r2, r2, #1
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	e005      	b.n	800458e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800458a:	2302      	movs	r3, #2
 800458c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800458e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80045a6:	f7ff f99d 	bl	80038e4 <HAL_GetTick>
 80045aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d008      	beq.n	80045ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2280      	movs	r2, #128	; 0x80
 80045bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e052      	b.n	8004670 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0216 	bic.w	r2, r2, #22
 80045d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d103      	bne.n	80045fa <HAL_DMA_Abort+0x62>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d007      	beq.n	800460a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 0208 	bic.w	r2, r2, #8
 8004608:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f022 0201 	bic.w	r2, r2, #1
 8004618:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800461a:	e013      	b.n	8004644 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800461c:	f7ff f962 	bl	80038e4 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b05      	cmp	r3, #5
 8004628:	d90c      	bls.n	8004644 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2203      	movs	r2, #3
 8004634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e015      	b.n	8004670 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1e4      	bne.n	800461c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004656:	223f      	movs	r2, #63	; 0x3f
 8004658:	409a      	lsls	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d004      	beq.n	8004696 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2280      	movs	r2, #128	; 0x80
 8004690:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e00c      	b.n	80046b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2205      	movs	r2, #5
 800469a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 0201 	bic.w	r2, r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80046c8:	4b92      	ldr	r3, [pc, #584]	; (8004914 <HAL_DMA_IRQHandler+0x258>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a92      	ldr	r2, [pc, #584]	; (8004918 <HAL_DMA_IRQHandler+0x25c>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	0a9b      	lsrs	r3, r3, #10
 80046d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e6:	2208      	movs	r2, #8
 80046e8:	409a      	lsls	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	4013      	ands	r3, r2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d01a      	beq.n	8004728 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d013      	beq.n	8004728 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0204 	bic.w	r2, r2, #4
 800470e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004714:	2208      	movs	r2, #8
 8004716:	409a      	lsls	r2, r3
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004720:	f043 0201 	orr.w	r2, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800472c:	2201      	movs	r2, #1
 800472e:	409a      	lsls	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	4013      	ands	r3, r2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d012      	beq.n	800475e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800474a:	2201      	movs	r2, #1
 800474c:	409a      	lsls	r2, r3
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004756:	f043 0202 	orr.w	r2, r3, #2
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004762:	2204      	movs	r2, #4
 8004764:	409a      	lsls	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4013      	ands	r3, r2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d012      	beq.n	8004794 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00b      	beq.n	8004794 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004780:	2204      	movs	r2, #4
 8004782:	409a      	lsls	r2, r3
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478c:	f043 0204 	orr.w	r2, r3, #4
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004798:	2210      	movs	r2, #16
 800479a:	409a      	lsls	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4013      	ands	r3, r2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d043      	beq.n	800482c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d03c      	beq.n	800482c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b6:	2210      	movs	r2, #16
 80047b8:	409a      	lsls	r2, r3
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d018      	beq.n	80047fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d108      	bne.n	80047ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d024      	beq.n	800482c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	4798      	blx	r3
 80047ea:	e01f      	b.n	800482c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01b      	beq.n	800482c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	4798      	blx	r3
 80047fc:	e016      	b.n	800482c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004808:	2b00      	cmp	r3, #0
 800480a:	d107      	bne.n	800481c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 0208 	bic.w	r2, r2, #8
 800481a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	2b00      	cmp	r3, #0
 8004822:	d003      	beq.n	800482c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004830:	2220      	movs	r2, #32
 8004832:	409a      	lsls	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4013      	ands	r3, r2
 8004838:	2b00      	cmp	r3, #0
 800483a:	f000 808e 	beq.w	800495a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0310 	and.w	r3, r3, #16
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 8086 	beq.w	800495a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004852:	2220      	movs	r2, #32
 8004854:	409a      	lsls	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b05      	cmp	r3, #5
 8004864:	d136      	bne.n	80048d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0216 	bic.w	r2, r2, #22
 8004874:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695a      	ldr	r2, [r3, #20]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004884:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	2b00      	cmp	r3, #0
 800488c:	d103      	bne.n	8004896 <HAL_DMA_IRQHandler+0x1da>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004892:	2b00      	cmp	r3, #0
 8004894:	d007      	beq.n	80048a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0208 	bic.w	r2, r2, #8
 80048a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048aa:	223f      	movs	r2, #63	; 0x3f
 80048ac:	409a      	lsls	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d07d      	beq.n	80049c6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
        }
        return;
 80048d2:	e078      	b.n	80049c6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d01c      	beq.n	800491c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d108      	bne.n	8004902 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d030      	beq.n	800495a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	4798      	blx	r3
 8004900:	e02b      	b.n	800495a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004906:	2b00      	cmp	r3, #0
 8004908:	d027      	beq.n	800495a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	4798      	blx	r3
 8004912:	e022      	b.n	800495a <HAL_DMA_IRQHandler+0x29e>
 8004914:	20000004 	.word	0x20000004
 8004918:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10f      	bne.n	800494a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0210 	bic.w	r2, r2, #16
 8004938:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495e:	2b00      	cmp	r3, #0
 8004960:	d032      	beq.n	80049c8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b00      	cmp	r3, #0
 800496c:	d022      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2205      	movs	r2, #5
 8004972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0201 	bic.w	r2, r2, #1
 8004984:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	3301      	adds	r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	429a      	cmp	r2, r3
 8004990:	d307      	bcc.n	80049a2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1f2      	bne.n	8004986 <HAL_DMA_IRQHandler+0x2ca>
 80049a0:	e000      	b.n	80049a4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80049a2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	4798      	blx	r3
 80049c4:	e000      	b.n	80049c8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80049c6:	bf00      	nop
    }
  }
}
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop

080049d0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049de:	b2db      	uxtb	r3, r3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
 80049f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	2b40      	cmp	r3, #64	; 0x40
 8004a18:	d108      	bne.n	8004a2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a2a:	e007      	b.n	8004a3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	60da      	str	r2, [r3, #12]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	3b10      	subs	r3, #16
 8004a58:	4a14      	ldr	r2, [pc, #80]	; (8004aac <DMA_CalcBaseAndBitshift+0x64>)
 8004a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5e:	091b      	lsrs	r3, r3, #4
 8004a60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a62:	4a13      	ldr	r2, [pc, #76]	; (8004ab0 <DMA_CalcBaseAndBitshift+0x68>)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4413      	add	r3, r2
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b03      	cmp	r3, #3
 8004a74:	d909      	bls.n	8004a8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a7e:	f023 0303 	bic.w	r3, r3, #3
 8004a82:	1d1a      	adds	r2, r3, #4
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	659a      	str	r2, [r3, #88]	; 0x58
 8004a88:	e007      	b.n	8004a9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a92:	f023 0303 	bic.w	r3, r3, #3
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	aaaaaaab 	.word	0xaaaaaaab
 8004ab0:	08015260 	.word	0x08015260

08004ab4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004abc:	2300      	movs	r3, #0
 8004abe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d11f      	bne.n	8004b0e <DMA_CheckFifoParam+0x5a>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	d856      	bhi.n	8004b82 <DMA_CheckFifoParam+0xce>
 8004ad4:	a201      	add	r2, pc, #4	; (adr r2, 8004adc <DMA_CheckFifoParam+0x28>)
 8004ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ada:	bf00      	nop
 8004adc:	08004aed 	.word	0x08004aed
 8004ae0:	08004aff 	.word	0x08004aff
 8004ae4:	08004aed 	.word	0x08004aed
 8004ae8:	08004b83 	.word	0x08004b83
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d046      	beq.n	8004b86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004afc:	e043      	b.n	8004b86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b06:	d140      	bne.n	8004b8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b0c:	e03d      	b.n	8004b8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b16:	d121      	bne.n	8004b5c <DMA_CheckFifoParam+0xa8>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b03      	cmp	r3, #3
 8004b1c:	d837      	bhi.n	8004b8e <DMA_CheckFifoParam+0xda>
 8004b1e:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <DMA_CheckFifoParam+0x70>)
 8004b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b24:	08004b35 	.word	0x08004b35
 8004b28:	08004b3b 	.word	0x08004b3b
 8004b2c:	08004b35 	.word	0x08004b35
 8004b30:	08004b4d 	.word	0x08004b4d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
      break;
 8004b38:	e030      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d025      	beq.n	8004b92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b4a:	e022      	b.n	8004b92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b54:	d11f      	bne.n	8004b96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b5a:	e01c      	b.n	8004b96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d903      	bls.n	8004b6a <DMA_CheckFifoParam+0xb6>
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	2b03      	cmp	r3, #3
 8004b66:	d003      	beq.n	8004b70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b68:	e018      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b6e:	e015      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00e      	beq.n	8004b9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b80:	e00b      	b.n	8004b9a <DMA_CheckFifoParam+0xe6>
      break;
 8004b82:	bf00      	nop
 8004b84:	e00a      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;
 8004b86:	bf00      	nop
 8004b88:	e008      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;
 8004b8a:	bf00      	nop
 8004b8c:	e006      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;
 8004b8e:	bf00      	nop
 8004b90:	e004      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;
 8004b92:	bf00      	nop
 8004b94:	e002      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;   
 8004b96:	bf00      	nop
 8004b98:	e000      	b.n	8004b9c <DMA_CheckFifoParam+0xe8>
      break;
 8004b9a:	bf00      	nop
    }
  } 
  
  return status; 
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop

08004bac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b089      	sub	sp, #36	; 0x24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	61fb      	str	r3, [r7, #28]
 8004bc6:	e16b      	b.n	8004ea0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004bc8:	2201      	movs	r2, #1
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4013      	ands	r3, r2
 8004bda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	f040 815a 	bne.w	8004e9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f003 0303 	and.w	r3, r3, #3
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d005      	beq.n	8004bfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d130      	bne.n	8004c60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	2203      	movs	r2, #3
 8004c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0e:	43db      	mvns	r3, r3
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4013      	ands	r3, r2
 8004c14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c34:	2201      	movs	r2, #1
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	4013      	ands	r3, r2
 8004c42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	091b      	lsrs	r3, r3, #4
 8004c4a:	f003 0201 	and.w	r2, r3, #1
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	fa02 f303 	lsl.w	r3, r2, r3
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f003 0303 	and.w	r3, r3, #3
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d017      	beq.n	8004c9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	2203      	movs	r2, #3
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4013      	ands	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f003 0303 	and.w	r3, r3, #3
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d123      	bne.n	8004cf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	08da      	lsrs	r2, r3, #3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3208      	adds	r2, #8
 8004cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	220f      	movs	r2, #15
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	43db      	mvns	r3, r3
 8004cc6:	69ba      	ldr	r2, [r7, #24]
 8004cc8:	4013      	ands	r3, r2
 8004cca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f003 0307 	and.w	r3, r3, #7
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	08da      	lsrs	r2, r3, #3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	3208      	adds	r2, #8
 8004cea:	69b9      	ldr	r1, [r7, #24]
 8004cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	2203      	movs	r2, #3
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	43db      	mvns	r3, r3
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	4013      	ands	r3, r2
 8004d06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f003 0203 	and.w	r2, r3, #3
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	fa02 f303 	lsl.w	r3, r2, r3
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 80b4 	beq.w	8004e9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
 8004d36:	4b60      	ldr	r3, [pc, #384]	; (8004eb8 <HAL_GPIO_Init+0x30c>)
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	4a5f      	ldr	r2, [pc, #380]	; (8004eb8 <HAL_GPIO_Init+0x30c>)
 8004d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d40:	6453      	str	r3, [r2, #68]	; 0x44
 8004d42:	4b5d      	ldr	r3, [pc, #372]	; (8004eb8 <HAL_GPIO_Init+0x30c>)
 8004d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d4a:	60fb      	str	r3, [r7, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d4e:	4a5b      	ldr	r2, [pc, #364]	; (8004ebc <HAL_GPIO_Init+0x310>)
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	089b      	lsrs	r3, r3, #2
 8004d54:	3302      	adds	r3, #2
 8004d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f003 0303 	and.w	r3, r3, #3
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	220f      	movs	r2, #15
 8004d66:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a52      	ldr	r2, [pc, #328]	; (8004ec0 <HAL_GPIO_Init+0x314>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d02b      	beq.n	8004dd2 <HAL_GPIO_Init+0x226>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a51      	ldr	r2, [pc, #324]	; (8004ec4 <HAL_GPIO_Init+0x318>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d025      	beq.n	8004dce <HAL_GPIO_Init+0x222>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a50      	ldr	r2, [pc, #320]	; (8004ec8 <HAL_GPIO_Init+0x31c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d01f      	beq.n	8004dca <HAL_GPIO_Init+0x21e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a4f      	ldr	r2, [pc, #316]	; (8004ecc <HAL_GPIO_Init+0x320>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d019      	beq.n	8004dc6 <HAL_GPIO_Init+0x21a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a4e      	ldr	r2, [pc, #312]	; (8004ed0 <HAL_GPIO_Init+0x324>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d013      	beq.n	8004dc2 <HAL_GPIO_Init+0x216>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a4d      	ldr	r2, [pc, #308]	; (8004ed4 <HAL_GPIO_Init+0x328>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d00d      	beq.n	8004dbe <HAL_GPIO_Init+0x212>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a4c      	ldr	r2, [pc, #304]	; (8004ed8 <HAL_GPIO_Init+0x32c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d007      	beq.n	8004dba <HAL_GPIO_Init+0x20e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a4b      	ldr	r2, [pc, #300]	; (8004edc <HAL_GPIO_Init+0x330>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d101      	bne.n	8004db6 <HAL_GPIO_Init+0x20a>
 8004db2:	2307      	movs	r3, #7
 8004db4:	e00e      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004db6:	2308      	movs	r3, #8
 8004db8:	e00c      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dba:	2306      	movs	r3, #6
 8004dbc:	e00a      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dbe:	2305      	movs	r3, #5
 8004dc0:	e008      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dc2:	2304      	movs	r3, #4
 8004dc4:	e006      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e004      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e002      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <HAL_GPIO_Init+0x228>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	69fa      	ldr	r2, [r7, #28]
 8004dd6:	f002 0203 	and.w	r2, r2, #3
 8004dda:	0092      	lsls	r2, r2, #2
 8004ddc:	4093      	lsls	r3, r2
 8004dde:	69ba      	ldr	r2, [r7, #24]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004de4:	4935      	ldr	r1, [pc, #212]	; (8004ebc <HAL_GPIO_Init+0x310>)
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	089b      	lsrs	r3, r3, #2
 8004dea:	3302      	adds	r3, #2
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004df2:	4b3b      	ldr	r3, [pc, #236]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	43db      	mvns	r3, r3
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e16:	4a32      	ldr	r2, [pc, #200]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e1c:	4b30      	ldr	r3, [pc, #192]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	43db      	mvns	r3, r3
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e40:	4a27      	ldr	r2, [pc, #156]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e46:	4b26      	ldr	r3, [pc, #152]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	43db      	mvns	r3, r3
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	4013      	ands	r3, r2
 8004e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d003      	beq.n	8004e6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e6a:	4a1d      	ldr	r2, [pc, #116]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e70:	4b1b      	ldr	r3, [pc, #108]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	43db      	mvns	r3, r3
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e94:	4a12      	ldr	r2, [pc, #72]	; (8004ee0 <HAL_GPIO_Init+0x334>)
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	2b0f      	cmp	r3, #15
 8004ea4:	f67f ae90 	bls.w	8004bc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ea8:	bf00      	nop
 8004eaa:	bf00      	nop
 8004eac:	3724      	adds	r7, #36	; 0x24
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	40023800 	.word	0x40023800
 8004ebc:	40013800 	.word	0x40013800
 8004ec0:	40020000 	.word	0x40020000
 8004ec4:	40020400 	.word	0x40020400
 8004ec8:	40020800 	.word	0x40020800
 8004ecc:	40020c00 	.word	0x40020c00
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	40021400 	.word	0x40021400
 8004ed8:	40021800 	.word	0x40021800
 8004edc:	40021c00 	.word	0x40021c00
 8004ee0:	40013c00 	.word	0x40013c00

08004ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	460b      	mov	r3, r1
 8004eee:	807b      	strh	r3, [r7, #2]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ef4:	787b      	ldrb	r3, [r7, #1]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004efa:	887a      	ldrh	r2, [r7, #2]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f00:	e003      	b.n	8004f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f02:	887b      	ldrh	r3, [r7, #2]
 8004f04:	041a      	lsls	r2, r3, #16
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	619a      	str	r2, [r3, #24]
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b085      	sub	sp, #20
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004f28:	887a      	ldrh	r2, [r7, #2]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	041a      	lsls	r2, r3, #16
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	43d9      	mvns	r1, r3
 8004f34:	887b      	ldrh	r3, [r7, #2]
 8004f36:	400b      	ands	r3, r1
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	619a      	str	r2, [r3, #24]
}
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
	...

08004f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e12b      	b.n	80051b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d106      	bne.n	8004f78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fd ffda 	bl	8002f2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2224      	movs	r2, #36	; 0x24
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f022 0201 	bic.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004fb0:	f002 f9cc 	bl	800734c <HAL_RCC_GetPCLK1Freq>
 8004fb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	4a81      	ldr	r2, [pc, #516]	; (80051c0 <HAL_I2C_Init+0x274>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d807      	bhi.n	8004fd0 <HAL_I2C_Init+0x84>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	4a80      	ldr	r2, [pc, #512]	; (80051c4 <HAL_I2C_Init+0x278>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	bf94      	ite	ls
 8004fc8:	2301      	movls	r3, #1
 8004fca:	2300      	movhi	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	e006      	b.n	8004fde <HAL_I2C_Init+0x92>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a7d      	ldr	r2, [pc, #500]	; (80051c8 <HAL_I2C_Init+0x27c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	bf94      	ite	ls
 8004fd8:	2301      	movls	r3, #1
 8004fda:	2300      	movhi	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e0e7      	b.n	80051b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a78      	ldr	r2, [pc, #480]	; (80051cc <HAL_I2C_Init+0x280>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	0c9b      	lsrs	r3, r3, #18
 8004ff0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4a6a      	ldr	r2, [pc, #424]	; (80051c0 <HAL_I2C_Init+0x274>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d802      	bhi.n	8005020 <HAL_I2C_Init+0xd4>
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	3301      	adds	r3, #1
 800501e:	e009      	b.n	8005034 <HAL_I2C_Init+0xe8>
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005026:	fb02 f303 	mul.w	r3, r2, r3
 800502a:	4a69      	ldr	r2, [pc, #420]	; (80051d0 <HAL_I2C_Init+0x284>)
 800502c:	fba2 2303 	umull	r2, r3, r2, r3
 8005030:	099b      	lsrs	r3, r3, #6
 8005032:	3301      	adds	r3, #1
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6812      	ldr	r2, [r2, #0]
 8005038:	430b      	orrs	r3, r1
 800503a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005046:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	495c      	ldr	r1, [pc, #368]	; (80051c0 <HAL_I2C_Init+0x274>)
 8005050:	428b      	cmp	r3, r1
 8005052:	d819      	bhi.n	8005088 <HAL_I2C_Init+0x13c>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	1e59      	subs	r1, r3, #1
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005062:	1c59      	adds	r1, r3, #1
 8005064:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005068:	400b      	ands	r3, r1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <HAL_I2C_Init+0x138>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	1e59      	subs	r1, r3, #1
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	fbb1 f3f3 	udiv	r3, r1, r3
 800507c:	3301      	adds	r3, #1
 800507e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005082:	e051      	b.n	8005128 <HAL_I2C_Init+0x1dc>
 8005084:	2304      	movs	r3, #4
 8005086:	e04f      	b.n	8005128 <HAL_I2C_Init+0x1dc>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d111      	bne.n	80050b4 <HAL_I2C_Init+0x168>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	1e58      	subs	r0, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6859      	ldr	r1, [r3, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	440b      	add	r3, r1
 800509e:	fbb0 f3f3 	udiv	r3, r0, r3
 80050a2:	3301      	adds	r3, #1
 80050a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	bf0c      	ite	eq
 80050ac:	2301      	moveq	r3, #1
 80050ae:	2300      	movne	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	e012      	b.n	80050da <HAL_I2C_Init+0x18e>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	1e58      	subs	r0, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6859      	ldr	r1, [r3, #4]
 80050bc:	460b      	mov	r3, r1
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	0099      	lsls	r1, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050ca:	3301      	adds	r3, #1
 80050cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	bf0c      	ite	eq
 80050d4:	2301      	moveq	r3, #1
 80050d6:	2300      	movne	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <HAL_I2C_Init+0x196>
 80050de:	2301      	movs	r3, #1
 80050e0:	e022      	b.n	8005128 <HAL_I2C_Init+0x1dc>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10e      	bne.n	8005108 <HAL_I2C_Init+0x1bc>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	1e58      	subs	r0, r3, #1
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6859      	ldr	r1, [r3, #4]
 80050f2:	460b      	mov	r3, r1
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	440b      	add	r3, r1
 80050f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80050fc:	3301      	adds	r3, #1
 80050fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005106:	e00f      	b.n	8005128 <HAL_I2C_Init+0x1dc>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	1e58      	subs	r0, r3, #1
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6859      	ldr	r1, [r3, #4]
 8005110:	460b      	mov	r3, r1
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	440b      	add	r3, r1
 8005116:	0099      	lsls	r1, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	fbb0 f3f3 	udiv	r3, r0, r3
 800511e:	3301      	adds	r3, #1
 8005120:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005124:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	6809      	ldr	r1, [r1, #0]
 800512c:	4313      	orrs	r3, r2
 800512e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	69da      	ldr	r2, [r3, #28]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	431a      	orrs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005156:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6911      	ldr	r1, [r2, #16]
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	68d2      	ldr	r2, [r2, #12]
 8005162:	4311      	orrs	r1, r2
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6812      	ldr	r2, [r2, #0]
 8005168:	430b      	orrs	r3, r1
 800516a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695a      	ldr	r2, [r3, #20]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0201 	orr.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	000186a0 	.word	0x000186a0
 80051c4:	001e847f 	.word	0x001e847f
 80051c8:	003d08ff 	.word	0x003d08ff
 80051cc:	431bde83 	.word	0x431bde83
 80051d0:	10624dd3 	.word	0x10624dd3

080051d4 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	4608      	mov	r0, r1
 80051de:	4611      	mov	r1, r2
 80051e0:	461a      	mov	r2, r3
 80051e2:	4603      	mov	r3, r0
 80051e4:	817b      	strh	r3, [r7, #10]
 80051e6:	460b      	mov	r3, r1
 80051e8:	813b      	strh	r3, [r7, #8]
 80051ea:	4613      	mov	r3, r2
 80051ec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	f040 809a 	bne.w	8005334 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005200:	4b50      	ldr	r3, [pc, #320]	; (8005344 <HAL_I2C_Mem_Read_IT+0x170>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	08db      	lsrs	r3, r3, #3
 8005206:	4a50      	ldr	r2, [pc, #320]	; (8005348 <HAL_I2C_Mem_Read_IT+0x174>)
 8005208:	fba2 2303 	umull	r2, r3, r2, r3
 800520c:	0a1a      	lsrs	r2, r3, #8
 800520e:	4613      	mov	r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	4413      	add	r3, r2
 8005214:	009a      	lsls	r2, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	3b01      	subs	r3, #1
 800521e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d116      	bne.n	8005254 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	f043 0220 	orr.w	r2, r3, #32
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e070      	b.n	8005336 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d0db      	beq.n	800521a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005268:	2b01      	cmp	r3, #1
 800526a:	d101      	bne.n	8005270 <HAL_I2C_Mem_Read_IT+0x9c>
 800526c:	2302      	movs	r3, #2
 800526e:	e062      	b.n	8005336 <HAL_I2C_Mem_Read_IT+0x162>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b01      	cmp	r3, #1
 8005284:	d007      	beq.n	8005296 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f042 0201 	orr.w	r2, r2, #1
 8005294:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2222      	movs	r2, #34	; 0x22
 80052aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2240      	movs	r2, #64	; 0x40
 80052b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a3a      	ldr	r2, [r7, #32]
 80052c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80052c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4a1d      	ldr	r2, [pc, #116]	; (800534c <HAL_I2C_Mem_Read_IT+0x178>)
 80052d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80052d8:	897a      	ldrh	r2, [r7, #10]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80052de:	893a      	ldrh	r2, [r7, #8]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80052e4:	88fa      	ldrh	r2, [r7, #6]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052fe:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800530e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800531c:	2b00      	cmp	r3, #0
 800531e:	d007      	beq.n	8005330 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800532e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8005330:	2300      	movs	r3, #0
 8005332:	e000      	b.n	8005336 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8005334:	2302      	movs	r3, #2
  }
}
 8005336:	4618      	mov	r0, r3
 8005338:	371c      	adds	r7, #28
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	20000004 	.word	0x20000004
 8005348:	14f8b589 	.word	0x14f8b589
 800534c:	ffff0000 	.word	0xffff0000

08005350 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b088      	sub	sp, #32
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005368:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005370:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005378:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800537a:	7bfb      	ldrb	r3, [r7, #15]
 800537c:	2b10      	cmp	r3, #16
 800537e:	d003      	beq.n	8005388 <HAL_I2C_EV_IRQHandler+0x38>
 8005380:	7bfb      	ldrb	r3, [r7, #15]
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	f040 80c1 	bne.w	800550a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10d      	bne.n	80053be <HAL_I2C_EV_IRQHandler+0x6e>
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80053a8:	d003      	beq.n	80053b2 <HAL_I2C_EV_IRQHandler+0x62>
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80053b0:	d101      	bne.n	80053b6 <HAL_I2C_EV_IRQHandler+0x66>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e000      	b.n	80053b8 <HAL_I2C_EV_IRQHandler+0x68>
 80053b6:	2300      	movs	r3, #0
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	f000 8132 	beq.w	8005622 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00c      	beq.n	80053e2 <HAL_I2C_EV_IRQHandler+0x92>
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	0a5b      	lsrs	r3, r3, #9
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d006      	beq.n	80053e2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f001 fb51 	bl	8006a7c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fcc8 	bl	8005d70 <I2C_Master_SB>
 80053e0:	e092      	b.n	8005508 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	08db      	lsrs	r3, r3, #3
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d009      	beq.n	8005402 <HAL_I2C_EV_IRQHandler+0xb2>
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	0a5b      	lsrs	r3, r3, #9
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fd3e 	bl	8005e7c <I2C_Master_ADD10>
 8005400:	e082      	b.n	8005508 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	085b      	lsrs	r3, r3, #1
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_I2C_EV_IRQHandler+0xd2>
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	0a5b      	lsrs	r3, r3, #9
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fd58 	bl	8005ed0 <I2C_Master_ADDR>
 8005420:	e072      	b.n	8005508 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	089b      	lsrs	r3, r3, #2
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d03b      	beq.n	80054a6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005438:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800543c:	f000 80f3 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	09db      	lsrs	r3, r3, #7
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00f      	beq.n	800546c <HAL_I2C_EV_IRQHandler+0x11c>
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	0a9b      	lsrs	r3, r3, #10
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d009      	beq.n	800546c <HAL_I2C_EV_IRQHandler+0x11c>
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	089b      	lsrs	r3, r3, #2
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b00      	cmp	r3, #0
 8005462:	d103      	bne.n	800546c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 f942 	bl	80056ee <I2C_MasterTransmit_TXE>
 800546a:	e04d      	b.n	8005508 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	089b      	lsrs	r3, r3, #2
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	f000 80d6 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	0a5b      	lsrs	r3, r3, #9
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 80cf 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005488:	7bbb      	ldrb	r3, [r7, #14]
 800548a:	2b21      	cmp	r3, #33	; 0x21
 800548c:	d103      	bne.n	8005496 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f9c9 	bl	8005826 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005494:	e0c7      	b.n	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	2b40      	cmp	r3, #64	; 0x40
 800549a:	f040 80c4 	bne.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 fa37 	bl	8005912 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054a4:	e0bf      	b.n	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b4:	f000 80b7 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	099b      	lsrs	r3, r3, #6
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00f      	beq.n	80054e4 <HAL_I2C_EV_IRQHandler+0x194>
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	0a9b      	lsrs	r3, r3, #10
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d009      	beq.n	80054e4 <HAL_I2C_EV_IRQHandler+0x194>
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	089b      	lsrs	r3, r3, #2
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d103      	bne.n	80054e4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 faac 	bl	8005a3a <I2C_MasterReceive_RXNE>
 80054e2:	e011      	b.n	8005508 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	089b      	lsrs	r3, r3, #2
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 809a 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	0a5b      	lsrs	r3, r3, #9
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 8093 	beq.w	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 fb4b 	bl	8005b9c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005506:	e08e      	b.n	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005508:	e08d      	b.n	8005626 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550e:	2b00      	cmp	r3, #0
 8005510:	d004      	beq.n	800551c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	e007      	b.n	800552c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	2b00      	cmp	r3, #0
 8005536:	d012      	beq.n	800555e <HAL_I2C_EV_IRQHandler+0x20e>
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	0a5b      	lsrs	r3, r3, #9
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00c      	beq.n	800555e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d003      	beq.n	8005554 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005554:	69b9      	ldr	r1, [r7, #24]
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 ff09 	bl	800636e <I2C_Slave_ADDR>
 800555c:	e066      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	091b      	lsrs	r3, r3, #4
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d009      	beq.n	800557e <HAL_I2C_EV_IRQHandler+0x22e>
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	0a5b      	lsrs	r3, r3, #9
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 ff44 	bl	8006404 <I2C_Slave_STOPF>
 800557c:	e056      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800557e:	7bbb      	ldrb	r3, [r7, #14]
 8005580:	2b21      	cmp	r3, #33	; 0x21
 8005582:	d002      	beq.n	800558a <HAL_I2C_EV_IRQHandler+0x23a>
 8005584:	7bbb      	ldrb	r3, [r7, #14]
 8005586:	2b29      	cmp	r3, #41	; 0x29
 8005588:	d125      	bne.n	80055d6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	09db      	lsrs	r3, r3, #7
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00f      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0x266>
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	0a9b      	lsrs	r3, r3, #10
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0x266>
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	089b      	lsrs	r3, r3, #2
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d103      	bne.n	80055b6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fe1f 	bl	80061f2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055b4:	e039      	b.n	800562a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	089b      	lsrs	r3, r3, #2
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d033      	beq.n	800562a <HAL_I2C_EV_IRQHandler+0x2da>
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	0a5b      	lsrs	r3, r3, #9
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d02d      	beq.n	800562a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fe4c 	bl	800626c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055d4:	e029      	b.n	800562a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	099b      	lsrs	r3, r3, #6
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00f      	beq.n	8005602 <HAL_I2C_EV_IRQHandler+0x2b2>
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	0a9b      	lsrs	r3, r3, #10
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <HAL_I2C_EV_IRQHandler+0x2b2>
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	089b      	lsrs	r3, r3, #2
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d103      	bne.n	8005602 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fe57 	bl	80062ae <I2C_SlaveReceive_RXNE>
 8005600:	e014      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	089b      	lsrs	r3, r3, #2
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00e      	beq.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	0a5b      	lsrs	r3, r3, #9
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d008      	beq.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 fe85 	bl	800632a <I2C_SlaveReceive_BTF>
 8005620:	e004      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005622:	bf00      	nop
 8005624:	e002      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005626:	bf00      	nop
 8005628:	e000      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800562a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800562c:	3720      	adds	r7, #32
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005632:	b480      	push	{r7}
 8005634:	b083      	sub	sp, #12
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005646:	b480      	push	{r7}
 8005648:	b083      	sub	sp, #12
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800564e:	bf00      	nop
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr

0800566e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800566e:	b480      	push	{r7}
 8005670:	b083      	sub	sp, #12
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	460b      	mov	r3, r1
 800568c:	70fb      	strb	r3, [r7, #3]
 800568e:	4613      	mov	r3, r2
 8005690:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800569e:	b480      	push	{r7}
 80056a0:	b083      	sub	sp, #12
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80056a6:	bf00      	nop
 80056a8:	370c      	adds	r7, #12
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr

080056b2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b083      	sub	sp, #12
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80056ce:	bf00      	nop
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr

080056da <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056da:	b480      	push	{r7}
 80056dc:	b083      	sub	sp, #12
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b084      	sub	sp, #16
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056fc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005704:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005710:	2b00      	cmp	r3, #0
 8005712:	d150      	bne.n	80057b6 <I2C_MasterTransmit_TXE+0xc8>
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	2b21      	cmp	r3, #33	; 0x21
 8005718:	d14d      	bne.n	80057b6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2b08      	cmp	r3, #8
 800571e:	d01d      	beq.n	800575c <I2C_MasterTransmit_TXE+0x6e>
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	2b20      	cmp	r3, #32
 8005724:	d01a      	beq.n	800575c <I2C_MasterTransmit_TXE+0x6e>
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800572c:	d016      	beq.n	800575c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800573c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2211      	movs	r2, #17
 8005742:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2220      	movs	r2, #32
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff ff6c 	bl	8005632 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800575a:	e060      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800576a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800577a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b40      	cmp	r3, #64	; 0x40
 8005794:	d107      	bne.n	80057a6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff ff87 	bl	80056b2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057a4:	e03b      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f7ff ff3f 	bl	8005632 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057b4:	e033      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80057b6:	7bfb      	ldrb	r3, [r7, #15]
 80057b8:	2b21      	cmp	r3, #33	; 0x21
 80057ba:	d005      	beq.n	80057c8 <I2C_MasterTransmit_TXE+0xda>
 80057bc:	7bbb      	ldrb	r3, [r7, #14]
 80057be:	2b40      	cmp	r3, #64	; 0x40
 80057c0:	d12d      	bne.n	800581e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	2b22      	cmp	r3, #34	; 0x22
 80057c6:	d12a      	bne.n	800581e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d108      	bne.n	80057e4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057e0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80057e2:	e01c      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b40      	cmp	r3, #64	; 0x40
 80057ee:	d103      	bne.n	80057f8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f88e 	bl	8005912 <I2C_MemoryTransmit_TXE_BTF>
}
 80057f6:	e012      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fc:	781a      	ldrb	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005808:	1c5a      	adds	r2, r3, #1
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005812:	b29b      	uxth	r3, r3
 8005814:	3b01      	subs	r3, #1
 8005816:	b29a      	uxth	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800581c:	e7ff      	b.n	800581e <I2C_MasterTransmit_TXE+0x130>
 800581e:	bf00      	nop
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b084      	sub	sp, #16
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005832:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b21      	cmp	r3, #33	; 0x21
 800583e:	d164      	bne.n	800590a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d012      	beq.n	8005870 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	781a      	ldrb	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005864:	b29b      	uxth	r3, r3
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800586e:	e04c      	b.n	800590a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b08      	cmp	r3, #8
 8005874:	d01d      	beq.n	80058b2 <I2C_MasterTransmit_BTF+0x8c>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2b20      	cmp	r3, #32
 800587a:	d01a      	beq.n	80058b2 <I2C_MasterTransmit_BTF+0x8c>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005882:	d016      	beq.n	80058b2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005892:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2211      	movs	r2, #17
 8005898:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7ff fec1 	bl	8005632 <HAL_I2C_MasterTxCpltCallback>
}
 80058b0:	e02b      	b.n	800590a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80058c0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058d0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b40      	cmp	r3, #64	; 0x40
 80058ea:	d107      	bne.n	80058fc <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7ff fedc 	bl	80056b2 <HAL_I2C_MemTxCpltCallback>
}
 80058fa:	e006      	b.n	800590a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff fe94 	bl	8005632 <HAL_I2C_MasterTxCpltCallback>
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005920:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005926:	2b00      	cmp	r3, #0
 8005928:	d11d      	bne.n	8005966 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800592e:	2b01      	cmp	r3, #1
 8005930:	d10b      	bne.n	800594a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005936:	b2da      	uxtb	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005942:	1c9a      	adds	r2, r3, #2
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005948:	e073      	b.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800594e:	b29b      	uxth	r3, r3
 8005950:	121b      	asrs	r3, r3, #8
 8005952:	b2da      	uxtb	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800595e:	1c5a      	adds	r2, r3, #1
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005964:	e065      	b.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800596a:	2b01      	cmp	r3, #1
 800596c:	d10b      	bne.n	8005986 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005972:	b2da      	uxtb	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005984:	e055      	b.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800598a:	2b02      	cmp	r3, #2
 800598c:	d151      	bne.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800598e:	7bfb      	ldrb	r3, [r7, #15]
 8005990:	2b22      	cmp	r3, #34	; 0x22
 8005992:	d10d      	bne.n	80059b0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059a2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	651a      	str	r2, [r3, #80]	; 0x50
}
 80059ae:	e040      	b.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d015      	beq.n	80059e6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	2b21      	cmp	r3, #33	; 0x21
 80059be:	d112      	bne.n	80059e6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	781a      	ldrb	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	1c5a      	adds	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059da:	b29b      	uxth	r3, r3
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29a      	uxth	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80059e4:	e025      	b.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d120      	bne.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80059f0:	7bfb      	ldrb	r3, [r7, #15]
 80059f2:	2b21      	cmp	r3, #33	; 0x21
 80059f4:	d11d      	bne.n	8005a32 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a04:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a14:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7ff fe40 	bl	80056b2 <HAL_I2C_MemTxCpltCallback>
}
 8005a32:	bf00      	nop
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b22      	cmp	r3, #34	; 0x22
 8005a4c:	f040 80a2 	bne.w	8005b94 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b03      	cmp	r3, #3
 8005a5c:	d921      	bls.n	8005aa2 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691a      	ldr	r2, [r3, #16]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	b29a      	uxth	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	f040 8082 	bne.w	8005b94 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005aa0:	e078      	b.n	8005b94 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d074      	beq.n	8005b94 <I2C_MasterReceive_RXNE+0x15a>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d002      	beq.n	8005ab6 <I2C_MasterReceive_RXNE+0x7c>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d16e      	bne.n	8005b94 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 ffae 	bl	8006a18 <I2C_WaitOnSTOPRequestThroughIT>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d142      	bne.n	8005b48 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ad0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ae0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	691a      	ldr	r2, [r3, #16]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aec:	b2d2      	uxtb	r2, r2
 8005aee:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b40      	cmp	r3, #64	; 0x40
 8005b1a:	d10a      	bne.n	8005b32 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7fb fcfe 	bl	800152c <HAL_I2C_MemRxCpltCallback>
}
 8005b30:	e030      	b.n	8005b94 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2212      	movs	r2, #18
 8005b3e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7ff fd80 	bl	8005646 <HAL_I2C_MasterRxCpltCallback>
}
 8005b46:	e025      	b.n	8005b94 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b56:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691a      	ldr	r2, [r3, #16]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	b2d2      	uxtb	r2, r2
 8005b64:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6a:	1c5a      	adds	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2220      	movs	r2, #32
 8005b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7ff fd99 	bl	80056c6 <HAL_I2C_ErrorCallback>
}
 8005b94:	bf00      	nop
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	d11b      	bne.n	8005bec <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	691a      	ldr	r2, [r3, #16]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bce:	b2d2      	uxtb	r2, r2
 8005bd0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd6:	1c5a      	adds	r2, r3, #1
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005bea:	e0bd      	b.n	8005d68 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b03      	cmp	r3, #3
 8005bf4:	d129      	bne.n	8005c4a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c04:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d00a      	beq.n	8005c22 <I2C_MasterReceive_BTF+0x86>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d007      	beq.n	8005c22 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c20:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	b2d2      	uxtb	r2, r2
 8005c2e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3b01      	subs	r3, #1
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005c48:	e08e      	b.n	8005d68 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d176      	bne.n	8005d42 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d002      	beq.n	8005c60 <I2C_MasterReceive_BTF+0xc4>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2b10      	cmp	r3, #16
 8005c5e:	d108      	bne.n	8005c72 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	e019      	b.n	8005ca6 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d002      	beq.n	8005c7e <I2C_MasterReceive_BTF+0xe2>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d108      	bne.n	8005c90 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	e00a      	b.n	8005ca6 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b10      	cmp	r3, #16
 8005c94:	d007      	beq.n	8005ca6 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691a      	ldr	r2, [r3, #16]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	b2d2      	uxtb	r2, r2
 8005cb2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691a      	ldr	r2, [r3, #16]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005d00:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2220      	movs	r2, #32
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	2b40      	cmp	r3, #64	; 0x40
 8005d14:	d10a      	bne.n	8005d2c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f7fb fc01 	bl	800152c <HAL_I2C_MemRxCpltCallback>
}
 8005d2a:	e01d      	b.n	8005d68 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2212      	movs	r2, #18
 8005d38:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff fc83 	bl	8005646 <HAL_I2C_MasterRxCpltCallback>
}
 8005d40:	e012      	b.n	8005d68 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	691a      	ldr	r2, [r3, #16]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4c:	b2d2      	uxtb	r2, r2
 8005d4e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d54:	1c5a      	adds	r2, r3, #1
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	3b01      	subs	r3, #1
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b40      	cmp	r3, #64	; 0x40
 8005d82:	d117      	bne.n	8005db4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d109      	bne.n	8005da0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	461a      	mov	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d9c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005d9e:	e067      	b.n	8005e70 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	f043 0301 	orr.w	r3, r3, #1
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	611a      	str	r2, [r3, #16]
}
 8005db2:	e05d      	b.n	8005e70 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dbc:	d133      	bne.n	8005e26 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b21      	cmp	r3, #33	; 0x21
 8005dc8:	d109      	bne.n	8005dde <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005dda:	611a      	str	r2, [r3, #16]
 8005ddc:	e008      	b.n	8005df0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	f043 0301 	orr.w	r3, r3, #1
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d004      	beq.n	8005e02 <I2C_Master_SB+0x92>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d108      	bne.n	8005e14 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d032      	beq.n	8005e70 <I2C_Master_SB+0x100>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d02d      	beq.n	8005e70 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e22:	605a      	str	r2, [r3, #4]
}
 8005e24:	e024      	b.n	8005e70 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10e      	bne.n	8005e4c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	11db      	asrs	r3, r3, #7
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	f003 0306 	and.w	r3, r3, #6
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	f063 030f 	orn	r3, r3, #15
 8005e42:	b2da      	uxtb	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	611a      	str	r2, [r3, #16]
}
 8005e4a:	e011      	b.n	8005e70 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d10d      	bne.n	8005e70 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	11db      	asrs	r3, r3, #7
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f003 0306 	and.w	r3, r3, #6
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	f063 030e 	orn	r3, r3, #14
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	611a      	str	r2, [r3, #16]
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d004      	beq.n	8005ea2 <I2C_Master_ADD10+0x26>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d108      	bne.n	8005eb4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00c      	beq.n	8005ec4 <I2C_Master_ADD10+0x48>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d007      	beq.n	8005ec4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ec2:	605a      	str	r2, [r3, #4]
  }
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b091      	sub	sp, #68	; 0x44
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ede:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eec:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b22      	cmp	r3, #34	; 0x22
 8005ef8:	f040 8169 	bne.w	80061ce <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10f      	bne.n	8005f24 <I2C_Master_ADDR+0x54>
 8005f04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005f08:	2b40      	cmp	r3, #64	; 0x40
 8005f0a:	d10b      	bne.n	8005f24 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	633b      	str	r3, [r7, #48]	; 0x30
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	633b      	str	r3, [r7, #48]	; 0x30
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	633b      	str	r3, [r7, #48]	; 0x30
 8005f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f22:	e160      	b.n	80061e6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d11d      	bne.n	8005f68 <I2C_Master_ADDR+0x98>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005f34:	d118      	bne.n	8005f68 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f36:	2300      	movs	r3, #0
 8005f38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f5a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	651a      	str	r2, [r3, #80]	; 0x50
 8005f66:	e13e      	b.n	80061e6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d113      	bne.n	8005f9a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f72:	2300      	movs	r3, #0
 8005f74:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f86:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	e115      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	f040 808a 	bne.w	80060ba <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fac:	d137      	bne.n	800601e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fbc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fcc:	d113      	bne.n	8005ff6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fdc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fde:	2300      	movs	r3, #0
 8005fe0:	627b      	str	r3, [r7, #36]	; 0x24
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff4:	e0e7      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	623b      	str	r3, [r7, #32]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	623b      	str	r3, [r7, #32]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	623b      	str	r3, [r7, #32]
 800600a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	e0d3      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800601e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006020:	2b08      	cmp	r3, #8
 8006022:	d02e      	beq.n	8006082 <I2C_Master_ADDR+0x1b2>
 8006024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006026:	2b20      	cmp	r3, #32
 8006028:	d02b      	beq.n	8006082 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800602a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800602c:	2b12      	cmp	r3, #18
 800602e:	d102      	bne.n	8006036 <I2C_Master_ADDR+0x166>
 8006030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006032:	2b01      	cmp	r3, #1
 8006034:	d125      	bne.n	8006082 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006038:	2b04      	cmp	r3, #4
 800603a:	d00e      	beq.n	800605a <I2C_Master_ADDR+0x18a>
 800603c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603e:	2b02      	cmp	r3, #2
 8006040:	d00b      	beq.n	800605a <I2C_Master_ADDR+0x18a>
 8006042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006044:	2b10      	cmp	r3, #16
 8006046:	d008      	beq.n	800605a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	e007      	b.n	800606a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006068:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800606a:	2300      	movs	r3, #0
 800606c:	61fb      	str	r3, [r7, #28]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	61fb      	str	r3, [r7, #28]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	61fb      	str	r3, [r7, #28]
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	e0a1      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006090:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006092:	2300      	movs	r3, #0
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	61bb      	str	r3, [r7, #24]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	61bb      	str	r3, [r7, #24]
 80060a6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	e085      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d14d      	bne.n	8006160 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80060c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d016      	beq.n	80060f8 <I2C_Master_ADDR+0x228>
 80060ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d013      	beq.n	80060f8 <I2C_Master_ADDR+0x228>
 80060d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d2:	2b10      	cmp	r3, #16
 80060d4:	d010      	beq.n	80060f8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060e4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	e007      	b.n	8006108 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006106:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006112:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006116:	d117      	bne.n	8006148 <I2C_Master_ADDR+0x278>
 8006118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800611e:	d00b      	beq.n	8006138 <I2C_Master_ADDR+0x268>
 8006120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006122:	2b01      	cmp	r3, #1
 8006124:	d008      	beq.n	8006138 <I2C_Master_ADDR+0x268>
 8006126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006128:	2b08      	cmp	r3, #8
 800612a:	d005      	beq.n	8006138 <I2C_Master_ADDR+0x268>
 800612c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612e:	2b10      	cmp	r3, #16
 8006130:	d002      	beq.n	8006138 <I2C_Master_ADDR+0x268>
 8006132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006134:	2b20      	cmp	r3, #32
 8006136:	d107      	bne.n	8006148 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006146:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	617b      	str	r3, [r7, #20]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	e032      	b.n	80061c6 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800616e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800617a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800617e:	d117      	bne.n	80061b0 <I2C_Master_ADDR+0x2e0>
 8006180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006182:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006186:	d00b      	beq.n	80061a0 <I2C_Master_ADDR+0x2d0>
 8006188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618a:	2b01      	cmp	r3, #1
 800618c:	d008      	beq.n	80061a0 <I2C_Master_ADDR+0x2d0>
 800618e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006190:	2b08      	cmp	r3, #8
 8006192:	d005      	beq.n	80061a0 <I2C_Master_ADDR+0x2d0>
 8006194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006196:	2b10      	cmp	r3, #16
 8006198:	d002      	beq.n	80061a0 <I2C_Master_ADDR+0x2d0>
 800619a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619c:	2b20      	cmp	r3, #32
 800619e:	d107      	bne.n	80061b0 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80061ae:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061b0:	2300      	movs	r3, #0
 80061b2:	613b      	str	r3, [r7, #16]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	613b      	str	r3, [r7, #16]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	613b      	str	r3, [r7, #16]
 80061c4:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80061cc:	e00b      	b.n	80061e6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061ce:	2300      	movs	r3, #0
 80061d0:	60fb      	str	r3, [r7, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	699b      	ldr	r3, [r3, #24]
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	68fb      	ldr	r3, [r7, #12]
}
 80061e4:	e7ff      	b.n	80061e6 <I2C_Master_ADDR+0x316>
 80061e6:	bf00      	nop
 80061e8:	3744      	adds	r7, #68	; 0x44
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006200:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d02b      	beq.n	8006264 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	781a      	ldrb	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b01      	subs	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006234:	b29b      	uxth	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d114      	bne.n	8006264 <I2C_SlaveTransmit_TXE+0x72>
 800623a:	7bfb      	ldrb	r3, [r7, #15]
 800623c:	2b29      	cmp	r3, #41	; 0x29
 800623e:	d111      	bne.n	8006264 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800624e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2221      	movs	r2, #33	; 0x21
 8006254:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2228      	movs	r2, #40	; 0x28
 800625a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7ff f9fb 	bl	800565a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006278:	b29b      	uxth	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d011      	beq.n	80062a2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006282:	781a      	ldrb	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628e:	1c5a      	adds	r2, r3, #1
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006298:	b29b      	uxth	r3, r3
 800629a:	3b01      	subs	r3, #1
 800629c:	b29a      	uxth	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr

080062ae <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b084      	sub	sp, #16
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062bc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d02c      	beq.n	8006322 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d2:	b2d2      	uxtb	r2, r2
 80062d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	3b01      	subs	r3, #1
 80062e8:	b29a      	uxth	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d114      	bne.n	8006322 <I2C_SlaveReceive_RXNE+0x74>
 80062f8:	7bfb      	ldrb	r3, [r7, #15]
 80062fa:	2b2a      	cmp	r3, #42	; 0x2a
 80062fc:	d111      	bne.n	8006322 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800630c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2222      	movs	r2, #34	; 0x22
 8006312:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2228      	movs	r2, #40	; 0x28
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f7ff f9a6 	bl	800566e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006322:	bf00      	nop
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800632a:	b480      	push	{r7}
 800632c:	b083      	sub	sp, #12
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006336:	b29b      	uxth	r3, r3
 8006338:	2b00      	cmp	r3, #0
 800633a:	d012      	beq.n	8006362 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	691a      	ldr	r2, [r3, #16]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	b2d2      	uxtb	r2, r2
 8006348:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634e:	1c5a      	adds	r2, r3, #1
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29a      	uxth	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006378:	2300      	movs	r3, #0
 800637a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006382:	b2db      	uxtb	r3, r3
 8006384:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006388:	2b28      	cmp	r3, #40	; 0x28
 800638a:	d127      	bne.n	80063dc <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800639a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	089b      	lsrs	r3, r3, #2
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d101      	bne.n	80063ac <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80063a8:	2301      	movs	r3, #1
 80063aa:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	09db      	lsrs	r3, r3, #7
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d103      	bne.n	80063c0 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	81bb      	strh	r3, [r7, #12]
 80063be:	e002      	b.n	80063c6 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80063ce:	89ba      	ldrh	r2, [r7, #12]
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
 80063d2:	4619      	mov	r1, r3
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff f954 	bl	8005682 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80063da:	e00e      	b.n	80063fa <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063dc:	2300      	movs	r3, #0
 80063de:	60bb      	str	r3, [r7, #8]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	60bb      	str	r3, [r7, #8]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	699b      	ldr	r3, [r3, #24]
 80063ee:	60bb      	str	r3, [r7, #8]
 80063f0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80063fa:	bf00      	nop
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
	...

08006404 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006412:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006422:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006424:	2300      	movs	r3, #0
 8006426:	60bb      	str	r3, [r7, #8]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	60bb      	str	r3, [r7, #8]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0201 	orr.w	r2, r2, #1
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006450:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800645c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006460:	d172      	bne.n	8006548 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006462:	7bfb      	ldrb	r3, [r7, #15]
 8006464:	2b22      	cmp	r3, #34	; 0x22
 8006466:	d002      	beq.n	800646e <I2C_Slave_STOPF+0x6a>
 8006468:	7bfb      	ldrb	r3, [r7, #15]
 800646a:	2b2a      	cmp	r3, #42	; 0x2a
 800646c:	d135      	bne.n	80064da <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	b29a      	uxth	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006480:	b29b      	uxth	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d005      	beq.n	8006492 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648a:	f043 0204 	orr.w	r2, r3, #4
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7fe fa92 	bl	80049d0 <HAL_DMA_GetState>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d049      	beq.n	8006546 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b6:	4a69      	ldr	r2, [pc, #420]	; (800665c <I2C_Slave_STOPF+0x258>)
 80064b8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fe f8da 	bl	8004678 <HAL_DMA_Abort_IT>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d03d      	beq.n	8006546 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064d4:	4610      	mov	r0, r2
 80064d6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80064d8:	e035      	b.n	8006546 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	f043 0204 	orr.w	r2, r3, #4
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800650c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fa5c 	bl	80049d0 <HAL_DMA_GetState>
 8006518:	4603      	mov	r3, r0
 800651a:	2b01      	cmp	r3, #1
 800651c:	d014      	beq.n	8006548 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006522:	4a4e      	ldr	r2, [pc, #312]	; (800665c <I2C_Slave_STOPF+0x258>)
 8006524:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800652a:	4618      	mov	r0, r3
 800652c:	f7fe f8a4 	bl	8004678 <HAL_DMA_Abort_IT>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d008      	beq.n	8006548 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800653a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006540:	4610      	mov	r0, r2
 8006542:	4798      	blx	r3
 8006544:	e000      	b.n	8006548 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006546:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654c:	b29b      	uxth	r3, r3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d03e      	beq.n	80065d0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	695b      	ldr	r3, [r3, #20]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b04      	cmp	r3, #4
 800655e:	d112      	bne.n	8006586 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691a      	ldr	r2, [r3, #16]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	1c5a      	adds	r2, r3, #1
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800657c:	b29b      	uxth	r3, r3
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006590:	2b40      	cmp	r3, #64	; 0x40
 8006592:	d112      	bne.n	80065ba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	691a      	ldr	r2, [r3, #16]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	b2d2      	uxtb	r2, r2
 80065a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065be:	b29b      	uxth	r3, r3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d005      	beq.n	80065d0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c8:	f043 0204 	orr.w	r2, r3, #4
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f843 	bl	8006664 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80065de:	e039      	b.n	8006654 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80065e0:	7bfb      	ldrb	r3, [r7, #15]
 80065e2:	2b2a      	cmp	r3, #42	; 0x2a
 80065e4:	d109      	bne.n	80065fa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2228      	movs	r2, #40	; 0x28
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7ff f83a 	bl	800566e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006600:	b2db      	uxtb	r3, r3
 8006602:	2b28      	cmp	r3, #40	; 0x28
 8006604:	d111      	bne.n	800662a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a15      	ldr	r2, [pc, #84]	; (8006660 <I2C_Slave_STOPF+0x25c>)
 800660a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2220      	movs	r2, #32
 8006616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7ff f83b 	bl	800569e <HAL_I2C_ListenCpltCallback>
}
 8006628:	e014      	b.n	8006654 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662e:	2b22      	cmp	r3, #34	; 0x22
 8006630:	d002      	beq.n	8006638 <I2C_Slave_STOPF+0x234>
 8006632:	7bfb      	ldrb	r3, [r7, #15]
 8006634:	2b22      	cmp	r3, #34	; 0x22
 8006636:	d10d      	bne.n	8006654 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2220      	movs	r2, #32
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7ff f80d 	bl	800566e <HAL_I2C_SlaveRxCpltCallback>
}
 8006654:	bf00      	nop
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	080068c9 	.word	0x080068c9
 8006660:	ffff0000 	.word	0xffff0000

08006664 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006672:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800667a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800667c:	7bbb      	ldrb	r3, [r7, #14]
 800667e:	2b10      	cmp	r3, #16
 8006680:	d002      	beq.n	8006688 <I2C_ITError+0x24>
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	2b40      	cmp	r3, #64	; 0x40
 8006686:	d10a      	bne.n	800669e <I2C_ITError+0x3a>
 8006688:	7bfb      	ldrb	r3, [r7, #15]
 800668a:	2b22      	cmp	r3, #34	; 0x22
 800668c:	d107      	bne.n	800669e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800669c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800669e:	7bfb      	ldrb	r3, [r7, #15]
 80066a0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066a4:	2b28      	cmp	r3, #40	; 0x28
 80066a6:	d107      	bne.n	80066b8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2228      	movs	r2, #40	; 0x28
 80066b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80066b6:	e015      	b.n	80066e4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066c6:	d00a      	beq.n	80066de <I2C_ITError+0x7a>
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	2b60      	cmp	r3, #96	; 0x60
 80066cc:	d007      	beq.n	80066de <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066f2:	d162      	bne.n	80067ba <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006702:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b01      	cmp	r3, #1
 8006710:	d020      	beq.n	8006754 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006716:	4a6a      	ldr	r2, [pc, #424]	; (80068c0 <I2C_ITError+0x25c>)
 8006718:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800671e:	4618      	mov	r0, r3
 8006720:	f7fd ffaa 	bl	8004678 <HAL_DMA_Abort_IT>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 8089 	beq.w	800683e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0201 	bic.w	r2, r2, #1
 800673a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800674a:	687a      	ldr	r2, [r7, #4]
 800674c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800674e:	4610      	mov	r0, r2
 8006750:	4798      	blx	r3
 8006752:	e074      	b.n	800683e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006758:	4a59      	ldr	r2, [pc, #356]	; (80068c0 <I2C_ITError+0x25c>)
 800675a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006760:	4618      	mov	r0, r3
 8006762:	f7fd ff89 	bl	8004678 <HAL_DMA_Abort_IT>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d068      	beq.n	800683e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006776:	2b40      	cmp	r3, #64	; 0x40
 8006778:	d10b      	bne.n	8006792 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	691a      	ldr	r2, [r3, #16]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006784:	b2d2      	uxtb	r2, r2
 8006786:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678c:	1c5a      	adds	r2, r3, #1
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067b4:	4610      	mov	r0, r2
 80067b6:	4798      	blx	r3
 80067b8:	e041      	b.n	800683e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b60      	cmp	r3, #96	; 0x60
 80067c4:	d125      	bne.n	8006812 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067de:	2b40      	cmp	r3, #64	; 0x40
 80067e0:	d10b      	bne.n	80067fa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ec:	b2d2      	uxtb	r2, r2
 80067ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 0201 	bic.w	r2, r2, #1
 8006808:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7fe ff65 	bl	80056da <HAL_I2C_AbortCpltCallback>
 8006810:	e015      	b.n	800683e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	695b      	ldr	r3, [r3, #20]
 8006818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681c:	2b40      	cmp	r3, #64	; 0x40
 800681e:	d10b      	bne.n	8006838 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7fe ff44 	bl	80056c6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006842:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10e      	bne.n	800686c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006854:	2b00      	cmp	r3, #0
 8006856:	d109      	bne.n	800686c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800685e:	2b00      	cmp	r3, #0
 8006860:	d104      	bne.n	800686c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006868:	2b00      	cmp	r3, #0
 800686a:	d007      	beq.n	800687c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800687a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006882:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006888:	f003 0304 	and.w	r3, r3, #4
 800688c:	2b04      	cmp	r3, #4
 800688e:	d113      	bne.n	80068b8 <I2C_ITError+0x254>
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b28      	cmp	r3, #40	; 0x28
 8006894:	d110      	bne.n	80068b8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a0a      	ldr	r2, [pc, #40]	; (80068c4 <I2C_ITError+0x260>)
 800689a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7fe fef3 	bl	800569e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80068b8:	bf00      	nop
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	080068c9 	.word	0x080068c9
 80068c4:	ffff0000 	.word	0xffff0000

080068c8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068d0:	2300      	movs	r3, #0
 80068d2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80068e2:	4b4b      	ldr	r3, [pc, #300]	; (8006a10 <I2C_DMAAbort+0x148>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	08db      	lsrs	r3, r3, #3
 80068e8:	4a4a      	ldr	r2, [pc, #296]	; (8006a14 <I2C_DMAAbort+0x14c>)
 80068ea:	fba2 2303 	umull	r2, r3, r2, r3
 80068ee:	0a1a      	lsrs	r2, r3, #8
 80068f0:	4613      	mov	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4413      	add	r3, r2
 80068f6:	00da      	lsls	r2, r3, #3
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d106      	bne.n	8006910 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	f043 0220 	orr.w	r2, r3, #32
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800690e:	e00a      	b.n	8006926 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	3b01      	subs	r3, #1
 8006914:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006924:	d0ea      	beq.n	80068fc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006932:	2200      	movs	r2, #0
 8006934:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006942:	2200      	movs	r2, #0
 8006944:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006954:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2200      	movs	r2, #0
 800695a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006960:	2b00      	cmp	r3, #0
 8006962:	d003      	beq.n	800696c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006968:	2200      	movs	r2, #0
 800696a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006978:	2200      	movs	r2, #0
 800697a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0201 	bic.w	r2, r2, #1
 800698a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b60      	cmp	r3, #96	; 0x60
 8006996:	d10e      	bne.n	80069b6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	2220      	movs	r2, #32
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2200      	movs	r2, #0
 80069ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069ae:	6978      	ldr	r0, [r7, #20]
 80069b0:	f7fe fe93 	bl	80056da <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80069b4:	e027      	b.n	8006a06 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069b6:	7cfb      	ldrb	r3, [r7, #19]
 80069b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80069bc:	2b28      	cmp	r3, #40	; 0x28
 80069be:	d117      	bne.n	80069f0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f042 0201 	orr.w	r2, r2, #1
 80069ce:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069de:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	2200      	movs	r2, #0
 80069e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2228      	movs	r2, #40	; 0x28
 80069ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80069ee:	e007      	b.n	8006a00 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	2220      	movs	r2, #32
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006a00:	6978      	ldr	r0, [r7, #20]
 8006a02:	f7fe fe60 	bl	80056c6 <HAL_I2C_ErrorCallback>
}
 8006a06:	bf00      	nop
 8006a08:	3718      	adds	r7, #24
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	20000004 	.word	0x20000004
 8006a14:	14f8b589 	.word	0x14f8b589

08006a18 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006a24:	4b13      	ldr	r3, [pc, #76]	; (8006a74 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	08db      	lsrs	r3, r3, #3
 8006a2a:	4a13      	ldr	r2, [pc, #76]	; (8006a78 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a30:	0a1a      	lsrs	r2, r3, #8
 8006a32:	4613      	mov	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d107      	bne.n	8006a56 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4a:	f043 0220 	orr.w	r2, r3, #32
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e008      	b.n	8006a68 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a64:	d0e9      	beq.n	8006a3a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	20000004 	.word	0x20000004
 8006a78:	14f8b589 	.word	0x14f8b589

08006a7c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a88:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006a8c:	d103      	bne.n	8006a96 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006a94:	e007      	b.n	8006aa6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006a9e:	d102      	bne.n	8006aa6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2208      	movs	r2, #8
 8006aa4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006aa6:	bf00      	nop
 8006aa8:	370c      	adds	r7, #12
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
	...

08006ab4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b086      	sub	sp, #24
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e264      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d075      	beq.n	8006bbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006ad2:	4ba3      	ldr	r3, [pc, #652]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 030c 	and.w	r3, r3, #12
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	d00c      	beq.n	8006af8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ade:	4ba0      	ldr	r3, [pc, #640]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006ae6:	2b08      	cmp	r3, #8
 8006ae8:	d112      	bne.n	8006b10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006aea:	4b9d      	ldr	r3, [pc, #628]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006af2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006af6:	d10b      	bne.n	8006b10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006af8:	4b99      	ldr	r3, [pc, #612]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d05b      	beq.n	8006bbc <HAL_RCC_OscConfig+0x108>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d157      	bne.n	8006bbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e23f      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b18:	d106      	bne.n	8006b28 <HAL_RCC_OscConfig+0x74>
 8006b1a:	4b91      	ldr	r3, [pc, #580]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a90      	ldr	r2, [pc, #576]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b24:	6013      	str	r3, [r2, #0]
 8006b26:	e01d      	b.n	8006b64 <HAL_RCC_OscConfig+0xb0>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b30:	d10c      	bne.n	8006b4c <HAL_RCC_OscConfig+0x98>
 8006b32:	4b8b      	ldr	r3, [pc, #556]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a8a      	ldr	r2, [pc, #552]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	4b88      	ldr	r3, [pc, #544]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a87      	ldr	r2, [pc, #540]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b48:	6013      	str	r3, [r2, #0]
 8006b4a:	e00b      	b.n	8006b64 <HAL_RCC_OscConfig+0xb0>
 8006b4c:	4b84      	ldr	r3, [pc, #528]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a83      	ldr	r2, [pc, #524]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b56:	6013      	str	r3, [r2, #0]
 8006b58:	4b81      	ldr	r3, [pc, #516]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a80      	ldr	r2, [pc, #512]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d013      	beq.n	8006b94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b6c:	f7fc feba 	bl	80038e4 <HAL_GetTick>
 8006b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b72:	e008      	b.n	8006b86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b74:	f7fc feb6 	bl	80038e4 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b64      	cmp	r3, #100	; 0x64
 8006b80:	d901      	bls.n	8006b86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e204      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b86:	4b76      	ldr	r3, [pc, #472]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d0f0      	beq.n	8006b74 <HAL_RCC_OscConfig+0xc0>
 8006b92:	e014      	b.n	8006bbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b94:	f7fc fea6 	bl	80038e4 <HAL_GetTick>
 8006b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b9c:	f7fc fea2 	bl	80038e4 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b64      	cmp	r3, #100	; 0x64
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e1f0      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bae:	4b6c      	ldr	r3, [pc, #432]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1f0      	bne.n	8006b9c <HAL_RCC_OscConfig+0xe8>
 8006bba:	e000      	b.n	8006bbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d063      	beq.n	8006c92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006bca:	4b65      	ldr	r3, [pc, #404]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 030c 	and.w	r3, r3, #12
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00b      	beq.n	8006bee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006bd6:	4b62      	ldr	r3, [pc, #392]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006bde:	2b08      	cmp	r3, #8
 8006be0:	d11c      	bne.n	8006c1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006be2:	4b5f      	ldr	r3, [pc, #380]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d116      	bne.n	8006c1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bee:	4b5c      	ldr	r3, [pc, #368]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d005      	beq.n	8006c06 <HAL_RCC_OscConfig+0x152>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d001      	beq.n	8006c06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e1c4      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c06:	4b56      	ldr	r3, [pc, #344]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	4952      	ldr	r1, [pc, #328]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c1a:	e03a      	b.n	8006c92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d020      	beq.n	8006c66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c24:	4b4f      	ldr	r3, [pc, #316]	; (8006d64 <HAL_RCC_OscConfig+0x2b0>)
 8006c26:	2201      	movs	r2, #1
 8006c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c2a:	f7fc fe5b 	bl	80038e4 <HAL_GetTick>
 8006c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c30:	e008      	b.n	8006c44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c32:	f7fc fe57 	bl	80038e4 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e1a5      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c44:	4b46      	ldr	r3, [pc, #280]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c50:	4b43      	ldr	r3, [pc, #268]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	00db      	lsls	r3, r3, #3
 8006c5e:	4940      	ldr	r1, [pc, #256]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	600b      	str	r3, [r1, #0]
 8006c64:	e015      	b.n	8006c92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c66:	4b3f      	ldr	r3, [pc, #252]	; (8006d64 <HAL_RCC_OscConfig+0x2b0>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c6c:	f7fc fe3a 	bl	80038e4 <HAL_GetTick>
 8006c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c72:	e008      	b.n	8006c86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c74:	f7fc fe36 	bl	80038e4 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d901      	bls.n	8006c86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e184      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c86:	4b36      	ldr	r3, [pc, #216]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0302 	and.w	r3, r3, #2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1f0      	bne.n	8006c74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 0308 	and.w	r3, r3, #8
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d030      	beq.n	8006d00 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d016      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ca6:	4b30      	ldr	r3, [pc, #192]	; (8006d68 <HAL_RCC_OscConfig+0x2b4>)
 8006ca8:	2201      	movs	r2, #1
 8006caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cac:	f7fc fe1a 	bl	80038e4 <HAL_GetTick>
 8006cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cb2:	e008      	b.n	8006cc6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cb4:	f7fc fe16 	bl	80038e4 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e164      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cc6:	4b26      	ldr	r3, [pc, #152]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cca:	f003 0302 	and.w	r3, r3, #2
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d0f0      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x200>
 8006cd2:	e015      	b.n	8006d00 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006cd4:	4b24      	ldr	r3, [pc, #144]	; (8006d68 <HAL_RCC_OscConfig+0x2b4>)
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cda:	f7fc fe03 	bl	80038e4 <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ce2:	f7fc fdff 	bl	80038e4 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e14d      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cf4:	4b1a      	ldr	r3, [pc, #104]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1f0      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 80a0 	beq.w	8006e4e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d12:	4b13      	ldr	r3, [pc, #76]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10f      	bne.n	8006d3e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60bb      	str	r3, [r7, #8]
 8006d22:	4b0f      	ldr	r3, [pc, #60]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d26:	4a0e      	ldr	r2, [pc, #56]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8006d2e:	4b0c      	ldr	r3, [pc, #48]	; (8006d60 <HAL_RCC_OscConfig+0x2ac>)
 8006d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d36:	60bb      	str	r3, [r7, #8]
 8006d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d3e:	4b0b      	ldr	r3, [pc, #44]	; (8006d6c <HAL_RCC_OscConfig+0x2b8>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d121      	bne.n	8006d8e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d4a:	4b08      	ldr	r3, [pc, #32]	; (8006d6c <HAL_RCC_OscConfig+0x2b8>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a07      	ldr	r2, [pc, #28]	; (8006d6c <HAL_RCC_OscConfig+0x2b8>)
 8006d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d56:	f7fc fdc5 	bl	80038e4 <HAL_GetTick>
 8006d5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d5c:	e011      	b.n	8006d82 <HAL_RCC_OscConfig+0x2ce>
 8006d5e:	bf00      	nop
 8006d60:	40023800 	.word	0x40023800
 8006d64:	42470000 	.word	0x42470000
 8006d68:	42470e80 	.word	0x42470e80
 8006d6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d70:	f7fc fdb8 	bl	80038e4 <HAL_GetTick>
 8006d74:	4602      	mov	r2, r0
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d901      	bls.n	8006d82 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	e106      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d82:	4b85      	ldr	r3, [pc, #532]	; (8006f98 <HAL_RCC_OscConfig+0x4e4>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d0f0      	beq.n	8006d70 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d106      	bne.n	8006da4 <HAL_RCC_OscConfig+0x2f0>
 8006d96:	4b81      	ldr	r3, [pc, #516]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d9a:	4a80      	ldr	r2, [pc, #512]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006d9c:	f043 0301 	orr.w	r3, r3, #1
 8006da0:	6713      	str	r3, [r2, #112]	; 0x70
 8006da2:	e01c      	b.n	8006dde <HAL_RCC_OscConfig+0x32a>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	2b05      	cmp	r3, #5
 8006daa:	d10c      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x312>
 8006dac:	4b7b      	ldr	r3, [pc, #492]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db0:	4a7a      	ldr	r2, [pc, #488]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006db2:	f043 0304 	orr.w	r3, r3, #4
 8006db6:	6713      	str	r3, [r2, #112]	; 0x70
 8006db8:	4b78      	ldr	r3, [pc, #480]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dbc:	4a77      	ldr	r2, [pc, #476]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dbe:	f043 0301 	orr.w	r3, r3, #1
 8006dc2:	6713      	str	r3, [r2, #112]	; 0x70
 8006dc4:	e00b      	b.n	8006dde <HAL_RCC_OscConfig+0x32a>
 8006dc6:	4b75      	ldr	r3, [pc, #468]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dca:	4a74      	ldr	r2, [pc, #464]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dcc:	f023 0301 	bic.w	r3, r3, #1
 8006dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8006dd2:	4b72      	ldr	r3, [pc, #456]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd6:	4a71      	ldr	r2, [pc, #452]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006dd8:	f023 0304 	bic.w	r3, r3, #4
 8006ddc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d015      	beq.n	8006e12 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006de6:	f7fc fd7d 	bl	80038e4 <HAL_GetTick>
 8006dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dec:	e00a      	b.n	8006e04 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dee:	f7fc fd79 	bl	80038e4 <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e0c5      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e04:	4b65      	ldr	r3, [pc, #404]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0ee      	beq.n	8006dee <HAL_RCC_OscConfig+0x33a>
 8006e10:	e014      	b.n	8006e3c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e12:	f7fc fd67 	bl	80038e4 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e18:	e00a      	b.n	8006e30 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e1a:	f7fc fd63 	bl	80038e4 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d901      	bls.n	8006e30 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e0af      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e30:	4b5a      	ldr	r3, [pc, #360]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e34:	f003 0302 	and.w	r3, r3, #2
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1ee      	bne.n	8006e1a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e3c:	7dfb      	ldrb	r3, [r7, #23]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d105      	bne.n	8006e4e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e42:	4b56      	ldr	r3, [pc, #344]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	4a55      	ldr	r2, [pc, #340]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f000 809b 	beq.w	8006f8e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006e58:	4b50      	ldr	r3, [pc, #320]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f003 030c 	and.w	r3, r3, #12
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d05c      	beq.n	8006f1e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	699b      	ldr	r3, [r3, #24]
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d141      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e6c:	4b4c      	ldr	r3, [pc, #304]	; (8006fa0 <HAL_RCC_OscConfig+0x4ec>)
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e72:	f7fc fd37 	bl	80038e4 <HAL_GetTick>
 8006e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e78:	e008      	b.n	8006e8c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e7a:	f7fc fd33 	bl	80038e4 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d901      	bls.n	8006e8c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e081      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e8c:	4b43      	ldr	r3, [pc, #268]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1f0      	bne.n	8006e7a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	69da      	ldr	r2, [r3, #28]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	431a      	orrs	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea6:	019b      	lsls	r3, r3, #6
 8006ea8:	431a      	orrs	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eae:	085b      	lsrs	r3, r3, #1
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	041b      	lsls	r3, r3, #16
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eba:	061b      	lsls	r3, r3, #24
 8006ebc:	4937      	ldr	r1, [pc, #220]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ec2:	4b37      	ldr	r3, [pc, #220]	; (8006fa0 <HAL_RCC_OscConfig+0x4ec>)
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec8:	f7fc fd0c 	bl	80038e4 <HAL_GetTick>
 8006ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ece:	e008      	b.n	8006ee2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ed0:	f7fc fd08 	bl	80038e4 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d901      	bls.n	8006ee2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e056      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ee2:	4b2e      	ldr	r3, [pc, #184]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d0f0      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x41c>
 8006eee:	e04e      	b.n	8006f8e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ef0:	4b2b      	ldr	r3, [pc, #172]	; (8006fa0 <HAL_RCC_OscConfig+0x4ec>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef6:	f7fc fcf5 	bl	80038e4 <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006efc:	e008      	b.n	8006f10 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006efe:	f7fc fcf1 	bl	80038e4 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d901      	bls.n	8006f10 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e03f      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f10:	4b22      	ldr	r3, [pc, #136]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1f0      	bne.n	8006efe <HAL_RCC_OscConfig+0x44a>
 8006f1c:	e037      	b.n	8006f8e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d101      	bne.n	8006f2a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e032      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f2a:	4b1c      	ldr	r3, [pc, #112]	; (8006f9c <HAL_RCC_OscConfig+0x4e8>)
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d028      	beq.n	8006f8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d121      	bne.n	8006f8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d11a      	bne.n	8006f8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f60:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d111      	bne.n	8006f8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f70:	085b      	lsrs	r3, r3, #1
 8006f72:	3b01      	subs	r3, #1
 8006f74:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d107      	bne.n	8006f8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f84:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d001      	beq.n	8006f8e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e000      	b.n	8006f90 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40007000 	.word	0x40007000
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	42470060 	.word	0x42470060

08006fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d101      	bne.n	8006fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e0cc      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fb8:	4b68      	ldr	r3, [pc, #416]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d90c      	bls.n	8006fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fc6:	4b65      	ldr	r3, [pc, #404]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 8006fc8:	683a      	ldr	r2, [r7, #0]
 8006fca:	b2d2      	uxtb	r2, r2
 8006fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fce:	4b63      	ldr	r3, [pc, #396]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0307 	and.w	r3, r3, #7
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d001      	beq.n	8006fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0b8      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0302 	and.w	r3, r3, #2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d020      	beq.n	800702e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0304 	and.w	r3, r3, #4
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d005      	beq.n	8007004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ff8:	4b59      	ldr	r3, [pc, #356]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	4a58      	ldr	r2, [pc, #352]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d005      	beq.n	800701c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007010:	4b53      	ldr	r3, [pc, #332]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	4a52      	ldr	r2, [pc, #328]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800701a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800701c:	4b50      	ldr	r3, [pc, #320]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	494d      	ldr	r1, [pc, #308]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 800702a:	4313      	orrs	r3, r2
 800702c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	2b00      	cmp	r3, #0
 8007038:	d044      	beq.n	80070c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d107      	bne.n	8007052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007042:	4b47      	ldr	r3, [pc, #284]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d119      	bne.n	8007082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e07f      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	2b02      	cmp	r3, #2
 8007058:	d003      	beq.n	8007062 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800705e:	2b03      	cmp	r3, #3
 8007060:	d107      	bne.n	8007072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007062:	4b3f      	ldr	r3, [pc, #252]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d109      	bne.n	8007082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e06f      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007072:	4b3b      	ldr	r3, [pc, #236]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d101      	bne.n	8007082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e067      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007082:	4b37      	ldr	r3, [pc, #220]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f023 0203 	bic.w	r2, r3, #3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	4934      	ldr	r1, [pc, #208]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007090:	4313      	orrs	r3, r2
 8007092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007094:	f7fc fc26 	bl	80038e4 <HAL_GetTick>
 8007098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800709a:	e00a      	b.n	80070b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800709c:	f7fc fc22 	bl	80038e4 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d901      	bls.n	80070b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e04f      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070b2:	4b2b      	ldr	r3, [pc, #172]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f003 020c 	and.w	r2, r3, #12
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d1eb      	bne.n	800709c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070c4:	4b25      	ldr	r3, [pc, #148]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d20c      	bcs.n	80070ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070d2:	4b22      	ldr	r3, [pc, #136]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	b2d2      	uxtb	r2, r2
 80070d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070da:	4b20      	ldr	r3, [pc, #128]	; (800715c <HAL_RCC_ClockConfig+0x1b8>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	683a      	ldr	r2, [r7, #0]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d001      	beq.n	80070ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e032      	b.n	8007152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d008      	beq.n	800710a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070f8:	4b19      	ldr	r3, [pc, #100]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	4916      	ldr	r1, [pc, #88]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007106:	4313      	orrs	r3, r2
 8007108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	2b00      	cmp	r3, #0
 8007114:	d009      	beq.n	800712a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007116:	4b12      	ldr	r3, [pc, #72]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	00db      	lsls	r3, r3, #3
 8007124:	490e      	ldr	r1, [pc, #56]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007126:	4313      	orrs	r3, r2
 8007128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800712a:	f000 f821 	bl	8007170 <HAL_RCC_GetSysClockFreq>
 800712e:	4602      	mov	r2, r0
 8007130:	4b0b      	ldr	r3, [pc, #44]	; (8007160 <HAL_RCC_ClockConfig+0x1bc>)
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	091b      	lsrs	r3, r3, #4
 8007136:	f003 030f 	and.w	r3, r3, #15
 800713a:	490a      	ldr	r1, [pc, #40]	; (8007164 <HAL_RCC_ClockConfig+0x1c0>)
 800713c:	5ccb      	ldrb	r3, [r1, r3]
 800713e:	fa22 f303 	lsr.w	r3, r2, r3
 8007142:	4a09      	ldr	r2, [pc, #36]	; (8007168 <HAL_RCC_ClockConfig+0x1c4>)
 8007144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007146:	4b09      	ldr	r3, [pc, #36]	; (800716c <HAL_RCC_ClockConfig+0x1c8>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4618      	mov	r0, r3
 800714c:	f7fc fb86 	bl	800385c <HAL_InitTick>

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	40023c00 	.word	0x40023c00
 8007160:	40023800 	.word	0x40023800
 8007164:	08015248 	.word	0x08015248
 8007168:	20000004 	.word	0x20000004
 800716c:	20000008 	.word	0x20000008

08007170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007170:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	607b      	str	r3, [r7, #4]
 800717c:	2300      	movs	r3, #0
 800717e:	60fb      	str	r3, [r7, #12]
 8007180:	2300      	movs	r3, #0
 8007182:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007188:	4b67      	ldr	r3, [pc, #412]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f003 030c 	and.w	r3, r3, #12
 8007190:	2b08      	cmp	r3, #8
 8007192:	d00d      	beq.n	80071b0 <HAL_RCC_GetSysClockFreq+0x40>
 8007194:	2b08      	cmp	r3, #8
 8007196:	f200 80bd 	bhi.w	8007314 <HAL_RCC_GetSysClockFreq+0x1a4>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d002      	beq.n	80071a4 <HAL_RCC_GetSysClockFreq+0x34>
 800719e:	2b04      	cmp	r3, #4
 80071a0:	d003      	beq.n	80071aa <HAL_RCC_GetSysClockFreq+0x3a>
 80071a2:	e0b7      	b.n	8007314 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071a4:	4b61      	ldr	r3, [pc, #388]	; (800732c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80071a6:	60bb      	str	r3, [r7, #8]
       break;
 80071a8:	e0b7      	b.n	800731a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071aa:	4b61      	ldr	r3, [pc, #388]	; (8007330 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80071ac:	60bb      	str	r3, [r7, #8]
      break;
 80071ae:	e0b4      	b.n	800731a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071b0:	4b5d      	ldr	r3, [pc, #372]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071b8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071ba:	4b5b      	ldr	r3, [pc, #364]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d04d      	beq.n	8007262 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071c6:	4b58      	ldr	r3, [pc, #352]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	099b      	lsrs	r3, r3, #6
 80071cc:	461a      	mov	r2, r3
 80071ce:	f04f 0300 	mov.w	r3, #0
 80071d2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80071d6:	f04f 0100 	mov.w	r1, #0
 80071da:	ea02 0800 	and.w	r8, r2, r0
 80071de:	ea03 0901 	and.w	r9, r3, r1
 80071e2:	4640      	mov	r0, r8
 80071e4:	4649      	mov	r1, r9
 80071e6:	f04f 0200 	mov.w	r2, #0
 80071ea:	f04f 0300 	mov.w	r3, #0
 80071ee:	014b      	lsls	r3, r1, #5
 80071f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80071f4:	0142      	lsls	r2, r0, #5
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	ebb0 0008 	subs.w	r0, r0, r8
 80071fe:	eb61 0109 	sbc.w	r1, r1, r9
 8007202:	f04f 0200 	mov.w	r2, #0
 8007206:	f04f 0300 	mov.w	r3, #0
 800720a:	018b      	lsls	r3, r1, #6
 800720c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007210:	0182      	lsls	r2, r0, #6
 8007212:	1a12      	subs	r2, r2, r0
 8007214:	eb63 0301 	sbc.w	r3, r3, r1
 8007218:	f04f 0000 	mov.w	r0, #0
 800721c:	f04f 0100 	mov.w	r1, #0
 8007220:	00d9      	lsls	r1, r3, #3
 8007222:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007226:	00d0      	lsls	r0, r2, #3
 8007228:	4602      	mov	r2, r0
 800722a:	460b      	mov	r3, r1
 800722c:	eb12 0208 	adds.w	r2, r2, r8
 8007230:	eb43 0309 	adc.w	r3, r3, r9
 8007234:	f04f 0000 	mov.w	r0, #0
 8007238:	f04f 0100 	mov.w	r1, #0
 800723c:	0259      	lsls	r1, r3, #9
 800723e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007242:	0250      	lsls	r0, r2, #9
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4610      	mov	r0, r2
 800724a:	4619      	mov	r1, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	461a      	mov	r2, r3
 8007250:	f04f 0300 	mov.w	r3, #0
 8007254:	f7f9 fcf8 	bl	8000c48 <__aeabi_uldivmod>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	4613      	mov	r3, r2
 800725e:	60fb      	str	r3, [r7, #12]
 8007260:	e04a      	b.n	80072f8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007262:	4b31      	ldr	r3, [pc, #196]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	099b      	lsrs	r3, r3, #6
 8007268:	461a      	mov	r2, r3
 800726a:	f04f 0300 	mov.w	r3, #0
 800726e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007272:	f04f 0100 	mov.w	r1, #0
 8007276:	ea02 0400 	and.w	r4, r2, r0
 800727a:	ea03 0501 	and.w	r5, r3, r1
 800727e:	4620      	mov	r0, r4
 8007280:	4629      	mov	r1, r5
 8007282:	f04f 0200 	mov.w	r2, #0
 8007286:	f04f 0300 	mov.w	r3, #0
 800728a:	014b      	lsls	r3, r1, #5
 800728c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007290:	0142      	lsls	r2, r0, #5
 8007292:	4610      	mov	r0, r2
 8007294:	4619      	mov	r1, r3
 8007296:	1b00      	subs	r0, r0, r4
 8007298:	eb61 0105 	sbc.w	r1, r1, r5
 800729c:	f04f 0200 	mov.w	r2, #0
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	018b      	lsls	r3, r1, #6
 80072a6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80072aa:	0182      	lsls	r2, r0, #6
 80072ac:	1a12      	subs	r2, r2, r0
 80072ae:	eb63 0301 	sbc.w	r3, r3, r1
 80072b2:	f04f 0000 	mov.w	r0, #0
 80072b6:	f04f 0100 	mov.w	r1, #0
 80072ba:	00d9      	lsls	r1, r3, #3
 80072bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80072c0:	00d0      	lsls	r0, r2, #3
 80072c2:	4602      	mov	r2, r0
 80072c4:	460b      	mov	r3, r1
 80072c6:	1912      	adds	r2, r2, r4
 80072c8:	eb45 0303 	adc.w	r3, r5, r3
 80072cc:	f04f 0000 	mov.w	r0, #0
 80072d0:	f04f 0100 	mov.w	r1, #0
 80072d4:	0299      	lsls	r1, r3, #10
 80072d6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80072da:	0290      	lsls	r0, r2, #10
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4610      	mov	r0, r2
 80072e2:	4619      	mov	r1, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f04f 0300 	mov.w	r3, #0
 80072ec:	f7f9 fcac 	bl	8000c48 <__aeabi_uldivmod>
 80072f0:	4602      	mov	r2, r0
 80072f2:	460b      	mov	r3, r1
 80072f4:	4613      	mov	r3, r2
 80072f6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80072f8:	4b0b      	ldr	r3, [pc, #44]	; (8007328 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	0c1b      	lsrs	r3, r3, #16
 80072fe:	f003 0303 	and.w	r3, r3, #3
 8007302:	3301      	adds	r3, #1
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007310:	60bb      	str	r3, [r7, #8]
      break;
 8007312:	e002      	b.n	800731a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007314:	4b05      	ldr	r3, [pc, #20]	; (800732c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007316:	60bb      	str	r3, [r7, #8]
      break;
 8007318:	bf00      	nop
    }
  }
  return sysclockfreq;
 800731a:	68bb      	ldr	r3, [r7, #8]
}
 800731c:	4618      	mov	r0, r3
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007326:	bf00      	nop
 8007328:	40023800 	.word	0x40023800
 800732c:	00f42400 	.word	0x00f42400
 8007330:	007a1200 	.word	0x007a1200

08007334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007338:	4b03      	ldr	r3, [pc, #12]	; (8007348 <HAL_RCC_GetHCLKFreq+0x14>)
 800733a:	681b      	ldr	r3, [r3, #0]
}
 800733c:	4618      	mov	r0, r3
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	20000004 	.word	0x20000004

0800734c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007350:	f7ff fff0 	bl	8007334 <HAL_RCC_GetHCLKFreq>
 8007354:	4602      	mov	r2, r0
 8007356:	4b05      	ldr	r3, [pc, #20]	; (800736c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	0a9b      	lsrs	r3, r3, #10
 800735c:	f003 0307 	and.w	r3, r3, #7
 8007360:	4903      	ldr	r1, [pc, #12]	; (8007370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007362:	5ccb      	ldrb	r3, [r1, r3]
 8007364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007368:	4618      	mov	r0, r3
 800736a:	bd80      	pop	{r7, pc}
 800736c:	40023800 	.word	0x40023800
 8007370:	08015258 	.word	0x08015258

08007374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007378:	f7ff ffdc 	bl	8007334 <HAL_RCC_GetHCLKFreq>
 800737c:	4602      	mov	r2, r0
 800737e:	4b05      	ldr	r3, [pc, #20]	; (8007394 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	0b5b      	lsrs	r3, r3, #13
 8007384:	f003 0307 	and.w	r3, r3, #7
 8007388:	4903      	ldr	r1, [pc, #12]	; (8007398 <HAL_RCC_GetPCLK2Freq+0x24>)
 800738a:	5ccb      	ldrb	r3, [r1, r3]
 800738c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007390:	4618      	mov	r0, r3
 8007392:	bd80      	pop	{r7, pc}
 8007394:	40023800 	.word	0x40023800
 8007398:	08015258 	.word	0x08015258

0800739c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e07b      	b.n	80074a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d108      	bne.n	80073c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073be:	d009      	beq.n	80073d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	61da      	str	r2, [r3, #28]
 80073c6:	e005      	b.n	80073d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7fb fdec 	bl	8002fcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2202      	movs	r2, #2
 80073f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800740a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800741c:	431a      	orrs	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007426:	431a      	orrs	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	f003 0302 	and.w	r3, r3, #2
 8007430:	431a      	orrs	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007444:	431a      	orrs	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	69db      	ldr	r3, [r3, #28]
 800744a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800744e:	431a      	orrs	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a1b      	ldr	r3, [r3, #32]
 8007454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007458:	ea42 0103 	orr.w	r1, r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007460:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	0c1b      	lsrs	r3, r3, #16
 8007472:	f003 0104 	and.w	r1, r3, #4
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747a:	f003 0210 	and.w	r2, r3, #16
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	69da      	ldr	r2, [r3, #28]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3708      	adds	r7, #8
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}

080074ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074ae:	b580      	push	{r7, lr}
 80074b0:	b088      	sub	sp, #32
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	60f8      	str	r0, [r7, #12]
 80074b6:	60b9      	str	r1, [r7, #8]
 80074b8:	603b      	str	r3, [r7, #0]
 80074ba:	4613      	mov	r3, r2
 80074bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074be:	2300      	movs	r3, #0
 80074c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d101      	bne.n	80074d0 <HAL_SPI_Transmit+0x22>
 80074cc:	2302      	movs	r3, #2
 80074ce:	e126      	b.n	800771e <HAL_SPI_Transmit+0x270>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074d8:	f7fc fa04 	bl	80038e4 <HAL_GetTick>
 80074dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80074de:	88fb      	ldrh	r3, [r7, #6]
 80074e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d002      	beq.n	80074f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80074ee:	2302      	movs	r3, #2
 80074f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80074f2:	e10b      	b.n	800770c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d002      	beq.n	8007500 <HAL_SPI_Transmit+0x52>
 80074fa:	88fb      	ldrh	r3, [r7, #6]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007504:	e102      	b.n	800770c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2203      	movs	r2, #3
 800750a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	88fa      	ldrh	r2, [r7, #6]
 800751e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	88fa      	ldrh	r2, [r7, #6]
 8007524:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800754c:	d10f      	bne.n	800756e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800755c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800756c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007578:	2b40      	cmp	r3, #64	; 0x40
 800757a:	d007      	beq.n	800758c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800758a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007594:	d14b      	bne.n	800762e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <HAL_SPI_Transmit+0xf6>
 800759e:	8afb      	ldrh	r3, [r7, #22]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d13e      	bne.n	8007622 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a8:	881a      	ldrh	r2, [r3, #0]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b4:	1c9a      	adds	r2, r3, #2
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075be:	b29b      	uxth	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80075c8:	e02b      	b.n	8007622 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d112      	bne.n	80075fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075dc:	881a      	ldrh	r2, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e8:	1c9a      	adds	r2, r3, #2
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	3b01      	subs	r3, #1
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80075fc:	e011      	b.n	8007622 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075fe:	f7fc f971 	bl	80038e4 <HAL_GetTick>
 8007602:	4602      	mov	r2, r0
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d803      	bhi.n	8007616 <HAL_SPI_Transmit+0x168>
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007614:	d102      	bne.n	800761c <HAL_SPI_Transmit+0x16e>
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d102      	bne.n	8007622 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007620:	e074      	b.n	800770c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007626:	b29b      	uxth	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1ce      	bne.n	80075ca <HAL_SPI_Transmit+0x11c>
 800762c:	e04c      	b.n	80076c8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d002      	beq.n	800763c <HAL_SPI_Transmit+0x18e>
 8007636:	8afb      	ldrh	r3, [r7, #22]
 8007638:	2b01      	cmp	r3, #1
 800763a:	d140      	bne.n	80076be <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	330c      	adds	r3, #12
 8007646:	7812      	ldrb	r2, [r2, #0]
 8007648:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800764e:	1c5a      	adds	r2, r3, #1
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007658:	b29b      	uxth	r3, r3
 800765a:	3b01      	subs	r3, #1
 800765c:	b29a      	uxth	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007662:	e02c      	b.n	80076be <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 0302 	and.w	r3, r3, #2
 800766e:	2b02      	cmp	r3, #2
 8007670:	d113      	bne.n	800769a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	330c      	adds	r3, #12
 800767c:	7812      	ldrb	r2, [r2, #0]
 800767e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	1c5a      	adds	r2, r3, #1
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800768e:	b29b      	uxth	r3, r3
 8007690:	3b01      	subs	r3, #1
 8007692:	b29a      	uxth	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	86da      	strh	r2, [r3, #54]	; 0x36
 8007698:	e011      	b.n	80076be <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800769a:	f7fc f923 	bl	80038e4 <HAL_GetTick>
 800769e:	4602      	mov	r2, r0
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d803      	bhi.n	80076b2 <HAL_SPI_Transmit+0x204>
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b0:	d102      	bne.n	80076b8 <HAL_SPI_Transmit+0x20a>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d102      	bne.n	80076be <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076bc:	e026      	b.n	800770c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1cd      	bne.n	8007664 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	6839      	ldr	r1, [r7, #0]
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f000 fce9 	bl	80080a4 <SPI_EndRxTxTransaction>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d002      	beq.n	80076de <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2220      	movs	r2, #32
 80076dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10a      	bne.n	80076fc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076e6:	2300      	movs	r3, #0
 80076e8:	613b      	str	r3, [r7, #16]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	613b      	str	r3, [r7, #16]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	613b      	str	r3, [r7, #16]
 80076fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	77fb      	strb	r3, [r7, #31]
 8007708:	e000      	b.n	800770c <HAL_SPI_Transmit+0x25e>
  }

error:
 800770a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800771c:	7ffb      	ldrb	r3, [r7, #31]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3720      	adds	r7, #32
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b088      	sub	sp, #32
 800772a:	af02      	add	r7, sp, #8
 800772c:	60f8      	str	r0, [r7, #12]
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	4613      	mov	r3, r2
 8007734:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007736:	2300      	movs	r3, #0
 8007738:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007742:	d112      	bne.n	800776a <HAL_SPI_Receive+0x44>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10e      	bne.n	800776a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2204      	movs	r2, #4
 8007750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007754:	88fa      	ldrh	r2, [r7, #6]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	4613      	mov	r3, r2
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	68b9      	ldr	r1, [r7, #8]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f8f1 	bl	8007948 <HAL_SPI_TransmitReceive>
 8007766:	4603      	mov	r3, r0
 8007768:	e0ea      	b.n	8007940 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007770:	2b01      	cmp	r3, #1
 8007772:	d101      	bne.n	8007778 <HAL_SPI_Receive+0x52>
 8007774:	2302      	movs	r3, #2
 8007776:	e0e3      	b.n	8007940 <HAL_SPI_Receive+0x21a>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007780:	f7fc f8b0 	bl	80038e4 <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b01      	cmp	r3, #1
 8007790:	d002      	beq.n	8007798 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007792:	2302      	movs	r3, #2
 8007794:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007796:	e0ca      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d002      	beq.n	80077a4 <HAL_SPI_Receive+0x7e>
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077a8:	e0c1      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2204      	movs	r2, #4
 80077ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	88fa      	ldrh	r2, [r7, #6]
 80077c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	88fa      	ldrh	r2, [r7, #6]
 80077c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077f0:	d10f      	bne.n	8007812 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007800:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007810:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781c:	2b40      	cmp	r3, #64	; 0x40
 800781e:	d007      	beq.n	8007830 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800782e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d162      	bne.n	80078fe <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007838:	e02e      	b.n	8007898 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	2b01      	cmp	r3, #1
 8007846:	d115      	bne.n	8007874 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f103 020c 	add.w	r2, r3, #12
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007854:	7812      	ldrb	r2, [r2, #0]
 8007856:	b2d2      	uxtb	r2, r2
 8007858:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007868:	b29b      	uxth	r3, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007872:	e011      	b.n	8007898 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007874:	f7fc f836 	bl	80038e4 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	d803      	bhi.n	800788c <HAL_SPI_Receive+0x166>
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800788a:	d102      	bne.n	8007892 <HAL_SPI_Receive+0x16c>
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d102      	bne.n	8007898 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007896:	e04a      	b.n	800792e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1cb      	bne.n	800783a <HAL_SPI_Receive+0x114>
 80078a2:	e031      	b.n	8007908 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d113      	bne.n	80078da <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68da      	ldr	r2, [r3, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078bc:	b292      	uxth	r2, r2
 80078be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c4:	1c9a      	adds	r2, r3, #2
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	3b01      	subs	r3, #1
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078d8:	e011      	b.n	80078fe <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078da:	f7fc f803 	bl	80038e4 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d803      	bhi.n	80078f2 <HAL_SPI_Receive+0x1cc>
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f0:	d102      	bne.n	80078f8 <HAL_SPI_Receive+0x1d2>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d102      	bne.n	80078fe <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80078fc:	e017      	b.n	800792e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007902:	b29b      	uxth	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1cd      	bne.n	80078a4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 fb63 	bl	8007fd8 <SPI_EndRxTransaction>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2220      	movs	r2, #32
 800791c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	75fb      	strb	r3, [r7, #23]
 800792a:	e000      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

error :
 800792c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800793e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08c      	sub	sp, #48	; 0x30
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007956:	2301      	movs	r3, #1
 8007958:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007966:	2b01      	cmp	r3, #1
 8007968:	d101      	bne.n	800796e <HAL_SPI_TransmitReceive+0x26>
 800796a:	2302      	movs	r3, #2
 800796c:	e18a      	b.n	8007c84 <HAL_SPI_TransmitReceive+0x33c>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007976:	f7fb ffb5 	bl	80038e4 <HAL_GetTick>
 800797a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800798c:	887b      	ldrh	r3, [r7, #2]
 800798e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007994:	2b01      	cmp	r3, #1
 8007996:	d00f      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800799e:	d107      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d103      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
 80079a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d003      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80079b0:	2302      	movs	r3, #2
 80079b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079b6:	e15b      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d005      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079c4:	887b      	ldrh	r3, [r7, #2]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d103      	bne.n	80079d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079d0:	e14e      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b04      	cmp	r3, #4
 80079dc:	d003      	beq.n	80079e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2205      	movs	r2, #5
 80079e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	887a      	ldrh	r2, [r7, #2]
 80079f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	887a      	ldrh	r2, [r7, #2]
 80079fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	887a      	ldrh	r2, [r7, #2]
 8007a08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	887a      	ldrh	r2, [r7, #2]
 8007a0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d007      	beq.n	8007a3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a42:	d178      	bne.n	8007b36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_SPI_TransmitReceive+0x10a>
 8007a4c:	8b7b      	ldrh	r3, [r7, #26]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d166      	bne.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a56:	881a      	ldrh	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a62:	1c9a      	adds	r2, r3, #2
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a76:	e053      	b.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d11b      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d016      	beq.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d113      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	881a      	ldrh	r2, [r3, #0]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa6:	1c9a      	adds	r2, r3, #2
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d119      	bne.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d014      	beq.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68da      	ldr	r2, [r3, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae0:	b292      	uxth	r2, r2
 8007ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae8:	1c9a      	adds	r2, r3, #2
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b01      	subs	r3, #1
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007afc:	2301      	movs	r3, #1
 8007afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b00:	f7fb fef0 	bl	80038e4 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d807      	bhi.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b16:	d003      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b1e:	e0a7      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1a6      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1a1      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b34:	e07c      	b.n	8007c30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <HAL_SPI_TransmitReceive+0x1fc>
 8007b3e:	8b7b      	ldrh	r3, [r7, #26]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d16b      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	330c      	adds	r3, #12
 8007b4e:	7812      	ldrb	r2, [r2, #0]
 8007b50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b56:	1c5a      	adds	r2, r3, #1
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	3b01      	subs	r3, #1
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b6a:	e057      	b.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d11c      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d017      	beq.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d114      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	330c      	adds	r3, #12
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d119      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d014      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	b2d2      	uxtb	r2, r2
 8007bd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bf6:	f7fb fe75 	bl	80038e4 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d803      	bhi.n	8007c0e <HAL_SPI_TransmitReceive+0x2c6>
 8007c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c0c:	d102      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x2cc>
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d103      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c1a:	e029      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1a2      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d19d      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 fa35 	bl	80080a4 <SPI_EndRxTxTransaction>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d006      	beq.n	8007c4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2220      	movs	r2, #32
 8007c4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c4c:	e010      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	e000      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007c6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3730      	adds	r7, #48	; 0x30
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b088      	sub	sp, #32
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	099b      	lsrs	r3, r3, #6
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d10f      	bne.n	8007cd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00a      	beq.n	8007cd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	099b      	lsrs	r3, r3, #6
 8007cbe:	f003 0301 	and.w	r3, r3, #1
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d004      	beq.n	8007cd0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	4798      	blx	r3
    return;
 8007cce:	e0d7      	b.n	8007e80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	085b      	lsrs	r3, r3, #1
 8007cd4:	f003 0301 	and.w	r3, r3, #1
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00a      	beq.n	8007cf2 <HAL_SPI_IRQHandler+0x66>
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	09db      	lsrs	r3, r3, #7
 8007ce0:	f003 0301 	and.w	r3, r3, #1
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d004      	beq.n	8007cf2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	4798      	blx	r3
    return;
 8007cf0:	e0c6      	b.n	8007e80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007cf2:	69bb      	ldr	r3, [r7, #24]
 8007cf4:	095b      	lsrs	r3, r3, #5
 8007cf6:	f003 0301 	and.w	r3, r3, #1
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10c      	bne.n	8007d18 <HAL_SPI_IRQHandler+0x8c>
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	099b      	lsrs	r3, r3, #6
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	0a1b      	lsrs	r3, r3, #8
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 80b4 	beq.w	8007e80 <HAL_SPI_IRQHandler+0x1f4>
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	095b      	lsrs	r3, r3, #5
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f000 80ad 	beq.w	8007e80 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	099b      	lsrs	r3, r3, #6
 8007d2a:	f003 0301 	and.w	r3, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d023      	beq.n	8007d7a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b03      	cmp	r3, #3
 8007d3c:	d011      	beq.n	8007d62 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d42:	f043 0204 	orr.w	r2, r3, #4
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	617b      	str	r3, [r7, #20]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	617b      	str	r3, [r7, #20]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	617b      	str	r3, [r7, #20]
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	e00b      	b.n	8007d7a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d62:	2300      	movs	r3, #0
 8007d64:	613b      	str	r3, [r7, #16]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	613b      	str	r3, [r7, #16]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	613b      	str	r3, [r7, #16]
 8007d76:	693b      	ldr	r3, [r7, #16]
        return;
 8007d78:	e082      	b.n	8007e80 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	095b      	lsrs	r3, r3, #5
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d014      	beq.n	8007db0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8a:	f043 0201 	orr.w	r2, r3, #1
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007d92:	2300      	movs	r3, #0
 8007d94:	60fb      	str	r3, [r7, #12]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	60fb      	str	r3, [r7, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dac:	601a      	str	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	0a1b      	lsrs	r3, r3, #8
 8007db4:	f003 0301 	and.w	r3, r3, #1
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00c      	beq.n	8007dd6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dc0:	f043 0208 	orr.w	r2, r3, #8
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007dc8:	2300      	movs	r3, #0
 8007dca:	60bb      	str	r3, [r7, #8]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	60bb      	str	r3, [r7, #8]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d04f      	beq.n	8007e7e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	685a      	ldr	r2, [r3, #4]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007dec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	f003 0302 	and.w	r3, r3, #2
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d104      	bne.n	8007e0a <HAL_SPI_IRQHandler+0x17e>
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d034      	beq.n	8007e74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f022 0203 	bic.w	r2, r2, #3
 8007e18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d011      	beq.n	8007e46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e26:	4a18      	ldr	r2, [pc, #96]	; (8007e88 <HAL_SPI_IRQHandler+0x1fc>)
 8007e28:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7fc fc22 	bl	8004678 <HAL_DMA_Abort_IT>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d005      	beq.n	8007e46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d016      	beq.n	8007e7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e52:	4a0d      	ldr	r2, [pc, #52]	; (8007e88 <HAL_SPI_IRQHandler+0x1fc>)
 8007e54:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f7fc fc0c 	bl	8004678 <HAL_DMA_Abort_IT>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00a      	beq.n	8007e7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007e72:	e003      	b.n	8007e7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 f809 	bl	8007e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007e7a:	e000      	b.n	8007e7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007e7c:	bf00      	nop
    return;
 8007e7e:	bf00      	nop
  }
}
 8007e80:	3720      	adds	r7, #32
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop
 8007e88:	08007ea1 	.word	0x08007ea1

08007e8c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f7ff ffe6 	bl	8007e8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007ec0:	bf00      	nop
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b088      	sub	sp, #32
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	603b      	str	r3, [r7, #0]
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ed8:	f7fb fd04 	bl	80038e4 <HAL_GetTick>
 8007edc:	4602      	mov	r2, r0
 8007ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee0:	1a9b      	subs	r3, r3, r2
 8007ee2:	683a      	ldr	r2, [r7, #0]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ee8:	f7fb fcfc 	bl	80038e4 <HAL_GetTick>
 8007eec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007eee:	4b39      	ldr	r3, [pc, #228]	; (8007fd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	015b      	lsls	r3, r3, #5
 8007ef4:	0d1b      	lsrs	r3, r3, #20
 8007ef6:	69fa      	ldr	r2, [r7, #28]
 8007ef8:	fb02 f303 	mul.w	r3, r2, r3
 8007efc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007efe:	e054      	b.n	8007faa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f06:	d050      	beq.n	8007faa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f08:	f7fb fcec 	bl	80038e4 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	69fa      	ldr	r2, [r7, #28]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d902      	bls.n	8007f1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d13d      	bne.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	685a      	ldr	r2, [r3, #4]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007f2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f36:	d111      	bne.n	8007f5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f40:	d004      	beq.n	8007f4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f4a:	d107      	bne.n	8007f5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f64:	d10f      	bne.n	8007f86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007f96:	2303      	movs	r3, #3
 8007f98:	e017      	b.n	8007fca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d101      	bne.n	8007fa4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	689a      	ldr	r2, [r3, #8]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	bf0c      	ite	eq
 8007fba:	2301      	moveq	r3, #1
 8007fbc:	2300      	movne	r3, #0
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	79fb      	ldrb	r3, [r7, #7]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d19b      	bne.n	8007f00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3720      	adds	r7, #32
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000004 	.word	0x20000004

08007fd8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b086      	sub	sp, #24
 8007fdc:	af02      	add	r7, sp, #8
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fec:	d111      	bne.n	8008012 <SPI_EndRxTransaction+0x3a>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ff6:	d004      	beq.n	8008002 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008000:	d107      	bne.n	8008012 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008010:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800801a:	d12a      	bne.n	8008072 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008024:	d012      	beq.n	800804c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2200      	movs	r2, #0
 800802e:	2180      	movs	r1, #128	; 0x80
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f7ff ff49 	bl	8007ec8 <SPI_WaitFlagStateUntilTimeout>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d02d      	beq.n	8008098 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008040:	f043 0220 	orr.w	r2, r3, #32
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e026      	b.n	800809a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	2200      	movs	r2, #0
 8008054:	2101      	movs	r1, #1
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f7ff ff36 	bl	8007ec8 <SPI_WaitFlagStateUntilTimeout>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d01a      	beq.n	8008098 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008066:	f043 0220 	orr.w	r2, r3, #32
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800806e:	2303      	movs	r3, #3
 8008070:	e013      	b.n	800809a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	9300      	str	r3, [sp, #0]
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2200      	movs	r2, #0
 800807a:	2101      	movs	r1, #1
 800807c:	68f8      	ldr	r0, [r7, #12]
 800807e:	f7ff ff23 	bl	8007ec8 <SPI_WaitFlagStateUntilTimeout>
 8008082:	4603      	mov	r3, r0
 8008084:	2b00      	cmp	r3, #0
 8008086:	d007      	beq.n	8008098 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800808c:	f043 0220 	orr.w	r2, r3, #32
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008094:	2303      	movs	r3, #3
 8008096:	e000      	b.n	800809a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af02      	add	r7, sp, #8
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080b0:	4b1b      	ldr	r3, [pc, #108]	; (8008120 <SPI_EndRxTxTransaction+0x7c>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a1b      	ldr	r2, [pc, #108]	; (8008124 <SPI_EndRxTxTransaction+0x80>)
 80080b6:	fba2 2303 	umull	r2, r3, r2, r3
 80080ba:	0d5b      	lsrs	r3, r3, #21
 80080bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80080c0:	fb02 f303 	mul.w	r3, r2, r3
 80080c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080ce:	d112      	bne.n	80080f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2200      	movs	r2, #0
 80080d8:	2180      	movs	r1, #128	; 0x80
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f7ff fef4 	bl	8007ec8 <SPI_WaitFlagStateUntilTimeout>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d016      	beq.n	8008114 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ea:	f043 0220 	orr.w	r2, r3, #32
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e00f      	b.n	8008116 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00a      	beq.n	8008112 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	3b01      	subs	r3, #1
 8008100:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800810c:	2b80      	cmp	r3, #128	; 0x80
 800810e:	d0f2      	beq.n	80080f6 <SPI_EndRxTxTransaction+0x52>
 8008110:	e000      	b.n	8008114 <SPI_EndRxTxTransaction+0x70>
        break;
 8008112:	bf00      	nop
  }

  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3718      	adds	r7, #24
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20000004 	.word	0x20000004
 8008124:	165e9f81 	.word	0x165e9f81

08008128 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e034      	b.n	80081a8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d106      	bne.n	8008158 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f7fb f8ee 	bl	8003334 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	3308      	adds	r3, #8
 8008160:	4619      	mov	r1, r3
 8008162:	4610      	mov	r0, r2
 8008164:	f002 f890 	bl	800a288 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6818      	ldr	r0, [r3, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	461a      	mov	r2, r3
 8008172:	68b9      	ldr	r1, [r7, #8]
 8008174:	f002 f8da 	bl	800a32c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6858      	ldr	r0, [r3, #4]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	689a      	ldr	r2, [r3, #8]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008184:	6879      	ldr	r1, [r7, #4]
 8008186:	f002 f90f 	bl	800a3a8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	6892      	ldr	r2, [r2, #8]
 8008192:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	6892      	ldr	r2, [r2, #8]
 800819e:	f041 0101 	orr.w	r1, r1, #1
 80081a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d101      	bne.n	80081c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e041      	b.n	8008246 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d106      	bne.n	80081dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f7fa ff48 	bl	800306c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2202      	movs	r2, #2
 80081e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	3304      	adds	r3, #4
 80081ec:	4619      	mov	r1, r3
 80081ee:	4610      	mov	r0, r2
 80081f0:	f000 fce2 	bl	8008bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2201      	movs	r2, #1
 8008238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3708      	adds	r7, #8
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
	...

08008250 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b01      	cmp	r3, #1
 8008262:	d001      	beq.n	8008268 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e046      	b.n	80082f6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a23      	ldr	r2, [pc, #140]	; (8008304 <HAL_TIM_Base_Start+0xb4>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d022      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008282:	d01d      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a1f      	ldr	r2, [pc, #124]	; (8008308 <HAL_TIM_Base_Start+0xb8>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d018      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a1e      	ldr	r2, [pc, #120]	; (800830c <HAL_TIM_Base_Start+0xbc>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d013      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a1c      	ldr	r2, [pc, #112]	; (8008310 <HAL_TIM_Base_Start+0xc0>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d00e      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a1b      	ldr	r2, [pc, #108]	; (8008314 <HAL_TIM_Base_Start+0xc4>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d009      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a19      	ldr	r2, [pc, #100]	; (8008318 <HAL_TIM_Base_Start+0xc8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <HAL_TIM_Base_Start+0x70>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a18      	ldr	r2, [pc, #96]	; (800831c <HAL_TIM_Base_Start+0xcc>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d111      	bne.n	80082e4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f003 0307 	and.w	r3, r3, #7
 80082ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b06      	cmp	r3, #6
 80082d0:	d010      	beq.n	80082f4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f042 0201 	orr.w	r2, r2, #1
 80082e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e2:	e007      	b.n	80082f4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0201 	orr.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	40010000 	.word	0x40010000
 8008308:	40000400 	.word	0x40000400
 800830c:	40000800 	.word	0x40000800
 8008310:	40000c00 	.word	0x40000c00
 8008314:	40010400 	.word	0x40010400
 8008318:	40014000 	.word	0x40014000
 800831c:	40001800 	.word	0x40001800

08008320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008320:	b480      	push	{r7}
 8008322:	b085      	sub	sp, #20
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b01      	cmp	r3, #1
 8008332:	d001      	beq.n	8008338 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e04e      	b.n	80083d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68da      	ldr	r2, [r3, #12]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f042 0201 	orr.w	r2, r2, #1
 800834e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a23      	ldr	r2, [pc, #140]	; (80083e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d022      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008362:	d01d      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a1f      	ldr	r2, [pc, #124]	; (80083e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d018      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a1e      	ldr	r2, [pc, #120]	; (80083ec <HAL_TIM_Base_Start_IT+0xcc>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d013      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a1c      	ldr	r2, [pc, #112]	; (80083f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d00e      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a1b      	ldr	r2, [pc, #108]	; (80083f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d009      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a19      	ldr	r2, [pc, #100]	; (80083f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d004      	beq.n	80083a0 <HAL_TIM_Base_Start_IT+0x80>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a18      	ldr	r2, [pc, #96]	; (80083fc <HAL_TIM_Base_Start_IT+0xdc>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d111      	bne.n	80083c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 0307 	and.w	r3, r3, #7
 80083aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b06      	cmp	r3, #6
 80083b0:	d010      	beq.n	80083d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f042 0201 	orr.w	r2, r2, #1
 80083c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083c2:	e007      	b.n	80083d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f042 0201 	orr.w	r2, r2, #1
 80083d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3714      	adds	r7, #20
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	40010000 	.word	0x40010000
 80083e8:	40000400 	.word	0x40000400
 80083ec:	40000800 	.word	0x40000800
 80083f0:	40000c00 	.word	0x40000c00
 80083f4:	40010400 	.word	0x40010400
 80083f8:	40014000 	.word	0x40014000
 80083fc:	40001800 	.word	0x40001800

08008400 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d101      	bne.n	8008412 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	e041      	b.n	8008496 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b00      	cmp	r3, #0
 800841c:	d106      	bne.n	800842c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f839 	bl	800849e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2202      	movs	r2, #2
 8008430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	3304      	adds	r3, #4
 800843c:	4619      	mov	r1, r3
 800843e:	4610      	mov	r0, r2
 8008440:	f000 fbba 	bl	8008bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	3708      	adds	r7, #8
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80084a6:	bf00      	nop
 80084a8:	370c      	adds	r7, #12
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
	...

080084b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d109      	bne.n	80084d8 <HAL_TIM_PWM_Start+0x24>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	bf14      	ite	ne
 80084d0:	2301      	movne	r3, #1
 80084d2:	2300      	moveq	r3, #0
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	e022      	b.n	800851e <HAL_TIM_PWM_Start+0x6a>
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	2b04      	cmp	r3, #4
 80084dc:	d109      	bne.n	80084f2 <HAL_TIM_PWM_Start+0x3e>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	bf14      	ite	ne
 80084ea:	2301      	movne	r3, #1
 80084ec:	2300      	moveq	r3, #0
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	e015      	b.n	800851e <HAL_TIM_PWM_Start+0x6a>
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	2b08      	cmp	r3, #8
 80084f6:	d109      	bne.n	800850c <HAL_TIM_PWM_Start+0x58>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b01      	cmp	r3, #1
 8008502:	bf14      	ite	ne
 8008504:	2301      	movne	r3, #1
 8008506:	2300      	moveq	r3, #0
 8008508:	b2db      	uxtb	r3, r3
 800850a:	e008      	b.n	800851e <HAL_TIM_PWM_Start+0x6a>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b01      	cmp	r3, #1
 8008516:	bf14      	ite	ne
 8008518:	2301      	movne	r3, #1
 800851a:	2300      	moveq	r3, #0
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e07c      	b.n	8008620 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d104      	bne.n	8008536 <HAL_TIM_PWM_Start+0x82>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008534:	e013      	b.n	800855e <HAL_TIM_PWM_Start+0xaa>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b04      	cmp	r3, #4
 800853a:	d104      	bne.n	8008546 <HAL_TIM_PWM_Start+0x92>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008544:	e00b      	b.n	800855e <HAL_TIM_PWM_Start+0xaa>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b08      	cmp	r3, #8
 800854a:	d104      	bne.n	8008556 <HAL_TIM_PWM_Start+0xa2>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2202      	movs	r2, #2
 8008550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008554:	e003      	b.n	800855e <HAL_TIM_PWM_Start+0xaa>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2202      	movs	r2, #2
 800855a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2201      	movs	r2, #1
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	4618      	mov	r0, r3
 8008568:	f000 fe10 	bl	800918c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a2d      	ldr	r2, [pc, #180]	; (8008628 <HAL_TIM_PWM_Start+0x174>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d004      	beq.n	8008580 <HAL_TIM_PWM_Start+0xcc>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a2c      	ldr	r2, [pc, #176]	; (800862c <HAL_TIM_PWM_Start+0x178>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d101      	bne.n	8008584 <HAL_TIM_PWM_Start+0xd0>
 8008580:	2301      	movs	r3, #1
 8008582:	e000      	b.n	8008586 <HAL_TIM_PWM_Start+0xd2>
 8008584:	2300      	movs	r3, #0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d007      	beq.n	800859a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008598:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a22      	ldr	r2, [pc, #136]	; (8008628 <HAL_TIM_PWM_Start+0x174>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d022      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ac:	d01d      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a1f      	ldr	r2, [pc, #124]	; (8008630 <HAL_TIM_PWM_Start+0x17c>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d018      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a1d      	ldr	r2, [pc, #116]	; (8008634 <HAL_TIM_PWM_Start+0x180>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d013      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a1c      	ldr	r2, [pc, #112]	; (8008638 <HAL_TIM_PWM_Start+0x184>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d00e      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a16      	ldr	r2, [pc, #88]	; (800862c <HAL_TIM_PWM_Start+0x178>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d009      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a18      	ldr	r2, [pc, #96]	; (800863c <HAL_TIM_PWM_Start+0x188>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d004      	beq.n	80085ea <HAL_TIM_PWM_Start+0x136>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a16      	ldr	r2, [pc, #88]	; (8008640 <HAL_TIM_PWM_Start+0x18c>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d111      	bne.n	800860e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2b06      	cmp	r3, #6
 80085fa:	d010      	beq.n	800861e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f042 0201 	orr.w	r2, r2, #1
 800860a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800860c:	e007      	b.n	800861e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 0201 	orr.w	r2, r2, #1
 800861c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	40010000 	.word	0x40010000
 800862c:	40010400 	.word	0x40010400
 8008630:	40000400 	.word	0x40000400
 8008634:	40000800 	.word	0x40000800
 8008638:	40000c00 	.word	0x40000c00
 800863c:	40014000 	.word	0x40014000
 8008640:	40001800 	.word	0x40001800

08008644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b082      	sub	sp, #8
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	f003 0302 	and.w	r3, r3, #2
 8008656:	2b02      	cmp	r3, #2
 8008658:	d122      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f003 0302 	and.w	r3, r3, #2
 8008664:	2b02      	cmp	r3, #2
 8008666:	d11b      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f06f 0202 	mvn.w	r2, #2
 8008670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	f003 0303 	and.w	r3, r3, #3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fa77 	bl	8008b7a <HAL_TIM_IC_CaptureCallback>
 800868c:	e005      	b.n	800869a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fa69 	bl	8008b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fa7a 	bl	8008b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	f003 0304 	and.w	r3, r3, #4
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	d122      	bne.n	80086f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f003 0304 	and.w	r3, r3, #4
 80086b8:	2b04      	cmp	r3, #4
 80086ba:	d11b      	bne.n	80086f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f06f 0204 	mvn.w	r2, #4
 80086c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2202      	movs	r2, #2
 80086ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d003      	beq.n	80086e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 fa4d 	bl	8008b7a <HAL_TIM_IC_CaptureCallback>
 80086e0:	e005      	b.n	80086ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fa3f 	bl	8008b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fa50 	bl	8008b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	f003 0308 	and.w	r3, r3, #8
 80086fe:	2b08      	cmp	r3, #8
 8008700:	d122      	bne.n	8008748 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f003 0308 	and.w	r3, r3, #8
 800870c:	2b08      	cmp	r3, #8
 800870e:	d11b      	bne.n	8008748 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f06f 0208 	mvn.w	r2, #8
 8008718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2204      	movs	r2, #4
 800871e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	69db      	ldr	r3, [r3, #28]
 8008726:	f003 0303 	and.w	r3, r3, #3
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 fa23 	bl	8008b7a <HAL_TIM_IC_CaptureCallback>
 8008734:	e005      	b.n	8008742 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fa15 	bl	8008b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f000 fa26 	bl	8008b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	f003 0310 	and.w	r3, r3, #16
 8008752:	2b10      	cmp	r3, #16
 8008754:	d122      	bne.n	800879c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	f003 0310 	and.w	r3, r3, #16
 8008760:	2b10      	cmp	r3, #16
 8008762:	d11b      	bne.n	800879c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f06f 0210 	mvn.w	r2, #16
 800876c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2208      	movs	r2, #8
 8008772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f9f9 	bl	8008b7a <HAL_TIM_IC_CaptureCallback>
 8008788:	e005      	b.n	8008796 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f9eb 	bl	8008b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 f9fc 	bl	8008b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	691b      	ldr	r3, [r3, #16]
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d10e      	bne.n	80087c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	f003 0301 	and.w	r3, r3, #1
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d107      	bne.n	80087c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f06f 0201 	mvn.w	r2, #1
 80087c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f7fa ff4a 	bl	800365c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d2:	2b80      	cmp	r3, #128	; 0x80
 80087d4:	d10e      	bne.n	80087f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087e0:	2b80      	cmp	r3, #128	; 0x80
 80087e2:	d107      	bne.n	80087f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 fd78 	bl	80092e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087fe:	2b40      	cmp	r3, #64	; 0x40
 8008800:	d10e      	bne.n	8008820 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800880c:	2b40      	cmp	r3, #64	; 0x40
 800880e:	d107      	bne.n	8008820 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f9c1 	bl	8008ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	f003 0320 	and.w	r3, r3, #32
 800882a:	2b20      	cmp	r3, #32
 800882c:	d10e      	bne.n	800884c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f003 0320 	and.w	r3, r3, #32
 8008838:	2b20      	cmp	r3, #32
 800883a:	d107      	bne.n	800884c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f06f 0220 	mvn.w	r2, #32
 8008844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fd42 	bl	80092d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800884c:	bf00      	nop
 800884e:	3708      	adds	r7, #8
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008860:	2300      	movs	r3, #0
 8008862:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800886a:	2b01      	cmp	r3, #1
 800886c:	d101      	bne.n	8008872 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800886e:	2302      	movs	r3, #2
 8008870:	e0ae      	b.n	80089d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b0c      	cmp	r3, #12
 800887e:	f200 809f 	bhi.w	80089c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008882:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008888:	080088bd 	.word	0x080088bd
 800888c:	080089c1 	.word	0x080089c1
 8008890:	080089c1 	.word	0x080089c1
 8008894:	080089c1 	.word	0x080089c1
 8008898:	080088fd 	.word	0x080088fd
 800889c:	080089c1 	.word	0x080089c1
 80088a0:	080089c1 	.word	0x080089c1
 80088a4:	080089c1 	.word	0x080089c1
 80088a8:	0800893f 	.word	0x0800893f
 80088ac:	080089c1 	.word	0x080089c1
 80088b0:	080089c1 	.word	0x080089c1
 80088b4:	080089c1 	.word	0x080089c1
 80088b8:	0800897f 	.word	0x0800897f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68b9      	ldr	r1, [r7, #8]
 80088c2:	4618      	mov	r0, r3
 80088c4:	f000 fa18 	bl	8008cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	699a      	ldr	r2, [r3, #24]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f042 0208 	orr.w	r2, r2, #8
 80088d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	699a      	ldr	r2, [r3, #24]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f022 0204 	bic.w	r2, r2, #4
 80088e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	6999      	ldr	r1, [r3, #24]
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	691a      	ldr	r2, [r3, #16]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	619a      	str	r2, [r3, #24]
      break;
 80088fa:	e064      	b.n	80089c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68b9      	ldr	r1, [r7, #8]
 8008902:	4618      	mov	r0, r3
 8008904:	f000 fa68 	bl	8008dd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	699a      	ldr	r2, [r3, #24]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	699a      	ldr	r2, [r3, #24]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6999      	ldr	r1, [r3, #24]
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	021a      	lsls	r2, r3, #8
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	430a      	orrs	r2, r1
 800893a:	619a      	str	r2, [r3, #24]
      break;
 800893c:	e043      	b.n	80089c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	68b9      	ldr	r1, [r7, #8]
 8008944:	4618      	mov	r0, r3
 8008946:	f000 fabd 	bl	8008ec4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	69da      	ldr	r2, [r3, #28]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f042 0208 	orr.w	r2, r2, #8
 8008958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	69da      	ldr	r2, [r3, #28]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f022 0204 	bic.w	r2, r2, #4
 8008968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	69d9      	ldr	r1, [r3, #28]
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	691a      	ldr	r2, [r3, #16]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	430a      	orrs	r2, r1
 800897a:	61da      	str	r2, [r3, #28]
      break;
 800897c:	e023      	b.n	80089c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68b9      	ldr	r1, [r7, #8]
 8008984:	4618      	mov	r0, r3
 8008986:	f000 fb11 	bl	8008fac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	69da      	ldr	r2, [r3, #28]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008998:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	69da      	ldr	r2, [r3, #28]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	69d9      	ldr	r1, [r3, #28]
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	021a      	lsls	r2, r3, #8
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	61da      	str	r2, [r3, #28]
      break;
 80089be:	e002      	b.n	80089c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	75fb      	strb	r3, [r7, #23]
      break;
 80089c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3718      	adds	r7, #24
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d101      	bne.n	80089f4 <HAL_TIM_ConfigClockSource+0x1c>
 80089f0:	2302      	movs	r3, #2
 80089f2:	e0b4      	b.n	8008b5e <HAL_TIM_ConfigClockSource+0x186>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2202      	movs	r2, #2
 8008a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	68ba      	ldr	r2, [r7, #8]
 8008a22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a2c:	d03e      	beq.n	8008aac <HAL_TIM_ConfigClockSource+0xd4>
 8008a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a32:	f200 8087 	bhi.w	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a3a:	f000 8086 	beq.w	8008b4a <HAL_TIM_ConfigClockSource+0x172>
 8008a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a42:	d87f      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a44:	2b70      	cmp	r3, #112	; 0x70
 8008a46:	d01a      	beq.n	8008a7e <HAL_TIM_ConfigClockSource+0xa6>
 8008a48:	2b70      	cmp	r3, #112	; 0x70
 8008a4a:	d87b      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a4c:	2b60      	cmp	r3, #96	; 0x60
 8008a4e:	d050      	beq.n	8008af2 <HAL_TIM_ConfigClockSource+0x11a>
 8008a50:	2b60      	cmp	r3, #96	; 0x60
 8008a52:	d877      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a54:	2b50      	cmp	r3, #80	; 0x50
 8008a56:	d03c      	beq.n	8008ad2 <HAL_TIM_ConfigClockSource+0xfa>
 8008a58:	2b50      	cmp	r3, #80	; 0x50
 8008a5a:	d873      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a5c:	2b40      	cmp	r3, #64	; 0x40
 8008a5e:	d058      	beq.n	8008b12 <HAL_TIM_ConfigClockSource+0x13a>
 8008a60:	2b40      	cmp	r3, #64	; 0x40
 8008a62:	d86f      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a64:	2b30      	cmp	r3, #48	; 0x30
 8008a66:	d064      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x15a>
 8008a68:	2b30      	cmp	r3, #48	; 0x30
 8008a6a:	d86b      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a6c:	2b20      	cmp	r3, #32
 8008a6e:	d060      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x15a>
 8008a70:	2b20      	cmp	r3, #32
 8008a72:	d867      	bhi.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d05c      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x15a>
 8008a78:	2b10      	cmp	r3, #16
 8008a7a:	d05a      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x15a>
 8008a7c:	e062      	b.n	8008b44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6818      	ldr	r0, [r3, #0]
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	6899      	ldr	r1, [r3, #8]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	f000 fb5d 	bl	800914c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008aa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	609a      	str	r2, [r3, #8]
      break;
 8008aaa:	e04f      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6818      	ldr	r0, [r3, #0]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	6899      	ldr	r1, [r3, #8]
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	685a      	ldr	r2, [r3, #4]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f000 fb46 	bl	800914c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	689a      	ldr	r2, [r3, #8]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ace:	609a      	str	r2, [r3, #8]
      break;
 8008ad0:	e03c      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	6859      	ldr	r1, [r3, #4]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	f000 faba 	bl	8009058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2150      	movs	r1, #80	; 0x50
 8008aea:	4618      	mov	r0, r3
 8008aec:	f000 fb13 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008af0:	e02c      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6818      	ldr	r0, [r3, #0]
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	6859      	ldr	r1, [r3, #4]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	68db      	ldr	r3, [r3, #12]
 8008afe:	461a      	mov	r2, r3
 8008b00:	f000 fad9 	bl	80090b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2160      	movs	r1, #96	; 0x60
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f000 fb03 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008b10:	e01c      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6818      	ldr	r0, [r3, #0]
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	6859      	ldr	r1, [r3, #4]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	461a      	mov	r2, r3
 8008b20:	f000 fa9a 	bl	8009058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2140      	movs	r1, #64	; 0x40
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f000 faf3 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008b30:	e00c      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	f000 faea 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008b42:	e003      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b44:	2301      	movs	r3, #1
 8008b46:	73fb      	strb	r3, [r7, #15]
      break;
 8008b48:	e000      	b.n	8008b4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008b4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b66:	b480      	push	{r7}
 8008b68:	b083      	sub	sp, #12
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b6e:	bf00      	nop
 8008b70:	370c      	adds	r7, #12
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr

08008b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b7a:	b480      	push	{r7}
 8008b7c:	b083      	sub	sp, #12
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b82:	bf00      	nop
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr

08008b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b083      	sub	sp, #12
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b96:	bf00      	nop
 8008b98:	370c      	adds	r7, #12
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b083      	sub	sp, #12
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008baa:	bf00      	nop
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
	...

08008bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a40      	ldr	r2, [pc, #256]	; (8008ccc <TIM_Base_SetConfig+0x114>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d013      	beq.n	8008bf8 <TIM_Base_SetConfig+0x40>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bd6:	d00f      	beq.n	8008bf8 <TIM_Base_SetConfig+0x40>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a3d      	ldr	r2, [pc, #244]	; (8008cd0 <TIM_Base_SetConfig+0x118>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d00b      	beq.n	8008bf8 <TIM_Base_SetConfig+0x40>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a3c      	ldr	r2, [pc, #240]	; (8008cd4 <TIM_Base_SetConfig+0x11c>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d007      	beq.n	8008bf8 <TIM_Base_SetConfig+0x40>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a3b      	ldr	r2, [pc, #236]	; (8008cd8 <TIM_Base_SetConfig+0x120>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d003      	beq.n	8008bf8 <TIM_Base_SetConfig+0x40>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a3a      	ldr	r2, [pc, #232]	; (8008cdc <TIM_Base_SetConfig+0x124>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d108      	bne.n	8008c0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a2f      	ldr	r2, [pc, #188]	; (8008ccc <TIM_Base_SetConfig+0x114>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d02b      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c18:	d027      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a2c      	ldr	r2, [pc, #176]	; (8008cd0 <TIM_Base_SetConfig+0x118>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d023      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a2b      	ldr	r2, [pc, #172]	; (8008cd4 <TIM_Base_SetConfig+0x11c>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d01f      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a2a      	ldr	r2, [pc, #168]	; (8008cd8 <TIM_Base_SetConfig+0x120>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d01b      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a29      	ldr	r2, [pc, #164]	; (8008cdc <TIM_Base_SetConfig+0x124>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d017      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a28      	ldr	r2, [pc, #160]	; (8008ce0 <TIM_Base_SetConfig+0x128>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d013      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a27      	ldr	r2, [pc, #156]	; (8008ce4 <TIM_Base_SetConfig+0x12c>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d00f      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a26      	ldr	r2, [pc, #152]	; (8008ce8 <TIM_Base_SetConfig+0x130>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d00b      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a25      	ldr	r2, [pc, #148]	; (8008cec <TIM_Base_SetConfig+0x134>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d007      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a24      	ldr	r2, [pc, #144]	; (8008cf0 <TIM_Base_SetConfig+0x138>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d003      	beq.n	8008c6a <TIM_Base_SetConfig+0xb2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a23      	ldr	r2, [pc, #140]	; (8008cf4 <TIM_Base_SetConfig+0x13c>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d108      	bne.n	8008c7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	689a      	ldr	r2, [r3, #8]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a0a      	ldr	r2, [pc, #40]	; (8008ccc <TIM_Base_SetConfig+0x114>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d003      	beq.n	8008cb0 <TIM_Base_SetConfig+0xf8>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4a0c      	ldr	r2, [pc, #48]	; (8008cdc <TIM_Base_SetConfig+0x124>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d103      	bne.n	8008cb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	691a      	ldr	r2, [r3, #16]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	615a      	str	r2, [r3, #20]
}
 8008cbe:	bf00      	nop
 8008cc0:	3714      	adds	r7, #20
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	40010000 	.word	0x40010000
 8008cd0:	40000400 	.word	0x40000400
 8008cd4:	40000800 	.word	0x40000800
 8008cd8:	40000c00 	.word	0x40000c00
 8008cdc:	40010400 	.word	0x40010400
 8008ce0:	40014000 	.word	0x40014000
 8008ce4:	40014400 	.word	0x40014400
 8008ce8:	40014800 	.word	0x40014800
 8008cec:	40001800 	.word	0x40001800
 8008cf0:	40001c00 	.word	0x40001c00
 8008cf4:	40002000 	.word	0x40002000

08008cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b087      	sub	sp, #28
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a1b      	ldr	r3, [r3, #32]
 8008d06:	f023 0201 	bic.w	r2, r3, #1
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6a1b      	ldr	r3, [r3, #32]
 8008d12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	699b      	ldr	r3, [r3, #24]
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f023 0303 	bic.w	r3, r3, #3
 8008d2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f023 0302 	bic.w	r3, r3, #2
 8008d40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	4a20      	ldr	r2, [pc, #128]	; (8008dd0 <TIM_OC1_SetConfig+0xd8>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d003      	beq.n	8008d5c <TIM_OC1_SetConfig+0x64>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a1f      	ldr	r2, [pc, #124]	; (8008dd4 <TIM_OC1_SetConfig+0xdc>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d10c      	bne.n	8008d76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	f023 0308 	bic.w	r3, r3, #8
 8008d62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f023 0304 	bic.w	r3, r3, #4
 8008d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4a15      	ldr	r2, [pc, #84]	; (8008dd0 <TIM_OC1_SetConfig+0xd8>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d003      	beq.n	8008d86 <TIM_OC1_SetConfig+0x8e>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	4a14      	ldr	r2, [pc, #80]	; (8008dd4 <TIM_OC1_SetConfig+0xdc>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d111      	bne.n	8008daa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	699b      	ldr	r3, [r3, #24]
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	693a      	ldr	r2, [r7, #16]
 8008dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	685a      	ldr	r2, [r3, #4]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	697a      	ldr	r2, [r7, #20]
 8008dc2:	621a      	str	r2, [r3, #32]
}
 8008dc4:	bf00      	nop
 8008dc6:	371c      	adds	r7, #28
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr
 8008dd0:	40010000 	.word	0x40010000
 8008dd4:	40010400 	.word	0x40010400

08008dd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b087      	sub	sp, #28
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a1b      	ldr	r3, [r3, #32]
 8008de6:	f023 0210 	bic.w	r2, r3, #16
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	699b      	ldr	r3, [r3, #24]
 8008dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	021b      	lsls	r3, r3, #8
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	f023 0320 	bic.w	r3, r3, #32
 8008e22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	011b      	lsls	r3, r3, #4
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a22      	ldr	r2, [pc, #136]	; (8008ebc <TIM_OC2_SetConfig+0xe4>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d003      	beq.n	8008e40 <TIM_OC2_SetConfig+0x68>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a21      	ldr	r2, [pc, #132]	; (8008ec0 <TIM_OC2_SetConfig+0xe8>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d10d      	bne.n	8008e5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	68db      	ldr	r3, [r3, #12]
 8008e4c:	011b      	lsls	r3, r3, #4
 8008e4e:	697a      	ldr	r2, [r7, #20]
 8008e50:	4313      	orrs	r3, r2
 8008e52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a17      	ldr	r2, [pc, #92]	; (8008ebc <TIM_OC2_SetConfig+0xe4>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d003      	beq.n	8008e6c <TIM_OC2_SetConfig+0x94>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a16      	ldr	r2, [pc, #88]	; (8008ec0 <TIM_OC2_SetConfig+0xe8>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d113      	bne.n	8008e94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	699b      	ldr	r3, [r3, #24]
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	693a      	ldr	r2, [r7, #16]
 8008e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	685a      	ldr	r2, [r3, #4]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	697a      	ldr	r2, [r7, #20]
 8008eac:	621a      	str	r2, [r3, #32]
}
 8008eae:	bf00      	nop
 8008eb0:	371c      	adds	r7, #28
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	40010000 	.word	0x40010000
 8008ec0:	40010400 	.word	0x40010400

08008ec4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b087      	sub	sp, #28
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a1b      	ldr	r3, [r3, #32]
 8008ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	69db      	ldr	r3, [r3, #28]
 8008eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f023 0303 	bic.w	r3, r3, #3
 8008efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	4313      	orrs	r3, r2
 8008f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	021b      	lsls	r3, r3, #8
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a21      	ldr	r2, [pc, #132]	; (8008fa4 <TIM_OC3_SetConfig+0xe0>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d003      	beq.n	8008f2a <TIM_OC3_SetConfig+0x66>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a20      	ldr	r2, [pc, #128]	; (8008fa8 <TIM_OC3_SetConfig+0xe4>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d10d      	bne.n	8008f46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	68db      	ldr	r3, [r3, #12]
 8008f36:	021b      	lsls	r3, r3, #8
 8008f38:	697a      	ldr	r2, [r7, #20]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a16      	ldr	r2, [pc, #88]	; (8008fa4 <TIM_OC3_SetConfig+0xe0>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d003      	beq.n	8008f56 <TIM_OC3_SetConfig+0x92>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a15      	ldr	r2, [pc, #84]	; (8008fa8 <TIM_OC3_SetConfig+0xe4>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d113      	bne.n	8008f7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	011b      	lsls	r3, r3, #4
 8008f6c:	693a      	ldr	r2, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	699b      	ldr	r3, [r3, #24]
 8008f76:	011b      	lsls	r3, r3, #4
 8008f78:	693a      	ldr	r2, [r7, #16]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	68fa      	ldr	r2, [r7, #12]
 8008f88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	685a      	ldr	r2, [r3, #4]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	697a      	ldr	r2, [r7, #20]
 8008f96:	621a      	str	r2, [r3, #32]
}
 8008f98:	bf00      	nop
 8008f9a:	371c      	adds	r7, #28
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr
 8008fa4:	40010000 	.word	0x40010000
 8008fa8:	40010400 	.word	0x40010400

08008fac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6a1b      	ldr	r3, [r3, #32]
 8008fc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	69db      	ldr	r3, [r3, #28]
 8008fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	021b      	lsls	r3, r3, #8
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	031b      	lsls	r3, r3, #12
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	4313      	orrs	r3, r2
 8009002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	4a12      	ldr	r2, [pc, #72]	; (8009050 <TIM_OC4_SetConfig+0xa4>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d003      	beq.n	8009014 <TIM_OC4_SetConfig+0x68>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	4a11      	ldr	r2, [pc, #68]	; (8009054 <TIM_OC4_SetConfig+0xa8>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d109      	bne.n	8009028 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800901a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	695b      	ldr	r3, [r3, #20]
 8009020:	019b      	lsls	r3, r3, #6
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	4313      	orrs	r3, r2
 8009026:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	685a      	ldr	r2, [r3, #4]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	621a      	str	r2, [r3, #32]
}
 8009042:	bf00      	nop
 8009044:	371c      	adds	r7, #28
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop
 8009050:	40010000 	.word	0x40010000
 8009054:	40010400 	.word	0x40010400

08009058 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	f023 0201 	bic.w	r2, r3, #1
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	011b      	lsls	r3, r3, #4
 8009088:	693a      	ldr	r2, [r7, #16]
 800908a:	4313      	orrs	r3, r2
 800908c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f023 030a 	bic.w	r3, r3, #10
 8009094:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	4313      	orrs	r3, r2
 800909c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	621a      	str	r2, [r3, #32]
}
 80090aa:	bf00      	nop
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b087      	sub	sp, #28
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	60f8      	str	r0, [r7, #12]
 80090be:	60b9      	str	r1, [r7, #8]
 80090c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6a1b      	ldr	r3, [r3, #32]
 80090c6:	f023 0210 	bic.w	r2, r3, #16
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	699b      	ldr	r3, [r3, #24]
 80090d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80090e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	031b      	lsls	r3, r3, #12
 80090e6:	697a      	ldr	r2, [r7, #20]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80090f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	693a      	ldr	r2, [r7, #16]
 8009108:	621a      	str	r2, [r3, #32]
}
 800910a:	bf00      	nop
 800910c:	371c      	adds	r7, #28
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr

08009116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009116:	b480      	push	{r7}
 8009118:	b085      	sub	sp, #20
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800912c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	4313      	orrs	r3, r2
 8009134:	f043 0307 	orr.w	r3, r3, #7
 8009138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	609a      	str	r2, [r3, #8]
}
 8009140:	bf00      	nop
 8009142:	3714      	adds	r7, #20
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800914c:	b480      	push	{r7}
 800914e:	b087      	sub	sp, #28
 8009150:	af00      	add	r7, sp, #0
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
 8009158:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009166:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	021a      	lsls	r2, r3, #8
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	431a      	orrs	r2, r3
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	4313      	orrs	r3, r2
 8009174:	697a      	ldr	r2, [r7, #20]
 8009176:	4313      	orrs	r3, r2
 8009178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	697a      	ldr	r2, [r7, #20]
 800917e:	609a      	str	r2, [r3, #8]
}
 8009180:	bf00      	nop
 8009182:	371c      	adds	r7, #28
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800918c:	b480      	push	{r7}
 800918e:	b087      	sub	sp, #28
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	60b9      	str	r1, [r7, #8]
 8009196:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	f003 031f 	and.w	r3, r3, #31
 800919e:	2201      	movs	r2, #1
 80091a0:	fa02 f303 	lsl.w	r3, r2, r3
 80091a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6a1a      	ldr	r2, [r3, #32]
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	43db      	mvns	r3, r3
 80091ae:	401a      	ands	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a1a      	ldr	r2, [r3, #32]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	f003 031f 	and.w	r3, r3, #31
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	fa01 f303 	lsl.w	r3, r1, r3
 80091c4:	431a      	orrs	r2, r3
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	621a      	str	r2, [r3, #32]
}
 80091ca:	bf00      	nop
 80091cc:	371c      	adds	r7, #28
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr
	...

080091d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091d8:	b480      	push	{r7}
 80091da:	b085      	sub	sp, #20
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d101      	bne.n	80091f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80091ec:	2302      	movs	r3, #2
 80091ee:	e05a      	b.n	80092a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2202      	movs	r2, #2
 80091fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009216:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	4313      	orrs	r3, r2
 8009220:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a21      	ldr	r2, [pc, #132]	; (80092b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d022      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800923c:	d01d      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a1d      	ldr	r2, [pc, #116]	; (80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d018      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a1b      	ldr	r2, [pc, #108]	; (80092bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d013      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a1a      	ldr	r2, [pc, #104]	; (80092c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d00e      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a18      	ldr	r2, [pc, #96]	; (80092c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d009      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a17      	ldr	r2, [pc, #92]	; (80092c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d004      	beq.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a15      	ldr	r2, [pc, #84]	; (80092cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d10c      	bne.n	8009294 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009280:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	4313      	orrs	r3, r2
 800928a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68ba      	ldr	r2, [r7, #8]
 8009292:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	40010000 	.word	0x40010000
 80092b8:	40000400 	.word	0x40000400
 80092bc:	40000800 	.word	0x40000800
 80092c0:	40000c00 	.word	0x40000c00
 80092c4:	40010400 	.word	0x40010400
 80092c8:	40014000 	.word	0x40014000
 80092cc:	40001800 	.word	0x40001800

080092d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092d8:	bf00      	nop
 80092da:	370c      	adds	r7, #12
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092ec:	bf00      	nop
 80092ee:	370c      	adds	r7, #12
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e03f      	b.n	800938a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009310:	b2db      	uxtb	r3, r3
 8009312:	2b00      	cmp	r3, #0
 8009314:	d106      	bne.n	8009324 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f7f9 ff30 	bl	8003184 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2224      	movs	r2, #36	; 0x24
 8009328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	68da      	ldr	r2, [r3, #12]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800933a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f000 fddb 	bl	8009ef8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	691a      	ldr	r2, [r3, #16]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	695a      	ldr	r2, [r3, #20]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009360:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68da      	ldr	r2, [r3, #12]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009370:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2220      	movs	r2, #32
 800937c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2220      	movs	r2, #32
 8009384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3708      	adds	r7, #8
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}

08009392 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009392:	b580      	push	{r7, lr}
 8009394:	b08a      	sub	sp, #40	; 0x28
 8009396:	af02      	add	r7, sp, #8
 8009398:	60f8      	str	r0, [r7, #12]
 800939a:	60b9      	str	r1, [r7, #8]
 800939c:	603b      	str	r3, [r7, #0]
 800939e:	4613      	mov	r3, r2
 80093a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80093a2:	2300      	movs	r3, #0
 80093a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b20      	cmp	r3, #32
 80093b0:	d17c      	bne.n	80094ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <HAL_UART_Transmit+0x2c>
 80093b8:	88fb      	ldrh	r3, [r7, #6]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d101      	bne.n	80093c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e075      	b.n	80094ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <HAL_UART_Transmit+0x3e>
 80093cc:	2302      	movs	r3, #2
 80093ce:	e06e      	b.n	80094ae <HAL_UART_Transmit+0x11c>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2221      	movs	r2, #33	; 0x21
 80093e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093e6:	f7fa fa7d 	bl	80038e4 <HAL_GetTick>
 80093ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	88fa      	ldrh	r2, [r7, #6]
 80093f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	88fa      	ldrh	r2, [r7, #6]
 80093f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009400:	d108      	bne.n	8009414 <HAL_UART_Transmit+0x82>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d104      	bne.n	8009414 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800940a:	2300      	movs	r3, #0
 800940c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	61bb      	str	r3, [r7, #24]
 8009412:	e003      	b.n	800941c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009418:	2300      	movs	r3, #0
 800941a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2200      	movs	r2, #0
 8009420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009424:	e02a      	b.n	800947c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	2200      	movs	r2, #0
 800942e:	2180      	movs	r1, #128	; 0x80
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f000 fb1f 	bl	8009a74 <UART_WaitOnFlagUntilTimeout>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d001      	beq.n	8009440 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800943c:	2303      	movs	r3, #3
 800943e:	e036      	b.n	80094ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009440:	69fb      	ldr	r3, [r7, #28]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d10b      	bne.n	800945e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	881b      	ldrh	r3, [r3, #0]
 800944a:	461a      	mov	r2, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	3302      	adds	r3, #2
 800945a:	61bb      	str	r3, [r7, #24]
 800945c:	e007      	b.n	800946e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	781a      	ldrb	r2, [r3, #0]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	3301      	adds	r3, #1
 800946c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009472:	b29b      	uxth	r3, r3
 8009474:	3b01      	subs	r3, #1
 8009476:	b29a      	uxth	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009480:	b29b      	uxth	r3, r3
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1cf      	bne.n	8009426 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	2200      	movs	r2, #0
 800948e:	2140      	movs	r1, #64	; 0x40
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f000 faef 	bl	8009a74 <UART_WaitOnFlagUntilTimeout>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d001      	beq.n	80094a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800949c:	2303      	movs	r3, #3
 800949e:	e006      	b.n	80094ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2220      	movs	r2, #32
 80094a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80094a8:	2300      	movs	r3, #0
 80094aa:	e000      	b.n	80094ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80094ac:	2302      	movs	r3, #2
  }
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3720      	adds	r7, #32
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b084      	sub	sp, #16
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	60f8      	str	r0, [r7, #12]
 80094be:	60b9      	str	r1, [r7, #8]
 80094c0:	4613      	mov	r3, r2
 80094c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	2b20      	cmp	r3, #32
 80094ce:	d11d      	bne.n	800950c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d002      	beq.n	80094dc <HAL_UART_Receive_IT+0x26>
 80094d6:	88fb      	ldrh	r3, [r7, #6]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	e016      	b.n	800950e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d101      	bne.n	80094ee <HAL_UART_Receive_IT+0x38>
 80094ea:	2302      	movs	r3, #2
 80094ec:	e00f      	b.n	800950e <HAL_UART_Receive_IT+0x58>
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2200      	movs	r2, #0
 80094fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80094fc:	88fb      	ldrh	r3, [r7, #6]
 80094fe:	461a      	mov	r2, r3
 8009500:	68b9      	ldr	r1, [r7, #8]
 8009502:	68f8      	ldr	r0, [r7, #12]
 8009504:	f000 fb24 	bl	8009b50 <UART_Start_Receive_IT>
 8009508:	4603      	mov	r3, r0
 800950a:	e000      	b.n	800950e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800950c:	2302      	movs	r3, #2
  }
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
	...

08009518 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b0ba      	sub	sp, #232	; 0xe8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	695b      	ldr	r3, [r3, #20]
 800953a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800953e:	2300      	movs	r3, #0
 8009540:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009544:	2300      	movs	r3, #0
 8009546:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800954a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800954e:	f003 030f 	and.w	r3, r3, #15
 8009552:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10f      	bne.n	800957e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800955e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009562:	f003 0320 	and.w	r3, r3, #32
 8009566:	2b00      	cmp	r3, #0
 8009568:	d009      	beq.n	800957e <HAL_UART_IRQHandler+0x66>
 800956a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800956e:	f003 0320 	and.w	r3, r3, #32
 8009572:	2b00      	cmp	r3, #0
 8009574:	d003      	beq.n	800957e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fc03 	bl	8009d82 <UART_Receive_IT>
      return;
 800957c:	e256      	b.n	8009a2c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800957e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009582:	2b00      	cmp	r3, #0
 8009584:	f000 80de 	beq.w	8009744 <HAL_UART_IRQHandler+0x22c>
 8009588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800958c:	f003 0301 	and.w	r3, r3, #1
 8009590:	2b00      	cmp	r3, #0
 8009592:	d106      	bne.n	80095a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009598:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800959c:	2b00      	cmp	r3, #0
 800959e:	f000 80d1 	beq.w	8009744 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d00b      	beq.n	80095c6 <HAL_UART_IRQHandler+0xae>
 80095ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d005      	beq.n	80095c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095be:	f043 0201 	orr.w	r2, r3, #1
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80095c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095ca:	f003 0304 	and.w	r3, r3, #4
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <HAL_UART_IRQHandler+0xd2>
 80095d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d005      	beq.n	80095ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095e2:	f043 0202 	orr.w	r2, r3, #2
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80095ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00b      	beq.n	800960e <HAL_UART_IRQHandler+0xf6>
 80095f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095fa:	f003 0301 	and.w	r3, r3, #1
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d005      	beq.n	800960e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009606:	f043 0204 	orr.w	r2, r3, #4
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800960e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009612:	f003 0308 	and.w	r3, r3, #8
 8009616:	2b00      	cmp	r3, #0
 8009618:	d011      	beq.n	800963e <HAL_UART_IRQHandler+0x126>
 800961a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800961e:	f003 0320 	and.w	r3, r3, #32
 8009622:	2b00      	cmp	r3, #0
 8009624:	d105      	bne.n	8009632 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	2b00      	cmp	r3, #0
 8009630:	d005      	beq.n	800963e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009636:	f043 0208 	orr.w	r2, r3, #8
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009642:	2b00      	cmp	r3, #0
 8009644:	f000 81ed 	beq.w	8009a22 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800964c:	f003 0320 	and.w	r3, r3, #32
 8009650:	2b00      	cmp	r3, #0
 8009652:	d008      	beq.n	8009666 <HAL_UART_IRQHandler+0x14e>
 8009654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009658:	f003 0320 	and.w	r3, r3, #32
 800965c:	2b00      	cmp	r3, #0
 800965e:	d002      	beq.n	8009666 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 fb8e 	bl	8009d82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	695b      	ldr	r3, [r3, #20]
 800966c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009670:	2b40      	cmp	r3, #64	; 0x40
 8009672:	bf0c      	ite	eq
 8009674:	2301      	moveq	r3, #1
 8009676:	2300      	movne	r3, #0
 8009678:	b2db      	uxtb	r3, r3
 800967a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009682:	f003 0308 	and.w	r3, r3, #8
 8009686:	2b00      	cmp	r3, #0
 8009688:	d103      	bne.n	8009692 <HAL_UART_IRQHandler+0x17a>
 800968a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800968e:	2b00      	cmp	r3, #0
 8009690:	d04f      	beq.n	8009732 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fa96 	bl	8009bc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	695b      	ldr	r3, [r3, #20]
 800969e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096a2:	2b40      	cmp	r3, #64	; 0x40
 80096a4:	d141      	bne.n	800972a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3314      	adds	r3, #20
 80096ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80096b4:	e853 3f00 	ldrex	r3, [r3]
 80096b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80096bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80096c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3314      	adds	r3, #20
 80096ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80096d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80096d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80096de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80096e2:	e841 2300 	strex	r3, r2, [r1]
 80096e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80096ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d1d9      	bne.n	80096a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d013      	beq.n	8009722 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096fe:	4a7d      	ldr	r2, [pc, #500]	; (80098f4 <HAL_UART_IRQHandler+0x3dc>)
 8009700:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009706:	4618      	mov	r0, r3
 8009708:	f7fa ffb6 	bl	8004678 <HAL_DMA_Abort_IT>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d016      	beq.n	8009740 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800971c:	4610      	mov	r0, r2
 800971e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009720:	e00e      	b.n	8009740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 f990 	bl	8009a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009728:	e00a      	b.n	8009740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 f98c 	bl	8009a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009730:	e006      	b.n	8009740 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f988 	bl	8009a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800973e:	e170      	b.n	8009a22 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009740:	bf00      	nop
    return;
 8009742:	e16e      	b.n	8009a22 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009748:	2b01      	cmp	r3, #1
 800974a:	f040 814a 	bne.w	80099e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800974e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009752:	f003 0310 	and.w	r3, r3, #16
 8009756:	2b00      	cmp	r3, #0
 8009758:	f000 8143 	beq.w	80099e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800975c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009760:	f003 0310 	and.w	r3, r3, #16
 8009764:	2b00      	cmp	r3, #0
 8009766:	f000 813c 	beq.w	80099e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800976a:	2300      	movs	r3, #0
 800976c:	60bb      	str	r3, [r7, #8]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	60bb      	str	r3, [r7, #8]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	60bb      	str	r3, [r7, #8]
 800977e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	695b      	ldr	r3, [r3, #20]
 8009786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800978a:	2b40      	cmp	r3, #64	; 0x40
 800978c:	f040 80b4 	bne.w	80098f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800979c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 8140 	beq.w	8009a26 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80097aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80097ae:	429a      	cmp	r2, r3
 80097b0:	f080 8139 	bcs.w	8009a26 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80097ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097c0:	69db      	ldr	r3, [r3, #28]
 80097c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097c6:	f000 8088 	beq.w	80098da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	330c      	adds	r3, #12
 80097d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80097e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80097e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	330c      	adds	r3, #12
 80097f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80097f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80097fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009802:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009806:	e841 2300 	strex	r3, r2, [r1]
 800980a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800980e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1d9      	bne.n	80097ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	3314      	adds	r3, #20
 800981c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009820:	e853 3f00 	ldrex	r3, [r3]
 8009824:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009826:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009828:	f023 0301 	bic.w	r3, r3, #1
 800982c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	3314      	adds	r3, #20
 8009836:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800983a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800983e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009842:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009846:	e841 2300 	strex	r3, r2, [r1]
 800984a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800984c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800984e:	2b00      	cmp	r3, #0
 8009850:	d1e1      	bne.n	8009816 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3314      	adds	r3, #20
 8009858:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800985c:	e853 3f00 	ldrex	r3, [r3]
 8009860:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009862:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009864:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009868:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3314      	adds	r3, #20
 8009872:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009876:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009878:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800987c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800987e:	e841 2300 	strex	r3, r2, [r1]
 8009882:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009884:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1e3      	bne.n	8009852 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2220      	movs	r2, #32
 800988e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	330c      	adds	r3, #12
 800989e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098a2:	e853 3f00 	ldrex	r3, [r3]
 80098a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80098a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098aa:	f023 0310 	bic.w	r3, r3, #16
 80098ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	330c      	adds	r3, #12
 80098b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80098bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80098be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80098c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80098c4:	e841 2300 	strex	r3, r2, [r1]
 80098c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80098ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1e3      	bne.n	8009898 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7fa fe5f 	bl	8004598 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	1ad3      	subs	r3, r2, r3
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	4619      	mov	r1, r3
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f8b6 	bl	8009a5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80098f0:	e099      	b.n	8009a26 <HAL_UART_IRQHandler+0x50e>
 80098f2:	bf00      	nop
 80098f4:	08009c8b 	.word	0x08009c8b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009900:	b29b      	uxth	r3, r3
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800990c:	b29b      	uxth	r3, r3
 800990e:	2b00      	cmp	r3, #0
 8009910:	f000 808b 	beq.w	8009a2a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009914:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 8086 	beq.w	8009a2a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	330c      	adds	r3, #12
 8009924:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009928:	e853 3f00 	ldrex	r3, [r3]
 800992c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800992e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009930:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009934:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	330c      	adds	r3, #12
 800993e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009942:	647a      	str	r2, [r7, #68]	; 0x44
 8009944:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009946:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009948:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800994a:	e841 2300 	strex	r3, r2, [r1]
 800994e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1e3      	bne.n	800991e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	3314      	adds	r3, #20
 800995c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800995e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009960:	e853 3f00 	ldrex	r3, [r3]
 8009964:	623b      	str	r3, [r7, #32]
   return(result);
 8009966:	6a3b      	ldr	r3, [r7, #32]
 8009968:	f023 0301 	bic.w	r3, r3, #1
 800996c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	3314      	adds	r3, #20
 8009976:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800997a:	633a      	str	r2, [r7, #48]	; 0x30
 800997c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800997e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009982:	e841 2300 	strex	r3, r2, [r1]
 8009986:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998a:	2b00      	cmp	r3, #0
 800998c:	d1e3      	bne.n	8009956 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2220      	movs	r2, #32
 8009992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	330c      	adds	r3, #12
 80099a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f023 0310 	bic.w	r3, r3, #16
 80099b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	330c      	adds	r3, #12
 80099bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80099c0:	61fa      	str	r2, [r7, #28]
 80099c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c4:	69b9      	ldr	r1, [r7, #24]
 80099c6:	69fa      	ldr	r2, [r7, #28]
 80099c8:	e841 2300 	strex	r3, r2, [r1]
 80099cc:	617b      	str	r3, [r7, #20]
   return(result);
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1e3      	bne.n	800999c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80099d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80099d8:	4619      	mov	r1, r3
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 f83e 	bl	8009a5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80099e0:	e023      	b.n	8009a2a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80099e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d009      	beq.n	8009a02 <HAL_UART_IRQHandler+0x4ea>
 80099ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d003      	beq.n	8009a02 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 f959 	bl	8009cb2 <UART_Transmit_IT>
    return;
 8009a00:	e014      	b.n	8009a2c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00e      	beq.n	8009a2c <HAL_UART_IRQHandler+0x514>
 8009a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d008      	beq.n	8009a2c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f999 	bl	8009d52 <UART_EndTransmit_IT>
    return;
 8009a20:	e004      	b.n	8009a2c <HAL_UART_IRQHandler+0x514>
    return;
 8009a22:	bf00      	nop
 8009a24:	e002      	b.n	8009a2c <HAL_UART_IRQHandler+0x514>
      return;
 8009a26:	bf00      	nop
 8009a28:	e000      	b.n	8009a2c <HAL_UART_IRQHandler+0x514>
      return;
 8009a2a:	bf00      	nop
  }
}
 8009a2c:	37e8      	adds	r7, #232	; 0xe8
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	bf00      	nop

08009a34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009a3c:	bf00      	nop
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a50:	bf00      	nop
 8009a52:	370c      	adds	r7, #12
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	460b      	mov	r3, r1
 8009a66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a68:	bf00      	nop
 8009a6a:	370c      	adds	r7, #12
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b090      	sub	sp, #64	; 0x40
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	603b      	str	r3, [r7, #0]
 8009a80:	4613      	mov	r3, r2
 8009a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a84:	e050      	b.n	8009b28 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a8c:	d04c      	beq.n	8009b28 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d007      	beq.n	8009aa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a94:	f7f9 ff26 	bl	80038e4 <HAL_GetTick>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	1ad3      	subs	r3, r2, r3
 8009a9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d241      	bcs.n	8009b28 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	330c      	adds	r3, #12
 8009aaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aae:	e853 3f00 	ldrex	r3, [r3]
 8009ab2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	330c      	adds	r3, #12
 8009ac2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009ac4:	637a      	str	r2, [r7, #52]	; 0x34
 8009ac6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009aca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009acc:	e841 2300 	strex	r3, r2, [r1]
 8009ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1e5      	bne.n	8009aa4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	3314      	adds	r3, #20
 8009ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	e853 3f00 	ldrex	r3, [r3]
 8009ae6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f023 0301 	bic.w	r3, r3, #1
 8009aee:	63bb      	str	r3, [r7, #56]	; 0x38
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	3314      	adds	r3, #20
 8009af6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009af8:	623a      	str	r2, [r7, #32]
 8009afa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afc:	69f9      	ldr	r1, [r7, #28]
 8009afe:	6a3a      	ldr	r2, [r7, #32]
 8009b00:	e841 2300 	strex	r3, r2, [r1]
 8009b04:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1e5      	bne.n	8009ad8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2220      	movs	r2, #32
 8009b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2220      	movs	r2, #32
 8009b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009b24:	2303      	movs	r3, #3
 8009b26:	e00f      	b.n	8009b48 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	4013      	ands	r3, r2
 8009b32:	68ba      	ldr	r2, [r7, #8]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	bf0c      	ite	eq
 8009b38:	2301      	moveq	r3, #1
 8009b3a:	2300      	movne	r3, #0
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	461a      	mov	r2, r3
 8009b40:	79fb      	ldrb	r3, [r7, #7]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d09f      	beq.n	8009a86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3740      	adds	r7, #64	; 0x40
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	88fa      	ldrh	r2, [r7, #6]
 8009b68:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	88fa      	ldrh	r2, [r7, #6]
 8009b6e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2200      	movs	r2, #0
 8009b74:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2222      	movs	r2, #34	; 0x22
 8009b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2200      	movs	r2, #0
 8009b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	68da      	ldr	r2, [r3, #12]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b94:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	695a      	ldr	r2, [r3, #20]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f042 0201 	orr.w	r2, r2, #1
 8009ba4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68da      	ldr	r2, [r3, #12]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f042 0220 	orr.w	r2, r2, #32
 8009bb4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b095      	sub	sp, #84	; 0x54
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	330c      	adds	r3, #12
 8009bd2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bd6:	e853 3f00 	ldrex	r3, [r3]
 8009bda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	330c      	adds	r3, #12
 8009bea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009bec:	643a      	str	r2, [r7, #64]	; 0x40
 8009bee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009bf2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009bf4:	e841 2300 	strex	r3, r2, [r1]
 8009bf8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1e5      	bne.n	8009bcc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3314      	adds	r3, #20
 8009c06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c08:	6a3b      	ldr	r3, [r7, #32]
 8009c0a:	e853 3f00 	ldrex	r3, [r3]
 8009c0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c10:	69fb      	ldr	r3, [r7, #28]
 8009c12:	f023 0301 	bic.w	r3, r3, #1
 8009c16:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	3314      	adds	r3, #20
 8009c1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009c22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009c26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c28:	e841 2300 	strex	r3, r2, [r1]
 8009c2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d1e5      	bne.n	8009c00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d119      	bne.n	8009c70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	330c      	adds	r3, #12
 8009c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	e853 3f00 	ldrex	r3, [r3]
 8009c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	f023 0310 	bic.w	r3, r3, #16
 8009c52:	647b      	str	r3, [r7, #68]	; 0x44
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	330c      	adds	r3, #12
 8009c5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c5c:	61ba      	str	r2, [r7, #24]
 8009c5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c60:	6979      	ldr	r1, [r7, #20]
 8009c62:	69ba      	ldr	r2, [r7, #24]
 8009c64:	e841 2300 	strex	r3, r2, [r1]
 8009c68:	613b      	str	r3, [r7, #16]
   return(result);
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1e5      	bne.n	8009c3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2220      	movs	r2, #32
 8009c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009c7e:	bf00      	nop
 8009c80:	3754      	adds	r7, #84	; 0x54
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b084      	sub	sp, #16
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c96:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f7ff fecf 	bl	8009a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}

08009cb2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b085      	sub	sp, #20
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	2b21      	cmp	r3, #33	; 0x21
 8009cc4:	d13e      	bne.n	8009d44 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	689b      	ldr	r3, [r3, #8]
 8009cca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cce:	d114      	bne.n	8009cfa <UART_Transmit_IT+0x48>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	691b      	ldr	r3, [r3, #16]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d110      	bne.n	8009cfa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6a1b      	ldr	r3, [r3, #32]
 8009cdc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	881b      	ldrh	r3, [r3, #0]
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009cec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a1b      	ldr	r3, [r3, #32]
 8009cf2:	1c9a      	adds	r2, r3, #2
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	621a      	str	r2, [r3, #32]
 8009cf8:	e008      	b.n	8009d0c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6a1b      	ldr	r3, [r3, #32]
 8009cfe:	1c59      	adds	r1, r3, #1
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	6211      	str	r1, [r2, #32]
 8009d04:	781a      	ldrb	r2, [r3, #0]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	3b01      	subs	r3, #1
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	4619      	mov	r1, r3
 8009d1a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10f      	bne.n	8009d40 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	68da      	ldr	r2, [r3, #12]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d2e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68da      	ldr	r2, [r3, #12]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d3e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	e000      	b.n	8009d46 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009d44:	2302      	movs	r3, #2
  }
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3714      	adds	r7, #20
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr

08009d52 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b082      	sub	sp, #8
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68da      	ldr	r2, [r3, #12]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d68:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2220      	movs	r2, #32
 8009d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7ff fe5e 	bl	8009a34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b08c      	sub	sp, #48	; 0x30
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b22      	cmp	r3, #34	; 0x22
 8009d94:	f040 80ab 	bne.w	8009eee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009da0:	d117      	bne.n	8009dd2 <UART_Receive_IT+0x50>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d113      	bne.n	8009dd2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009daa:	2300      	movs	r3, #0
 8009dac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009db2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dc0:	b29a      	uxth	r2, r3
 8009dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dca:	1c9a      	adds	r2, r3, #2
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	629a      	str	r2, [r3, #40]	; 0x28
 8009dd0:	e026      	b.n	8009e20 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009de4:	d007      	beq.n	8009df6 <UART_Receive_IT+0x74>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10a      	bne.n	8009e04 <UART_Receive_IT+0x82>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d106      	bne.n	8009e04 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	685b      	ldr	r3, [r3, #4]
 8009dfc:	b2da      	uxtb	r2, r3
 8009dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e00:	701a      	strb	r2, [r3, #0]
 8009e02:	e008      	b.n	8009e16 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e14:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e1a:	1c5a      	adds	r2, r3, #1
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	3b01      	subs	r3, #1
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d15a      	bne.n	8009eea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	68da      	ldr	r2, [r3, #12]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f022 0220 	bic.w	r2, r2, #32
 8009e42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	68da      	ldr	r2, [r3, #12]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	695a      	ldr	r2, [r3, #20]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f022 0201 	bic.w	r2, r2, #1
 8009e62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d135      	bne.n	8009ee0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	330c      	adds	r3, #12
 8009e80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	e853 3f00 	ldrex	r3, [r3]
 8009e88:	613b      	str	r3, [r7, #16]
   return(result);
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	f023 0310 	bic.w	r3, r3, #16
 8009e90:	627b      	str	r3, [r7, #36]	; 0x24
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	330c      	adds	r3, #12
 8009e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e9a:	623a      	str	r2, [r7, #32]
 8009e9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9e:	69f9      	ldr	r1, [r7, #28]
 8009ea0:	6a3a      	ldr	r2, [r7, #32]
 8009ea2:	e841 2300 	strex	r3, r2, [r1]
 8009ea6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ea8:	69bb      	ldr	r3, [r7, #24]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1e5      	bne.n	8009e7a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 0310 	and.w	r3, r3, #16
 8009eb8:	2b10      	cmp	r3, #16
 8009eba:	d10a      	bne.n	8009ed2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	60fb      	str	r3, [r7, #12]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	60fb      	str	r3, [r7, #12]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f7ff fdbf 	bl	8009a5c <HAL_UARTEx_RxEventCallback>
 8009ede:	e002      	b.n	8009ee6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f7f9 fbfb 	bl	80036dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	e002      	b.n	8009ef0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009eea:	2300      	movs	r3, #0
 8009eec:	e000      	b.n	8009ef0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009eee:	2302      	movs	r3, #2
  }
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3730      	adds	r7, #48	; 0x30
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efc:	b09f      	sub	sp, #124	; 0x7c
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	691b      	ldr	r3, [r3, #16]
 8009f08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f0e:	68d9      	ldr	r1, [r3, #12]
 8009f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	ea40 0301 	orr.w	r3, r0, r1
 8009f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f1c:	689a      	ldr	r2, [r3, #8]
 8009f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	431a      	orrs	r2, r3
 8009f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f26:	695b      	ldr	r3, [r3, #20]
 8009f28:	431a      	orrs	r2, r3
 8009f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f2c:	69db      	ldr	r3, [r3, #28]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009f3c:	f021 010c 	bic.w	r1, r1, #12
 8009f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009f46:	430b      	orrs	r3, r1
 8009f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	695b      	ldr	r3, [r3, #20]
 8009f50:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f56:	6999      	ldr	r1, [r3, #24]
 8009f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	ea40 0301 	orr.w	r3, r0, r1
 8009f60:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	4bc5      	ldr	r3, [pc, #788]	; (800a27c <UART_SetConfig+0x384>)
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d004      	beq.n	8009f76 <UART_SetConfig+0x7e>
 8009f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	4bc3      	ldr	r3, [pc, #780]	; (800a280 <UART_SetConfig+0x388>)
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d103      	bne.n	8009f7e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009f76:	f7fd f9fd 	bl	8007374 <HAL_RCC_GetPCLK2Freq>
 8009f7a:	6778      	str	r0, [r7, #116]	; 0x74
 8009f7c:	e002      	b.n	8009f84 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009f7e:	f7fd f9e5 	bl	800734c <HAL_RCC_GetPCLK1Freq>
 8009f82:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f86:	69db      	ldr	r3, [r3, #28]
 8009f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f8c:	f040 80b6 	bne.w	800a0fc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009f90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f92:	461c      	mov	r4, r3
 8009f94:	f04f 0500 	mov.w	r5, #0
 8009f98:	4622      	mov	r2, r4
 8009f9a:	462b      	mov	r3, r5
 8009f9c:	1891      	adds	r1, r2, r2
 8009f9e:	6439      	str	r1, [r7, #64]	; 0x40
 8009fa0:	415b      	adcs	r3, r3
 8009fa2:	647b      	str	r3, [r7, #68]	; 0x44
 8009fa4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009fa8:	1912      	adds	r2, r2, r4
 8009faa:	eb45 0303 	adc.w	r3, r5, r3
 8009fae:	f04f 0000 	mov.w	r0, #0
 8009fb2:	f04f 0100 	mov.w	r1, #0
 8009fb6:	00d9      	lsls	r1, r3, #3
 8009fb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009fbc:	00d0      	lsls	r0, r2, #3
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	1911      	adds	r1, r2, r4
 8009fc4:	6639      	str	r1, [r7, #96]	; 0x60
 8009fc6:	416b      	adcs	r3, r5
 8009fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8009fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	f04f 0300 	mov.w	r3, #0
 8009fd4:	1891      	adds	r1, r2, r2
 8009fd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8009fd8:	415b      	adcs	r3, r3
 8009fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009fe0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009fe4:	f7f6 fe30 	bl	8000c48 <__aeabi_uldivmod>
 8009fe8:	4602      	mov	r2, r0
 8009fea:	460b      	mov	r3, r1
 8009fec:	4ba5      	ldr	r3, [pc, #660]	; (800a284 <UART_SetConfig+0x38c>)
 8009fee:	fba3 2302 	umull	r2, r3, r3, r2
 8009ff2:	095b      	lsrs	r3, r3, #5
 8009ff4:	011e      	lsls	r6, r3, #4
 8009ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ff8:	461c      	mov	r4, r3
 8009ffa:	f04f 0500 	mov.w	r5, #0
 8009ffe:	4622      	mov	r2, r4
 800a000:	462b      	mov	r3, r5
 800a002:	1891      	adds	r1, r2, r2
 800a004:	6339      	str	r1, [r7, #48]	; 0x30
 800a006:	415b      	adcs	r3, r3
 800a008:	637b      	str	r3, [r7, #52]	; 0x34
 800a00a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a00e:	1912      	adds	r2, r2, r4
 800a010:	eb45 0303 	adc.w	r3, r5, r3
 800a014:	f04f 0000 	mov.w	r0, #0
 800a018:	f04f 0100 	mov.w	r1, #0
 800a01c:	00d9      	lsls	r1, r3, #3
 800a01e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a022:	00d0      	lsls	r0, r2, #3
 800a024:	4602      	mov	r2, r0
 800a026:	460b      	mov	r3, r1
 800a028:	1911      	adds	r1, r2, r4
 800a02a:	65b9      	str	r1, [r7, #88]	; 0x58
 800a02c:	416b      	adcs	r3, r5
 800a02e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	461a      	mov	r2, r3
 800a036:	f04f 0300 	mov.w	r3, #0
 800a03a:	1891      	adds	r1, r2, r2
 800a03c:	62b9      	str	r1, [r7, #40]	; 0x28
 800a03e:	415b      	adcs	r3, r3
 800a040:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a046:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a04a:	f7f6 fdfd 	bl	8000c48 <__aeabi_uldivmod>
 800a04e:	4602      	mov	r2, r0
 800a050:	460b      	mov	r3, r1
 800a052:	4b8c      	ldr	r3, [pc, #560]	; (800a284 <UART_SetConfig+0x38c>)
 800a054:	fba3 1302 	umull	r1, r3, r3, r2
 800a058:	095b      	lsrs	r3, r3, #5
 800a05a:	2164      	movs	r1, #100	; 0x64
 800a05c:	fb01 f303 	mul.w	r3, r1, r3
 800a060:	1ad3      	subs	r3, r2, r3
 800a062:	00db      	lsls	r3, r3, #3
 800a064:	3332      	adds	r3, #50	; 0x32
 800a066:	4a87      	ldr	r2, [pc, #540]	; (800a284 <UART_SetConfig+0x38c>)
 800a068:	fba2 2303 	umull	r2, r3, r2, r3
 800a06c:	095b      	lsrs	r3, r3, #5
 800a06e:	005b      	lsls	r3, r3, #1
 800a070:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a074:	441e      	add	r6, r3
 800a076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a078:	4618      	mov	r0, r3
 800a07a:	f04f 0100 	mov.w	r1, #0
 800a07e:	4602      	mov	r2, r0
 800a080:	460b      	mov	r3, r1
 800a082:	1894      	adds	r4, r2, r2
 800a084:	623c      	str	r4, [r7, #32]
 800a086:	415b      	adcs	r3, r3
 800a088:	627b      	str	r3, [r7, #36]	; 0x24
 800a08a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a08e:	1812      	adds	r2, r2, r0
 800a090:	eb41 0303 	adc.w	r3, r1, r3
 800a094:	f04f 0400 	mov.w	r4, #0
 800a098:	f04f 0500 	mov.w	r5, #0
 800a09c:	00dd      	lsls	r5, r3, #3
 800a09e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a0a2:	00d4      	lsls	r4, r2, #3
 800a0a4:	4622      	mov	r2, r4
 800a0a6:	462b      	mov	r3, r5
 800a0a8:	1814      	adds	r4, r2, r0
 800a0aa:	653c      	str	r4, [r7, #80]	; 0x50
 800a0ac:	414b      	adcs	r3, r1
 800a0ae:	657b      	str	r3, [r7, #84]	; 0x54
 800a0b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0b2:	685b      	ldr	r3, [r3, #4]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	f04f 0300 	mov.w	r3, #0
 800a0ba:	1891      	adds	r1, r2, r2
 800a0bc:	61b9      	str	r1, [r7, #24]
 800a0be:	415b      	adcs	r3, r3
 800a0c0:	61fb      	str	r3, [r7, #28]
 800a0c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a0c6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a0ca:	f7f6 fdbd 	bl	8000c48 <__aeabi_uldivmod>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	4b6c      	ldr	r3, [pc, #432]	; (800a284 <UART_SetConfig+0x38c>)
 800a0d4:	fba3 1302 	umull	r1, r3, r3, r2
 800a0d8:	095b      	lsrs	r3, r3, #5
 800a0da:	2164      	movs	r1, #100	; 0x64
 800a0dc:	fb01 f303 	mul.w	r3, r1, r3
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	00db      	lsls	r3, r3, #3
 800a0e4:	3332      	adds	r3, #50	; 0x32
 800a0e6:	4a67      	ldr	r2, [pc, #412]	; (800a284 <UART_SetConfig+0x38c>)
 800a0e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ec:	095b      	lsrs	r3, r3, #5
 800a0ee:	f003 0207 	and.w	r2, r3, #7
 800a0f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4432      	add	r2, r6
 800a0f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a0fa:	e0b9      	b.n	800a270 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a0fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0fe:	461c      	mov	r4, r3
 800a100:	f04f 0500 	mov.w	r5, #0
 800a104:	4622      	mov	r2, r4
 800a106:	462b      	mov	r3, r5
 800a108:	1891      	adds	r1, r2, r2
 800a10a:	6139      	str	r1, [r7, #16]
 800a10c:	415b      	adcs	r3, r3
 800a10e:	617b      	str	r3, [r7, #20]
 800a110:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a114:	1912      	adds	r2, r2, r4
 800a116:	eb45 0303 	adc.w	r3, r5, r3
 800a11a:	f04f 0000 	mov.w	r0, #0
 800a11e:	f04f 0100 	mov.w	r1, #0
 800a122:	00d9      	lsls	r1, r3, #3
 800a124:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a128:	00d0      	lsls	r0, r2, #3
 800a12a:	4602      	mov	r2, r0
 800a12c:	460b      	mov	r3, r1
 800a12e:	eb12 0804 	adds.w	r8, r2, r4
 800a132:	eb43 0905 	adc.w	r9, r3, r5
 800a136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	4618      	mov	r0, r3
 800a13c:	f04f 0100 	mov.w	r1, #0
 800a140:	f04f 0200 	mov.w	r2, #0
 800a144:	f04f 0300 	mov.w	r3, #0
 800a148:	008b      	lsls	r3, r1, #2
 800a14a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a14e:	0082      	lsls	r2, r0, #2
 800a150:	4640      	mov	r0, r8
 800a152:	4649      	mov	r1, r9
 800a154:	f7f6 fd78 	bl	8000c48 <__aeabi_uldivmod>
 800a158:	4602      	mov	r2, r0
 800a15a:	460b      	mov	r3, r1
 800a15c:	4b49      	ldr	r3, [pc, #292]	; (800a284 <UART_SetConfig+0x38c>)
 800a15e:	fba3 2302 	umull	r2, r3, r3, r2
 800a162:	095b      	lsrs	r3, r3, #5
 800a164:	011e      	lsls	r6, r3, #4
 800a166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a168:	4618      	mov	r0, r3
 800a16a:	f04f 0100 	mov.w	r1, #0
 800a16e:	4602      	mov	r2, r0
 800a170:	460b      	mov	r3, r1
 800a172:	1894      	adds	r4, r2, r2
 800a174:	60bc      	str	r4, [r7, #8]
 800a176:	415b      	adcs	r3, r3
 800a178:	60fb      	str	r3, [r7, #12]
 800a17a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a17e:	1812      	adds	r2, r2, r0
 800a180:	eb41 0303 	adc.w	r3, r1, r3
 800a184:	f04f 0400 	mov.w	r4, #0
 800a188:	f04f 0500 	mov.w	r5, #0
 800a18c:	00dd      	lsls	r5, r3, #3
 800a18e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a192:	00d4      	lsls	r4, r2, #3
 800a194:	4622      	mov	r2, r4
 800a196:	462b      	mov	r3, r5
 800a198:	1814      	adds	r4, r2, r0
 800a19a:	64bc      	str	r4, [r7, #72]	; 0x48
 800a19c:	414b      	adcs	r3, r1
 800a19e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f04f 0100 	mov.w	r1, #0
 800a1aa:	f04f 0200 	mov.w	r2, #0
 800a1ae:	f04f 0300 	mov.w	r3, #0
 800a1b2:	008b      	lsls	r3, r1, #2
 800a1b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a1b8:	0082      	lsls	r2, r0, #2
 800a1ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a1be:	f7f6 fd43 	bl	8000c48 <__aeabi_uldivmod>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	4b2f      	ldr	r3, [pc, #188]	; (800a284 <UART_SetConfig+0x38c>)
 800a1c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a1cc:	095b      	lsrs	r3, r3, #5
 800a1ce:	2164      	movs	r1, #100	; 0x64
 800a1d0:	fb01 f303 	mul.w	r3, r1, r3
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	011b      	lsls	r3, r3, #4
 800a1d8:	3332      	adds	r3, #50	; 0x32
 800a1da:	4a2a      	ldr	r2, [pc, #168]	; (800a284 <UART_SetConfig+0x38c>)
 800a1dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a1e0:	095b      	lsrs	r3, r3, #5
 800a1e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a1e6:	441e      	add	r6, r3
 800a1e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f04f 0100 	mov.w	r1, #0
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	1894      	adds	r4, r2, r2
 800a1f6:	603c      	str	r4, [r7, #0]
 800a1f8:	415b      	adcs	r3, r3
 800a1fa:	607b      	str	r3, [r7, #4]
 800a1fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a200:	1812      	adds	r2, r2, r0
 800a202:	eb41 0303 	adc.w	r3, r1, r3
 800a206:	f04f 0400 	mov.w	r4, #0
 800a20a:	f04f 0500 	mov.w	r5, #0
 800a20e:	00dd      	lsls	r5, r3, #3
 800a210:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a214:	00d4      	lsls	r4, r2, #3
 800a216:	4622      	mov	r2, r4
 800a218:	462b      	mov	r3, r5
 800a21a:	eb12 0a00 	adds.w	sl, r2, r0
 800a21e:	eb43 0b01 	adc.w	fp, r3, r1
 800a222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	4618      	mov	r0, r3
 800a228:	f04f 0100 	mov.w	r1, #0
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	f04f 0300 	mov.w	r3, #0
 800a234:	008b      	lsls	r3, r1, #2
 800a236:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a23a:	0082      	lsls	r2, r0, #2
 800a23c:	4650      	mov	r0, sl
 800a23e:	4659      	mov	r1, fp
 800a240:	f7f6 fd02 	bl	8000c48 <__aeabi_uldivmod>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	4b0e      	ldr	r3, [pc, #56]	; (800a284 <UART_SetConfig+0x38c>)
 800a24a:	fba3 1302 	umull	r1, r3, r3, r2
 800a24e:	095b      	lsrs	r3, r3, #5
 800a250:	2164      	movs	r1, #100	; 0x64
 800a252:	fb01 f303 	mul.w	r3, r1, r3
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	011b      	lsls	r3, r3, #4
 800a25a:	3332      	adds	r3, #50	; 0x32
 800a25c:	4a09      	ldr	r2, [pc, #36]	; (800a284 <UART_SetConfig+0x38c>)
 800a25e:	fba2 2303 	umull	r2, r3, r2, r3
 800a262:	095b      	lsrs	r3, r3, #5
 800a264:	f003 020f 	and.w	r2, r3, #15
 800a268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4432      	add	r2, r6
 800a26e:	609a      	str	r2, [r3, #8]
}
 800a270:	bf00      	nop
 800a272:	377c      	adds	r7, #124	; 0x7c
 800a274:	46bd      	mov	sp, r7
 800a276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a27a:	bf00      	nop
 800a27c:	40011000 	.word	0x40011000
 800a280:	40011400 	.word	0x40011400
 800a284:	51eb851f 	.word	0x51eb851f

0800a288 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800a292:	2300      	movs	r3, #0
 800a294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2a0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	4b20      	ldr	r3, [pc, #128]	; (800a328 <FSMC_NORSRAM_Init+0xa0>)
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a2b2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800a2b8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800a2be:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800a2c4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800a2ca:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800a2d0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800a2d6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800a2dc:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800a2e2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800a2e8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800a2ee:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800a2f4:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	689b      	ldr	r3, [r3, #8]
 800a300:	2b08      	cmp	r3, #8
 800a302:	d103      	bne.n	800a30c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a30a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	68f9      	ldr	r1, [r7, #12]
 800a314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	fff00080 	.word	0xfff00080

0800a32c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800a338:	2300      	movs	r3, #0
 800a33a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	1c5a      	adds	r2, r3, #1
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a346:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a34e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a35a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800a362:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800a36a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	691b      	ldr	r3, [r3, #16]
 800a370:	3b01      	subs	r3, #1
 800a372:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a374:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	695b      	ldr	r3, [r3, #20]
 800a37a:	3b02      	subs	r3, #2
 800a37c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800a37e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a384:	4313      	orrs	r3, r2
 800a386:	697a      	ldr	r2, [r7, #20]
 800a388:	4313      	orrs	r3, r2
 800a38a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	1c5a      	adds	r2, r3, #1
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6979      	ldr	r1, [r7, #20]
 800a394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	371c      	adds	r7, #28
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
	...

0800a3a8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b087      	sub	sp, #28
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
 800a3b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a3c0:	d122      	bne.n	800a408 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ca:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800a3cc:	697a      	ldr	r2, [r7, #20]
 800a3ce:	4b15      	ldr	r3, [pc, #84]	; (800a424 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a3d0:	4013      	ands	r3, r2
 800a3d2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a3de:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	689b      	ldr	r3, [r3, #8]
 800a3e4:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800a3e6:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800a3ee:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800a3f4:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a3f6:	697a      	ldr	r2, [r7, #20]
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	6979      	ldr	r1, [r7, #20]
 800a402:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a406:	e005      	b.n	800a414 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	687a      	ldr	r2, [r7, #4]
 800a40c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800a414:	2300      	movs	r3, #0
}
 800a416:	4618      	mov	r0, r3
 800a418:	371c      	adds	r7, #28
 800a41a:	46bd      	mov	sp, r7
 800a41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop
 800a424:	cff00000 	.word	0xcff00000

0800a428 <__errno>:
 800a428:	4b01      	ldr	r3, [pc, #4]	; (800a430 <__errno+0x8>)
 800a42a:	6818      	ldr	r0, [r3, #0]
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	20000010 	.word	0x20000010

0800a434 <__libc_init_array>:
 800a434:	b570      	push	{r4, r5, r6, lr}
 800a436:	4d0d      	ldr	r5, [pc, #52]	; (800a46c <__libc_init_array+0x38>)
 800a438:	4c0d      	ldr	r4, [pc, #52]	; (800a470 <__libc_init_array+0x3c>)
 800a43a:	1b64      	subs	r4, r4, r5
 800a43c:	10a4      	asrs	r4, r4, #2
 800a43e:	2600      	movs	r6, #0
 800a440:	42a6      	cmp	r6, r4
 800a442:	d109      	bne.n	800a458 <__libc_init_array+0x24>
 800a444:	4d0b      	ldr	r5, [pc, #44]	; (800a474 <__libc_init_array+0x40>)
 800a446:	4c0c      	ldr	r4, [pc, #48]	; (800a478 <__libc_init_array+0x44>)
 800a448:	f002 feb4 	bl	800d1b4 <_init>
 800a44c:	1b64      	subs	r4, r4, r5
 800a44e:	10a4      	asrs	r4, r4, #2
 800a450:	2600      	movs	r6, #0
 800a452:	42a6      	cmp	r6, r4
 800a454:	d105      	bne.n	800a462 <__libc_init_array+0x2e>
 800a456:	bd70      	pop	{r4, r5, r6, pc}
 800a458:	f855 3b04 	ldr.w	r3, [r5], #4
 800a45c:	4798      	blx	r3
 800a45e:	3601      	adds	r6, #1
 800a460:	e7ee      	b.n	800a440 <__libc_init_array+0xc>
 800a462:	f855 3b04 	ldr.w	r3, [r5], #4
 800a466:	4798      	blx	r3
 800a468:	3601      	adds	r6, #1
 800a46a:	e7f2      	b.n	800a452 <__libc_init_array+0x1e>
 800a46c:	08015654 	.word	0x08015654
 800a470:	08015654 	.word	0x08015654
 800a474:	08015654 	.word	0x08015654
 800a478:	08015658 	.word	0x08015658

0800a47c <memset>:
 800a47c:	4402      	add	r2, r0
 800a47e:	4603      	mov	r3, r0
 800a480:	4293      	cmp	r3, r2
 800a482:	d100      	bne.n	800a486 <memset+0xa>
 800a484:	4770      	bx	lr
 800a486:	f803 1b01 	strb.w	r1, [r3], #1
 800a48a:	e7f9      	b.n	800a480 <memset+0x4>

0800a48c <__cvt>:
 800a48c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a490:	ec55 4b10 	vmov	r4, r5, d0
 800a494:	2d00      	cmp	r5, #0
 800a496:	460e      	mov	r6, r1
 800a498:	4619      	mov	r1, r3
 800a49a:	462b      	mov	r3, r5
 800a49c:	bfbb      	ittet	lt
 800a49e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a4a2:	461d      	movlt	r5, r3
 800a4a4:	2300      	movge	r3, #0
 800a4a6:	232d      	movlt	r3, #45	; 0x2d
 800a4a8:	700b      	strb	r3, [r1, #0]
 800a4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a4b0:	4691      	mov	r9, r2
 800a4b2:	f023 0820 	bic.w	r8, r3, #32
 800a4b6:	bfbc      	itt	lt
 800a4b8:	4622      	movlt	r2, r4
 800a4ba:	4614      	movlt	r4, r2
 800a4bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a4c0:	d005      	beq.n	800a4ce <__cvt+0x42>
 800a4c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a4c6:	d100      	bne.n	800a4ca <__cvt+0x3e>
 800a4c8:	3601      	adds	r6, #1
 800a4ca:	2102      	movs	r1, #2
 800a4cc:	e000      	b.n	800a4d0 <__cvt+0x44>
 800a4ce:	2103      	movs	r1, #3
 800a4d0:	ab03      	add	r3, sp, #12
 800a4d2:	9301      	str	r3, [sp, #4]
 800a4d4:	ab02      	add	r3, sp, #8
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	ec45 4b10 	vmov	d0, r4, r5
 800a4dc:	4653      	mov	r3, sl
 800a4de:	4632      	mov	r2, r6
 800a4e0:	f000 fcea 	bl	800aeb8 <_dtoa_r>
 800a4e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a4e8:	4607      	mov	r7, r0
 800a4ea:	d102      	bne.n	800a4f2 <__cvt+0x66>
 800a4ec:	f019 0f01 	tst.w	r9, #1
 800a4f0:	d022      	beq.n	800a538 <__cvt+0xac>
 800a4f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a4f6:	eb07 0906 	add.w	r9, r7, r6
 800a4fa:	d110      	bne.n	800a51e <__cvt+0x92>
 800a4fc:	783b      	ldrb	r3, [r7, #0]
 800a4fe:	2b30      	cmp	r3, #48	; 0x30
 800a500:	d10a      	bne.n	800a518 <__cvt+0x8c>
 800a502:	2200      	movs	r2, #0
 800a504:	2300      	movs	r3, #0
 800a506:	4620      	mov	r0, r4
 800a508:	4629      	mov	r1, r5
 800a50a:	f7f6 fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 800a50e:	b918      	cbnz	r0, 800a518 <__cvt+0x8c>
 800a510:	f1c6 0601 	rsb	r6, r6, #1
 800a514:	f8ca 6000 	str.w	r6, [sl]
 800a518:	f8da 3000 	ldr.w	r3, [sl]
 800a51c:	4499      	add	r9, r3
 800a51e:	2200      	movs	r2, #0
 800a520:	2300      	movs	r3, #0
 800a522:	4620      	mov	r0, r4
 800a524:	4629      	mov	r1, r5
 800a526:	f7f6 facf 	bl	8000ac8 <__aeabi_dcmpeq>
 800a52a:	b108      	cbz	r0, 800a530 <__cvt+0xa4>
 800a52c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a530:	2230      	movs	r2, #48	; 0x30
 800a532:	9b03      	ldr	r3, [sp, #12]
 800a534:	454b      	cmp	r3, r9
 800a536:	d307      	bcc.n	800a548 <__cvt+0xbc>
 800a538:	9b03      	ldr	r3, [sp, #12]
 800a53a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a53c:	1bdb      	subs	r3, r3, r7
 800a53e:	4638      	mov	r0, r7
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	b004      	add	sp, #16
 800a544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a548:	1c59      	adds	r1, r3, #1
 800a54a:	9103      	str	r1, [sp, #12]
 800a54c:	701a      	strb	r2, [r3, #0]
 800a54e:	e7f0      	b.n	800a532 <__cvt+0xa6>

0800a550 <__exponent>:
 800a550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a552:	4603      	mov	r3, r0
 800a554:	2900      	cmp	r1, #0
 800a556:	bfb8      	it	lt
 800a558:	4249      	neglt	r1, r1
 800a55a:	f803 2b02 	strb.w	r2, [r3], #2
 800a55e:	bfb4      	ite	lt
 800a560:	222d      	movlt	r2, #45	; 0x2d
 800a562:	222b      	movge	r2, #43	; 0x2b
 800a564:	2909      	cmp	r1, #9
 800a566:	7042      	strb	r2, [r0, #1]
 800a568:	dd2a      	ble.n	800a5c0 <__exponent+0x70>
 800a56a:	f10d 0407 	add.w	r4, sp, #7
 800a56e:	46a4      	mov	ip, r4
 800a570:	270a      	movs	r7, #10
 800a572:	46a6      	mov	lr, r4
 800a574:	460a      	mov	r2, r1
 800a576:	fb91 f6f7 	sdiv	r6, r1, r7
 800a57a:	fb07 1516 	mls	r5, r7, r6, r1
 800a57e:	3530      	adds	r5, #48	; 0x30
 800a580:	2a63      	cmp	r2, #99	; 0x63
 800a582:	f104 34ff 	add.w	r4, r4, #4294967295
 800a586:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a58a:	4631      	mov	r1, r6
 800a58c:	dcf1      	bgt.n	800a572 <__exponent+0x22>
 800a58e:	3130      	adds	r1, #48	; 0x30
 800a590:	f1ae 0502 	sub.w	r5, lr, #2
 800a594:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a598:	1c44      	adds	r4, r0, #1
 800a59a:	4629      	mov	r1, r5
 800a59c:	4561      	cmp	r1, ip
 800a59e:	d30a      	bcc.n	800a5b6 <__exponent+0x66>
 800a5a0:	f10d 0209 	add.w	r2, sp, #9
 800a5a4:	eba2 020e 	sub.w	r2, r2, lr
 800a5a8:	4565      	cmp	r5, ip
 800a5aa:	bf88      	it	hi
 800a5ac:	2200      	movhi	r2, #0
 800a5ae:	4413      	add	r3, r2
 800a5b0:	1a18      	subs	r0, r3, r0
 800a5b2:	b003      	add	sp, #12
 800a5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a5be:	e7ed      	b.n	800a59c <__exponent+0x4c>
 800a5c0:	2330      	movs	r3, #48	; 0x30
 800a5c2:	3130      	adds	r1, #48	; 0x30
 800a5c4:	7083      	strb	r3, [r0, #2]
 800a5c6:	70c1      	strb	r1, [r0, #3]
 800a5c8:	1d03      	adds	r3, r0, #4
 800a5ca:	e7f1      	b.n	800a5b0 <__exponent+0x60>

0800a5cc <_printf_float>:
 800a5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d0:	ed2d 8b02 	vpush	{d8}
 800a5d4:	b08d      	sub	sp, #52	; 0x34
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a5dc:	4616      	mov	r6, r2
 800a5de:	461f      	mov	r7, r3
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	f001 fa55 	bl	800ba90 <_localeconv_r>
 800a5e6:	f8d0 a000 	ldr.w	sl, [r0]
 800a5ea:	4650      	mov	r0, sl
 800a5ec:	f7f5 fdf0 	bl	80001d0 <strlen>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	9305      	str	r3, [sp, #20]
 800a5f8:	f8d8 3000 	ldr.w	r3, [r8]
 800a5fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a600:	3307      	adds	r3, #7
 800a602:	f023 0307 	bic.w	r3, r3, #7
 800a606:	f103 0208 	add.w	r2, r3, #8
 800a60a:	f8c8 2000 	str.w	r2, [r8]
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a616:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a61a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a61e:	9307      	str	r3, [sp, #28]
 800a620:	f8cd 8018 	str.w	r8, [sp, #24]
 800a624:	ee08 0a10 	vmov	s16, r0
 800a628:	4b9f      	ldr	r3, [pc, #636]	; (800a8a8 <_printf_float+0x2dc>)
 800a62a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a62e:	f04f 32ff 	mov.w	r2, #4294967295
 800a632:	f7f6 fa7b 	bl	8000b2c <__aeabi_dcmpun>
 800a636:	bb88      	cbnz	r0, 800a69c <_printf_float+0xd0>
 800a638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a63c:	4b9a      	ldr	r3, [pc, #616]	; (800a8a8 <_printf_float+0x2dc>)
 800a63e:	f04f 32ff 	mov.w	r2, #4294967295
 800a642:	f7f6 fa55 	bl	8000af0 <__aeabi_dcmple>
 800a646:	bb48      	cbnz	r0, 800a69c <_printf_float+0xd0>
 800a648:	2200      	movs	r2, #0
 800a64a:	2300      	movs	r3, #0
 800a64c:	4640      	mov	r0, r8
 800a64e:	4649      	mov	r1, r9
 800a650:	f7f6 fa44 	bl	8000adc <__aeabi_dcmplt>
 800a654:	b110      	cbz	r0, 800a65c <_printf_float+0x90>
 800a656:	232d      	movs	r3, #45	; 0x2d
 800a658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a65c:	4b93      	ldr	r3, [pc, #588]	; (800a8ac <_printf_float+0x2e0>)
 800a65e:	4894      	ldr	r0, [pc, #592]	; (800a8b0 <_printf_float+0x2e4>)
 800a660:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a664:	bf94      	ite	ls
 800a666:	4698      	movls	r8, r3
 800a668:	4680      	movhi	r8, r0
 800a66a:	2303      	movs	r3, #3
 800a66c:	6123      	str	r3, [r4, #16]
 800a66e:	9b05      	ldr	r3, [sp, #20]
 800a670:	f023 0204 	bic.w	r2, r3, #4
 800a674:	6022      	str	r2, [r4, #0]
 800a676:	f04f 0900 	mov.w	r9, #0
 800a67a:	9700      	str	r7, [sp, #0]
 800a67c:	4633      	mov	r3, r6
 800a67e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a680:	4621      	mov	r1, r4
 800a682:	4628      	mov	r0, r5
 800a684:	f000 f9d8 	bl	800aa38 <_printf_common>
 800a688:	3001      	adds	r0, #1
 800a68a:	f040 8090 	bne.w	800a7ae <_printf_float+0x1e2>
 800a68e:	f04f 30ff 	mov.w	r0, #4294967295
 800a692:	b00d      	add	sp, #52	; 0x34
 800a694:	ecbd 8b02 	vpop	{d8}
 800a698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a69c:	4642      	mov	r2, r8
 800a69e:	464b      	mov	r3, r9
 800a6a0:	4640      	mov	r0, r8
 800a6a2:	4649      	mov	r1, r9
 800a6a4:	f7f6 fa42 	bl	8000b2c <__aeabi_dcmpun>
 800a6a8:	b140      	cbz	r0, 800a6bc <_printf_float+0xf0>
 800a6aa:	464b      	mov	r3, r9
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	bfbc      	itt	lt
 800a6b0:	232d      	movlt	r3, #45	; 0x2d
 800a6b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a6b6:	487f      	ldr	r0, [pc, #508]	; (800a8b4 <_printf_float+0x2e8>)
 800a6b8:	4b7f      	ldr	r3, [pc, #508]	; (800a8b8 <_printf_float+0x2ec>)
 800a6ba:	e7d1      	b.n	800a660 <_printf_float+0x94>
 800a6bc:	6863      	ldr	r3, [r4, #4]
 800a6be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a6c2:	9206      	str	r2, [sp, #24]
 800a6c4:	1c5a      	adds	r2, r3, #1
 800a6c6:	d13f      	bne.n	800a748 <_printf_float+0x17c>
 800a6c8:	2306      	movs	r3, #6
 800a6ca:	6063      	str	r3, [r4, #4]
 800a6cc:	9b05      	ldr	r3, [sp, #20]
 800a6ce:	6861      	ldr	r1, [r4, #4]
 800a6d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	9303      	str	r3, [sp, #12]
 800a6d8:	ab0a      	add	r3, sp, #40	; 0x28
 800a6da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a6de:	ab09      	add	r3, sp, #36	; 0x24
 800a6e0:	ec49 8b10 	vmov	d0, r8, r9
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	6022      	str	r2, [r4, #0]
 800a6e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	f7ff fecd 	bl	800a48c <__cvt>
 800a6f2:	9b06      	ldr	r3, [sp, #24]
 800a6f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6f6:	2b47      	cmp	r3, #71	; 0x47
 800a6f8:	4680      	mov	r8, r0
 800a6fa:	d108      	bne.n	800a70e <_printf_float+0x142>
 800a6fc:	1cc8      	adds	r0, r1, #3
 800a6fe:	db02      	blt.n	800a706 <_printf_float+0x13a>
 800a700:	6863      	ldr	r3, [r4, #4]
 800a702:	4299      	cmp	r1, r3
 800a704:	dd41      	ble.n	800a78a <_printf_float+0x1be>
 800a706:	f1ab 0b02 	sub.w	fp, fp, #2
 800a70a:	fa5f fb8b 	uxtb.w	fp, fp
 800a70e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a712:	d820      	bhi.n	800a756 <_printf_float+0x18a>
 800a714:	3901      	subs	r1, #1
 800a716:	465a      	mov	r2, fp
 800a718:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a71c:	9109      	str	r1, [sp, #36]	; 0x24
 800a71e:	f7ff ff17 	bl	800a550 <__exponent>
 800a722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a724:	1813      	adds	r3, r2, r0
 800a726:	2a01      	cmp	r2, #1
 800a728:	4681      	mov	r9, r0
 800a72a:	6123      	str	r3, [r4, #16]
 800a72c:	dc02      	bgt.n	800a734 <_printf_float+0x168>
 800a72e:	6822      	ldr	r2, [r4, #0]
 800a730:	07d2      	lsls	r2, r2, #31
 800a732:	d501      	bpl.n	800a738 <_printf_float+0x16c>
 800a734:	3301      	adds	r3, #1
 800a736:	6123      	str	r3, [r4, #16]
 800a738:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d09c      	beq.n	800a67a <_printf_float+0xae>
 800a740:	232d      	movs	r3, #45	; 0x2d
 800a742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a746:	e798      	b.n	800a67a <_printf_float+0xae>
 800a748:	9a06      	ldr	r2, [sp, #24]
 800a74a:	2a47      	cmp	r2, #71	; 0x47
 800a74c:	d1be      	bne.n	800a6cc <_printf_float+0x100>
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1bc      	bne.n	800a6cc <_printf_float+0x100>
 800a752:	2301      	movs	r3, #1
 800a754:	e7b9      	b.n	800a6ca <_printf_float+0xfe>
 800a756:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a75a:	d118      	bne.n	800a78e <_printf_float+0x1c2>
 800a75c:	2900      	cmp	r1, #0
 800a75e:	6863      	ldr	r3, [r4, #4]
 800a760:	dd0b      	ble.n	800a77a <_printf_float+0x1ae>
 800a762:	6121      	str	r1, [r4, #16]
 800a764:	b913      	cbnz	r3, 800a76c <_printf_float+0x1a0>
 800a766:	6822      	ldr	r2, [r4, #0]
 800a768:	07d0      	lsls	r0, r2, #31
 800a76a:	d502      	bpl.n	800a772 <_printf_float+0x1a6>
 800a76c:	3301      	adds	r3, #1
 800a76e:	440b      	add	r3, r1
 800a770:	6123      	str	r3, [r4, #16]
 800a772:	65a1      	str	r1, [r4, #88]	; 0x58
 800a774:	f04f 0900 	mov.w	r9, #0
 800a778:	e7de      	b.n	800a738 <_printf_float+0x16c>
 800a77a:	b913      	cbnz	r3, 800a782 <_printf_float+0x1b6>
 800a77c:	6822      	ldr	r2, [r4, #0]
 800a77e:	07d2      	lsls	r2, r2, #31
 800a780:	d501      	bpl.n	800a786 <_printf_float+0x1ba>
 800a782:	3302      	adds	r3, #2
 800a784:	e7f4      	b.n	800a770 <_printf_float+0x1a4>
 800a786:	2301      	movs	r3, #1
 800a788:	e7f2      	b.n	800a770 <_printf_float+0x1a4>
 800a78a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a78e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a790:	4299      	cmp	r1, r3
 800a792:	db05      	blt.n	800a7a0 <_printf_float+0x1d4>
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	6121      	str	r1, [r4, #16]
 800a798:	07d8      	lsls	r0, r3, #31
 800a79a:	d5ea      	bpl.n	800a772 <_printf_float+0x1a6>
 800a79c:	1c4b      	adds	r3, r1, #1
 800a79e:	e7e7      	b.n	800a770 <_printf_float+0x1a4>
 800a7a0:	2900      	cmp	r1, #0
 800a7a2:	bfd4      	ite	le
 800a7a4:	f1c1 0202 	rsble	r2, r1, #2
 800a7a8:	2201      	movgt	r2, #1
 800a7aa:	4413      	add	r3, r2
 800a7ac:	e7e0      	b.n	800a770 <_printf_float+0x1a4>
 800a7ae:	6823      	ldr	r3, [r4, #0]
 800a7b0:	055a      	lsls	r2, r3, #21
 800a7b2:	d407      	bmi.n	800a7c4 <_printf_float+0x1f8>
 800a7b4:	6923      	ldr	r3, [r4, #16]
 800a7b6:	4642      	mov	r2, r8
 800a7b8:	4631      	mov	r1, r6
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	47b8      	blx	r7
 800a7be:	3001      	adds	r0, #1
 800a7c0:	d12c      	bne.n	800a81c <_printf_float+0x250>
 800a7c2:	e764      	b.n	800a68e <_printf_float+0xc2>
 800a7c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7c8:	f240 80e0 	bls.w	800a98c <_printf_float+0x3c0>
 800a7cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	f7f6 f978 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d034      	beq.n	800a846 <_printf_float+0x27a>
 800a7dc:	4a37      	ldr	r2, [pc, #220]	; (800a8bc <_printf_float+0x2f0>)
 800a7de:	2301      	movs	r3, #1
 800a7e0:	4631      	mov	r1, r6
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	47b8      	blx	r7
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	f43f af51 	beq.w	800a68e <_printf_float+0xc2>
 800a7ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	db02      	blt.n	800a7fa <_printf_float+0x22e>
 800a7f4:	6823      	ldr	r3, [r4, #0]
 800a7f6:	07d8      	lsls	r0, r3, #31
 800a7f8:	d510      	bpl.n	800a81c <_printf_float+0x250>
 800a7fa:	ee18 3a10 	vmov	r3, s16
 800a7fe:	4652      	mov	r2, sl
 800a800:	4631      	mov	r1, r6
 800a802:	4628      	mov	r0, r5
 800a804:	47b8      	blx	r7
 800a806:	3001      	adds	r0, #1
 800a808:	f43f af41 	beq.w	800a68e <_printf_float+0xc2>
 800a80c:	f04f 0800 	mov.w	r8, #0
 800a810:	f104 091a 	add.w	r9, r4, #26
 800a814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a816:	3b01      	subs	r3, #1
 800a818:	4543      	cmp	r3, r8
 800a81a:	dc09      	bgt.n	800a830 <_printf_float+0x264>
 800a81c:	6823      	ldr	r3, [r4, #0]
 800a81e:	079b      	lsls	r3, r3, #30
 800a820:	f100 8105 	bmi.w	800aa2e <_printf_float+0x462>
 800a824:	68e0      	ldr	r0, [r4, #12]
 800a826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a828:	4298      	cmp	r0, r3
 800a82a:	bfb8      	it	lt
 800a82c:	4618      	movlt	r0, r3
 800a82e:	e730      	b.n	800a692 <_printf_float+0xc6>
 800a830:	2301      	movs	r3, #1
 800a832:	464a      	mov	r2, r9
 800a834:	4631      	mov	r1, r6
 800a836:	4628      	mov	r0, r5
 800a838:	47b8      	blx	r7
 800a83a:	3001      	adds	r0, #1
 800a83c:	f43f af27 	beq.w	800a68e <_printf_float+0xc2>
 800a840:	f108 0801 	add.w	r8, r8, #1
 800a844:	e7e6      	b.n	800a814 <_printf_float+0x248>
 800a846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a848:	2b00      	cmp	r3, #0
 800a84a:	dc39      	bgt.n	800a8c0 <_printf_float+0x2f4>
 800a84c:	4a1b      	ldr	r2, [pc, #108]	; (800a8bc <_printf_float+0x2f0>)
 800a84e:	2301      	movs	r3, #1
 800a850:	4631      	mov	r1, r6
 800a852:	4628      	mov	r0, r5
 800a854:	47b8      	blx	r7
 800a856:	3001      	adds	r0, #1
 800a858:	f43f af19 	beq.w	800a68e <_printf_float+0xc2>
 800a85c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a860:	4313      	orrs	r3, r2
 800a862:	d102      	bne.n	800a86a <_printf_float+0x29e>
 800a864:	6823      	ldr	r3, [r4, #0]
 800a866:	07d9      	lsls	r1, r3, #31
 800a868:	d5d8      	bpl.n	800a81c <_printf_float+0x250>
 800a86a:	ee18 3a10 	vmov	r3, s16
 800a86e:	4652      	mov	r2, sl
 800a870:	4631      	mov	r1, r6
 800a872:	4628      	mov	r0, r5
 800a874:	47b8      	blx	r7
 800a876:	3001      	adds	r0, #1
 800a878:	f43f af09 	beq.w	800a68e <_printf_float+0xc2>
 800a87c:	f04f 0900 	mov.w	r9, #0
 800a880:	f104 0a1a 	add.w	sl, r4, #26
 800a884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a886:	425b      	negs	r3, r3
 800a888:	454b      	cmp	r3, r9
 800a88a:	dc01      	bgt.n	800a890 <_printf_float+0x2c4>
 800a88c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a88e:	e792      	b.n	800a7b6 <_printf_float+0x1ea>
 800a890:	2301      	movs	r3, #1
 800a892:	4652      	mov	r2, sl
 800a894:	4631      	mov	r1, r6
 800a896:	4628      	mov	r0, r5
 800a898:	47b8      	blx	r7
 800a89a:	3001      	adds	r0, #1
 800a89c:	f43f aef7 	beq.w	800a68e <_printf_float+0xc2>
 800a8a0:	f109 0901 	add.w	r9, r9, #1
 800a8a4:	e7ee      	b.n	800a884 <_printf_float+0x2b8>
 800a8a6:	bf00      	nop
 800a8a8:	7fefffff 	.word	0x7fefffff
 800a8ac:	0801526c 	.word	0x0801526c
 800a8b0:	08015270 	.word	0x08015270
 800a8b4:	08015278 	.word	0x08015278
 800a8b8:	08015274 	.word	0x08015274
 800a8bc:	0801527c 	.word	0x0801527c
 800a8c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	bfa8      	it	ge
 800a8c8:	461a      	movge	r2, r3
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	4691      	mov	r9, r2
 800a8ce:	dc37      	bgt.n	800a940 <_printf_float+0x374>
 800a8d0:	f04f 0b00 	mov.w	fp, #0
 800a8d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a8d8:	f104 021a 	add.w	r2, r4, #26
 800a8dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a8de:	9305      	str	r3, [sp, #20]
 800a8e0:	eba3 0309 	sub.w	r3, r3, r9
 800a8e4:	455b      	cmp	r3, fp
 800a8e6:	dc33      	bgt.n	800a950 <_printf_float+0x384>
 800a8e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	db3b      	blt.n	800a968 <_printf_float+0x39c>
 800a8f0:	6823      	ldr	r3, [r4, #0]
 800a8f2:	07da      	lsls	r2, r3, #31
 800a8f4:	d438      	bmi.n	800a968 <_printf_float+0x39c>
 800a8f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8f8:	9b05      	ldr	r3, [sp, #20]
 800a8fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a8fc:	1ad3      	subs	r3, r2, r3
 800a8fe:	eba2 0901 	sub.w	r9, r2, r1
 800a902:	4599      	cmp	r9, r3
 800a904:	bfa8      	it	ge
 800a906:	4699      	movge	r9, r3
 800a908:	f1b9 0f00 	cmp.w	r9, #0
 800a90c:	dc35      	bgt.n	800a97a <_printf_float+0x3ae>
 800a90e:	f04f 0800 	mov.w	r8, #0
 800a912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a916:	f104 0a1a 	add.w	sl, r4, #26
 800a91a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a91e:	1a9b      	subs	r3, r3, r2
 800a920:	eba3 0309 	sub.w	r3, r3, r9
 800a924:	4543      	cmp	r3, r8
 800a926:	f77f af79 	ble.w	800a81c <_printf_float+0x250>
 800a92a:	2301      	movs	r3, #1
 800a92c:	4652      	mov	r2, sl
 800a92e:	4631      	mov	r1, r6
 800a930:	4628      	mov	r0, r5
 800a932:	47b8      	blx	r7
 800a934:	3001      	adds	r0, #1
 800a936:	f43f aeaa 	beq.w	800a68e <_printf_float+0xc2>
 800a93a:	f108 0801 	add.w	r8, r8, #1
 800a93e:	e7ec      	b.n	800a91a <_printf_float+0x34e>
 800a940:	4613      	mov	r3, r2
 800a942:	4631      	mov	r1, r6
 800a944:	4642      	mov	r2, r8
 800a946:	4628      	mov	r0, r5
 800a948:	47b8      	blx	r7
 800a94a:	3001      	adds	r0, #1
 800a94c:	d1c0      	bne.n	800a8d0 <_printf_float+0x304>
 800a94e:	e69e      	b.n	800a68e <_printf_float+0xc2>
 800a950:	2301      	movs	r3, #1
 800a952:	4631      	mov	r1, r6
 800a954:	4628      	mov	r0, r5
 800a956:	9205      	str	r2, [sp, #20]
 800a958:	47b8      	blx	r7
 800a95a:	3001      	adds	r0, #1
 800a95c:	f43f ae97 	beq.w	800a68e <_printf_float+0xc2>
 800a960:	9a05      	ldr	r2, [sp, #20]
 800a962:	f10b 0b01 	add.w	fp, fp, #1
 800a966:	e7b9      	b.n	800a8dc <_printf_float+0x310>
 800a968:	ee18 3a10 	vmov	r3, s16
 800a96c:	4652      	mov	r2, sl
 800a96e:	4631      	mov	r1, r6
 800a970:	4628      	mov	r0, r5
 800a972:	47b8      	blx	r7
 800a974:	3001      	adds	r0, #1
 800a976:	d1be      	bne.n	800a8f6 <_printf_float+0x32a>
 800a978:	e689      	b.n	800a68e <_printf_float+0xc2>
 800a97a:	9a05      	ldr	r2, [sp, #20]
 800a97c:	464b      	mov	r3, r9
 800a97e:	4442      	add	r2, r8
 800a980:	4631      	mov	r1, r6
 800a982:	4628      	mov	r0, r5
 800a984:	47b8      	blx	r7
 800a986:	3001      	adds	r0, #1
 800a988:	d1c1      	bne.n	800a90e <_printf_float+0x342>
 800a98a:	e680      	b.n	800a68e <_printf_float+0xc2>
 800a98c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a98e:	2a01      	cmp	r2, #1
 800a990:	dc01      	bgt.n	800a996 <_printf_float+0x3ca>
 800a992:	07db      	lsls	r3, r3, #31
 800a994:	d538      	bpl.n	800aa08 <_printf_float+0x43c>
 800a996:	2301      	movs	r3, #1
 800a998:	4642      	mov	r2, r8
 800a99a:	4631      	mov	r1, r6
 800a99c:	4628      	mov	r0, r5
 800a99e:	47b8      	blx	r7
 800a9a0:	3001      	adds	r0, #1
 800a9a2:	f43f ae74 	beq.w	800a68e <_printf_float+0xc2>
 800a9a6:	ee18 3a10 	vmov	r3, s16
 800a9aa:	4652      	mov	r2, sl
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	47b8      	blx	r7
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	f43f ae6b 	beq.w	800a68e <_printf_float+0xc2>
 800a9b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f7f6 f882 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9c4:	b9d8      	cbnz	r0, 800a9fe <_printf_float+0x432>
 800a9c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c8:	f108 0201 	add.w	r2, r8, #1
 800a9cc:	3b01      	subs	r3, #1
 800a9ce:	4631      	mov	r1, r6
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	47b8      	blx	r7
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	d10e      	bne.n	800a9f6 <_printf_float+0x42a>
 800a9d8:	e659      	b.n	800a68e <_printf_float+0xc2>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	4652      	mov	r2, sl
 800a9de:	4631      	mov	r1, r6
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	47b8      	blx	r7
 800a9e4:	3001      	adds	r0, #1
 800a9e6:	f43f ae52 	beq.w	800a68e <_printf_float+0xc2>
 800a9ea:	f108 0801 	add.w	r8, r8, #1
 800a9ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	4543      	cmp	r3, r8
 800a9f4:	dcf1      	bgt.n	800a9da <_printf_float+0x40e>
 800a9f6:	464b      	mov	r3, r9
 800a9f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a9fc:	e6dc      	b.n	800a7b8 <_printf_float+0x1ec>
 800a9fe:	f04f 0800 	mov.w	r8, #0
 800aa02:	f104 0a1a 	add.w	sl, r4, #26
 800aa06:	e7f2      	b.n	800a9ee <_printf_float+0x422>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	4642      	mov	r2, r8
 800aa0c:	e7df      	b.n	800a9ce <_printf_float+0x402>
 800aa0e:	2301      	movs	r3, #1
 800aa10:	464a      	mov	r2, r9
 800aa12:	4631      	mov	r1, r6
 800aa14:	4628      	mov	r0, r5
 800aa16:	47b8      	blx	r7
 800aa18:	3001      	adds	r0, #1
 800aa1a:	f43f ae38 	beq.w	800a68e <_printf_float+0xc2>
 800aa1e:	f108 0801 	add.w	r8, r8, #1
 800aa22:	68e3      	ldr	r3, [r4, #12]
 800aa24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa26:	1a5b      	subs	r3, r3, r1
 800aa28:	4543      	cmp	r3, r8
 800aa2a:	dcf0      	bgt.n	800aa0e <_printf_float+0x442>
 800aa2c:	e6fa      	b.n	800a824 <_printf_float+0x258>
 800aa2e:	f04f 0800 	mov.w	r8, #0
 800aa32:	f104 0919 	add.w	r9, r4, #25
 800aa36:	e7f4      	b.n	800aa22 <_printf_float+0x456>

0800aa38 <_printf_common>:
 800aa38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa3c:	4616      	mov	r6, r2
 800aa3e:	4699      	mov	r9, r3
 800aa40:	688a      	ldr	r2, [r1, #8]
 800aa42:	690b      	ldr	r3, [r1, #16]
 800aa44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	bfb8      	it	lt
 800aa4c:	4613      	movlt	r3, r2
 800aa4e:	6033      	str	r3, [r6, #0]
 800aa50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa54:	4607      	mov	r7, r0
 800aa56:	460c      	mov	r4, r1
 800aa58:	b10a      	cbz	r2, 800aa5e <_printf_common+0x26>
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	6033      	str	r3, [r6, #0]
 800aa5e:	6823      	ldr	r3, [r4, #0]
 800aa60:	0699      	lsls	r1, r3, #26
 800aa62:	bf42      	ittt	mi
 800aa64:	6833      	ldrmi	r3, [r6, #0]
 800aa66:	3302      	addmi	r3, #2
 800aa68:	6033      	strmi	r3, [r6, #0]
 800aa6a:	6825      	ldr	r5, [r4, #0]
 800aa6c:	f015 0506 	ands.w	r5, r5, #6
 800aa70:	d106      	bne.n	800aa80 <_printf_common+0x48>
 800aa72:	f104 0a19 	add.w	sl, r4, #25
 800aa76:	68e3      	ldr	r3, [r4, #12]
 800aa78:	6832      	ldr	r2, [r6, #0]
 800aa7a:	1a9b      	subs	r3, r3, r2
 800aa7c:	42ab      	cmp	r3, r5
 800aa7e:	dc26      	bgt.n	800aace <_printf_common+0x96>
 800aa80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aa84:	1e13      	subs	r3, r2, #0
 800aa86:	6822      	ldr	r2, [r4, #0]
 800aa88:	bf18      	it	ne
 800aa8a:	2301      	movne	r3, #1
 800aa8c:	0692      	lsls	r2, r2, #26
 800aa8e:	d42b      	bmi.n	800aae8 <_printf_common+0xb0>
 800aa90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa94:	4649      	mov	r1, r9
 800aa96:	4638      	mov	r0, r7
 800aa98:	47c0      	blx	r8
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	d01e      	beq.n	800aadc <_printf_common+0xa4>
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	68e5      	ldr	r5, [r4, #12]
 800aaa2:	6832      	ldr	r2, [r6, #0]
 800aaa4:	f003 0306 	and.w	r3, r3, #6
 800aaa8:	2b04      	cmp	r3, #4
 800aaaa:	bf08      	it	eq
 800aaac:	1aad      	subeq	r5, r5, r2
 800aaae:	68a3      	ldr	r3, [r4, #8]
 800aab0:	6922      	ldr	r2, [r4, #16]
 800aab2:	bf0c      	ite	eq
 800aab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aab8:	2500      	movne	r5, #0
 800aaba:	4293      	cmp	r3, r2
 800aabc:	bfc4      	itt	gt
 800aabe:	1a9b      	subgt	r3, r3, r2
 800aac0:	18ed      	addgt	r5, r5, r3
 800aac2:	2600      	movs	r6, #0
 800aac4:	341a      	adds	r4, #26
 800aac6:	42b5      	cmp	r5, r6
 800aac8:	d11a      	bne.n	800ab00 <_printf_common+0xc8>
 800aaca:	2000      	movs	r0, #0
 800aacc:	e008      	b.n	800aae0 <_printf_common+0xa8>
 800aace:	2301      	movs	r3, #1
 800aad0:	4652      	mov	r2, sl
 800aad2:	4649      	mov	r1, r9
 800aad4:	4638      	mov	r0, r7
 800aad6:	47c0      	blx	r8
 800aad8:	3001      	adds	r0, #1
 800aada:	d103      	bne.n	800aae4 <_printf_common+0xac>
 800aadc:	f04f 30ff 	mov.w	r0, #4294967295
 800aae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aae4:	3501      	adds	r5, #1
 800aae6:	e7c6      	b.n	800aa76 <_printf_common+0x3e>
 800aae8:	18e1      	adds	r1, r4, r3
 800aaea:	1c5a      	adds	r2, r3, #1
 800aaec:	2030      	movs	r0, #48	; 0x30
 800aaee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aaf2:	4422      	add	r2, r4
 800aaf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aaf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aafc:	3302      	adds	r3, #2
 800aafe:	e7c7      	b.n	800aa90 <_printf_common+0x58>
 800ab00:	2301      	movs	r3, #1
 800ab02:	4622      	mov	r2, r4
 800ab04:	4649      	mov	r1, r9
 800ab06:	4638      	mov	r0, r7
 800ab08:	47c0      	blx	r8
 800ab0a:	3001      	adds	r0, #1
 800ab0c:	d0e6      	beq.n	800aadc <_printf_common+0xa4>
 800ab0e:	3601      	adds	r6, #1
 800ab10:	e7d9      	b.n	800aac6 <_printf_common+0x8e>
	...

0800ab14 <_printf_i>:
 800ab14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab18:	460c      	mov	r4, r1
 800ab1a:	4691      	mov	r9, r2
 800ab1c:	7e27      	ldrb	r7, [r4, #24]
 800ab1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ab20:	2f78      	cmp	r7, #120	; 0x78
 800ab22:	4680      	mov	r8, r0
 800ab24:	469a      	mov	sl, r3
 800ab26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab2a:	d807      	bhi.n	800ab3c <_printf_i+0x28>
 800ab2c:	2f62      	cmp	r7, #98	; 0x62
 800ab2e:	d80a      	bhi.n	800ab46 <_printf_i+0x32>
 800ab30:	2f00      	cmp	r7, #0
 800ab32:	f000 80d8 	beq.w	800ace6 <_printf_i+0x1d2>
 800ab36:	2f58      	cmp	r7, #88	; 0x58
 800ab38:	f000 80a3 	beq.w	800ac82 <_printf_i+0x16e>
 800ab3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ab40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ab44:	e03a      	b.n	800abbc <_printf_i+0xa8>
 800ab46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ab4a:	2b15      	cmp	r3, #21
 800ab4c:	d8f6      	bhi.n	800ab3c <_printf_i+0x28>
 800ab4e:	a001      	add	r0, pc, #4	; (adr r0, 800ab54 <_printf_i+0x40>)
 800ab50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ab54:	0800abad 	.word	0x0800abad
 800ab58:	0800abc1 	.word	0x0800abc1
 800ab5c:	0800ab3d 	.word	0x0800ab3d
 800ab60:	0800ab3d 	.word	0x0800ab3d
 800ab64:	0800ab3d 	.word	0x0800ab3d
 800ab68:	0800ab3d 	.word	0x0800ab3d
 800ab6c:	0800abc1 	.word	0x0800abc1
 800ab70:	0800ab3d 	.word	0x0800ab3d
 800ab74:	0800ab3d 	.word	0x0800ab3d
 800ab78:	0800ab3d 	.word	0x0800ab3d
 800ab7c:	0800ab3d 	.word	0x0800ab3d
 800ab80:	0800accd 	.word	0x0800accd
 800ab84:	0800abf1 	.word	0x0800abf1
 800ab88:	0800acaf 	.word	0x0800acaf
 800ab8c:	0800ab3d 	.word	0x0800ab3d
 800ab90:	0800ab3d 	.word	0x0800ab3d
 800ab94:	0800acef 	.word	0x0800acef
 800ab98:	0800ab3d 	.word	0x0800ab3d
 800ab9c:	0800abf1 	.word	0x0800abf1
 800aba0:	0800ab3d 	.word	0x0800ab3d
 800aba4:	0800ab3d 	.word	0x0800ab3d
 800aba8:	0800acb7 	.word	0x0800acb7
 800abac:	680b      	ldr	r3, [r1, #0]
 800abae:	1d1a      	adds	r2, r3, #4
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	600a      	str	r2, [r1, #0]
 800abb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800abb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800abbc:	2301      	movs	r3, #1
 800abbe:	e0a3      	b.n	800ad08 <_printf_i+0x1f4>
 800abc0:	6825      	ldr	r5, [r4, #0]
 800abc2:	6808      	ldr	r0, [r1, #0]
 800abc4:	062e      	lsls	r6, r5, #24
 800abc6:	f100 0304 	add.w	r3, r0, #4
 800abca:	d50a      	bpl.n	800abe2 <_printf_i+0xce>
 800abcc:	6805      	ldr	r5, [r0, #0]
 800abce:	600b      	str	r3, [r1, #0]
 800abd0:	2d00      	cmp	r5, #0
 800abd2:	da03      	bge.n	800abdc <_printf_i+0xc8>
 800abd4:	232d      	movs	r3, #45	; 0x2d
 800abd6:	426d      	negs	r5, r5
 800abd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abdc:	485e      	ldr	r0, [pc, #376]	; (800ad58 <_printf_i+0x244>)
 800abde:	230a      	movs	r3, #10
 800abe0:	e019      	b.n	800ac16 <_printf_i+0x102>
 800abe2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800abe6:	6805      	ldr	r5, [r0, #0]
 800abe8:	600b      	str	r3, [r1, #0]
 800abea:	bf18      	it	ne
 800abec:	b22d      	sxthne	r5, r5
 800abee:	e7ef      	b.n	800abd0 <_printf_i+0xbc>
 800abf0:	680b      	ldr	r3, [r1, #0]
 800abf2:	6825      	ldr	r5, [r4, #0]
 800abf4:	1d18      	adds	r0, r3, #4
 800abf6:	6008      	str	r0, [r1, #0]
 800abf8:	0628      	lsls	r0, r5, #24
 800abfa:	d501      	bpl.n	800ac00 <_printf_i+0xec>
 800abfc:	681d      	ldr	r5, [r3, #0]
 800abfe:	e002      	b.n	800ac06 <_printf_i+0xf2>
 800ac00:	0669      	lsls	r1, r5, #25
 800ac02:	d5fb      	bpl.n	800abfc <_printf_i+0xe8>
 800ac04:	881d      	ldrh	r5, [r3, #0]
 800ac06:	4854      	ldr	r0, [pc, #336]	; (800ad58 <_printf_i+0x244>)
 800ac08:	2f6f      	cmp	r7, #111	; 0x6f
 800ac0a:	bf0c      	ite	eq
 800ac0c:	2308      	moveq	r3, #8
 800ac0e:	230a      	movne	r3, #10
 800ac10:	2100      	movs	r1, #0
 800ac12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac16:	6866      	ldr	r6, [r4, #4]
 800ac18:	60a6      	str	r6, [r4, #8]
 800ac1a:	2e00      	cmp	r6, #0
 800ac1c:	bfa2      	ittt	ge
 800ac1e:	6821      	ldrge	r1, [r4, #0]
 800ac20:	f021 0104 	bicge.w	r1, r1, #4
 800ac24:	6021      	strge	r1, [r4, #0]
 800ac26:	b90d      	cbnz	r5, 800ac2c <_printf_i+0x118>
 800ac28:	2e00      	cmp	r6, #0
 800ac2a:	d04d      	beq.n	800acc8 <_printf_i+0x1b4>
 800ac2c:	4616      	mov	r6, r2
 800ac2e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac32:	fb03 5711 	mls	r7, r3, r1, r5
 800ac36:	5dc7      	ldrb	r7, [r0, r7]
 800ac38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac3c:	462f      	mov	r7, r5
 800ac3e:	42bb      	cmp	r3, r7
 800ac40:	460d      	mov	r5, r1
 800ac42:	d9f4      	bls.n	800ac2e <_printf_i+0x11a>
 800ac44:	2b08      	cmp	r3, #8
 800ac46:	d10b      	bne.n	800ac60 <_printf_i+0x14c>
 800ac48:	6823      	ldr	r3, [r4, #0]
 800ac4a:	07df      	lsls	r7, r3, #31
 800ac4c:	d508      	bpl.n	800ac60 <_printf_i+0x14c>
 800ac4e:	6923      	ldr	r3, [r4, #16]
 800ac50:	6861      	ldr	r1, [r4, #4]
 800ac52:	4299      	cmp	r1, r3
 800ac54:	bfde      	ittt	le
 800ac56:	2330      	movle	r3, #48	; 0x30
 800ac58:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ac60:	1b92      	subs	r2, r2, r6
 800ac62:	6122      	str	r2, [r4, #16]
 800ac64:	f8cd a000 	str.w	sl, [sp]
 800ac68:	464b      	mov	r3, r9
 800ac6a:	aa03      	add	r2, sp, #12
 800ac6c:	4621      	mov	r1, r4
 800ac6e:	4640      	mov	r0, r8
 800ac70:	f7ff fee2 	bl	800aa38 <_printf_common>
 800ac74:	3001      	adds	r0, #1
 800ac76:	d14c      	bne.n	800ad12 <_printf_i+0x1fe>
 800ac78:	f04f 30ff 	mov.w	r0, #4294967295
 800ac7c:	b004      	add	sp, #16
 800ac7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac82:	4835      	ldr	r0, [pc, #212]	; (800ad58 <_printf_i+0x244>)
 800ac84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ac88:	6823      	ldr	r3, [r4, #0]
 800ac8a:	680e      	ldr	r6, [r1, #0]
 800ac8c:	061f      	lsls	r7, r3, #24
 800ac8e:	f856 5b04 	ldr.w	r5, [r6], #4
 800ac92:	600e      	str	r6, [r1, #0]
 800ac94:	d514      	bpl.n	800acc0 <_printf_i+0x1ac>
 800ac96:	07d9      	lsls	r1, r3, #31
 800ac98:	bf44      	itt	mi
 800ac9a:	f043 0320 	orrmi.w	r3, r3, #32
 800ac9e:	6023      	strmi	r3, [r4, #0]
 800aca0:	b91d      	cbnz	r5, 800acaa <_printf_i+0x196>
 800aca2:	6823      	ldr	r3, [r4, #0]
 800aca4:	f023 0320 	bic.w	r3, r3, #32
 800aca8:	6023      	str	r3, [r4, #0]
 800acaa:	2310      	movs	r3, #16
 800acac:	e7b0      	b.n	800ac10 <_printf_i+0xfc>
 800acae:	6823      	ldr	r3, [r4, #0]
 800acb0:	f043 0320 	orr.w	r3, r3, #32
 800acb4:	6023      	str	r3, [r4, #0]
 800acb6:	2378      	movs	r3, #120	; 0x78
 800acb8:	4828      	ldr	r0, [pc, #160]	; (800ad5c <_printf_i+0x248>)
 800acba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800acbe:	e7e3      	b.n	800ac88 <_printf_i+0x174>
 800acc0:	065e      	lsls	r6, r3, #25
 800acc2:	bf48      	it	mi
 800acc4:	b2ad      	uxthmi	r5, r5
 800acc6:	e7e6      	b.n	800ac96 <_printf_i+0x182>
 800acc8:	4616      	mov	r6, r2
 800acca:	e7bb      	b.n	800ac44 <_printf_i+0x130>
 800accc:	680b      	ldr	r3, [r1, #0]
 800acce:	6826      	ldr	r6, [r4, #0]
 800acd0:	6960      	ldr	r0, [r4, #20]
 800acd2:	1d1d      	adds	r5, r3, #4
 800acd4:	600d      	str	r5, [r1, #0]
 800acd6:	0635      	lsls	r5, r6, #24
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	d501      	bpl.n	800ace0 <_printf_i+0x1cc>
 800acdc:	6018      	str	r0, [r3, #0]
 800acde:	e002      	b.n	800ace6 <_printf_i+0x1d2>
 800ace0:	0671      	lsls	r1, r6, #25
 800ace2:	d5fb      	bpl.n	800acdc <_printf_i+0x1c8>
 800ace4:	8018      	strh	r0, [r3, #0]
 800ace6:	2300      	movs	r3, #0
 800ace8:	6123      	str	r3, [r4, #16]
 800acea:	4616      	mov	r6, r2
 800acec:	e7ba      	b.n	800ac64 <_printf_i+0x150>
 800acee:	680b      	ldr	r3, [r1, #0]
 800acf0:	1d1a      	adds	r2, r3, #4
 800acf2:	600a      	str	r2, [r1, #0]
 800acf4:	681e      	ldr	r6, [r3, #0]
 800acf6:	6862      	ldr	r2, [r4, #4]
 800acf8:	2100      	movs	r1, #0
 800acfa:	4630      	mov	r0, r6
 800acfc:	f7f5 fa70 	bl	80001e0 <memchr>
 800ad00:	b108      	cbz	r0, 800ad06 <_printf_i+0x1f2>
 800ad02:	1b80      	subs	r0, r0, r6
 800ad04:	6060      	str	r0, [r4, #4]
 800ad06:	6863      	ldr	r3, [r4, #4]
 800ad08:	6123      	str	r3, [r4, #16]
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad10:	e7a8      	b.n	800ac64 <_printf_i+0x150>
 800ad12:	6923      	ldr	r3, [r4, #16]
 800ad14:	4632      	mov	r2, r6
 800ad16:	4649      	mov	r1, r9
 800ad18:	4640      	mov	r0, r8
 800ad1a:	47d0      	blx	sl
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	d0ab      	beq.n	800ac78 <_printf_i+0x164>
 800ad20:	6823      	ldr	r3, [r4, #0]
 800ad22:	079b      	lsls	r3, r3, #30
 800ad24:	d413      	bmi.n	800ad4e <_printf_i+0x23a>
 800ad26:	68e0      	ldr	r0, [r4, #12]
 800ad28:	9b03      	ldr	r3, [sp, #12]
 800ad2a:	4298      	cmp	r0, r3
 800ad2c:	bfb8      	it	lt
 800ad2e:	4618      	movlt	r0, r3
 800ad30:	e7a4      	b.n	800ac7c <_printf_i+0x168>
 800ad32:	2301      	movs	r3, #1
 800ad34:	4632      	mov	r2, r6
 800ad36:	4649      	mov	r1, r9
 800ad38:	4640      	mov	r0, r8
 800ad3a:	47d0      	blx	sl
 800ad3c:	3001      	adds	r0, #1
 800ad3e:	d09b      	beq.n	800ac78 <_printf_i+0x164>
 800ad40:	3501      	adds	r5, #1
 800ad42:	68e3      	ldr	r3, [r4, #12]
 800ad44:	9903      	ldr	r1, [sp, #12]
 800ad46:	1a5b      	subs	r3, r3, r1
 800ad48:	42ab      	cmp	r3, r5
 800ad4a:	dcf2      	bgt.n	800ad32 <_printf_i+0x21e>
 800ad4c:	e7eb      	b.n	800ad26 <_printf_i+0x212>
 800ad4e:	2500      	movs	r5, #0
 800ad50:	f104 0619 	add.w	r6, r4, #25
 800ad54:	e7f5      	b.n	800ad42 <_printf_i+0x22e>
 800ad56:	bf00      	nop
 800ad58:	0801527e 	.word	0x0801527e
 800ad5c:	0801528f 	.word	0x0801528f

0800ad60 <siprintf>:
 800ad60:	b40e      	push	{r1, r2, r3}
 800ad62:	b500      	push	{lr}
 800ad64:	b09c      	sub	sp, #112	; 0x70
 800ad66:	ab1d      	add	r3, sp, #116	; 0x74
 800ad68:	9002      	str	r0, [sp, #8]
 800ad6a:	9006      	str	r0, [sp, #24]
 800ad6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ad70:	4809      	ldr	r0, [pc, #36]	; (800ad98 <siprintf+0x38>)
 800ad72:	9107      	str	r1, [sp, #28]
 800ad74:	9104      	str	r1, [sp, #16]
 800ad76:	4909      	ldr	r1, [pc, #36]	; (800ad9c <siprintf+0x3c>)
 800ad78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad7c:	9105      	str	r1, [sp, #20]
 800ad7e:	6800      	ldr	r0, [r0, #0]
 800ad80:	9301      	str	r3, [sp, #4]
 800ad82:	a902      	add	r1, sp, #8
 800ad84:	f001 fb32 	bl	800c3ec <_svfiprintf_r>
 800ad88:	9b02      	ldr	r3, [sp, #8]
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	701a      	strb	r2, [r3, #0]
 800ad8e:	b01c      	add	sp, #112	; 0x70
 800ad90:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad94:	b003      	add	sp, #12
 800ad96:	4770      	bx	lr
 800ad98:	20000010 	.word	0x20000010
 800ad9c:	ffff0208 	.word	0xffff0208

0800ada0 <quorem>:
 800ada0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ada4:	6903      	ldr	r3, [r0, #16]
 800ada6:	690c      	ldr	r4, [r1, #16]
 800ada8:	42a3      	cmp	r3, r4
 800adaa:	4607      	mov	r7, r0
 800adac:	f2c0 8081 	blt.w	800aeb2 <quorem+0x112>
 800adb0:	3c01      	subs	r4, #1
 800adb2:	f101 0814 	add.w	r8, r1, #20
 800adb6:	f100 0514 	add.w	r5, r0, #20
 800adba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adbe:	9301      	str	r3, [sp, #4]
 800adc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adc8:	3301      	adds	r3, #1
 800adca:	429a      	cmp	r2, r3
 800adcc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800add0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800add4:	fbb2 f6f3 	udiv	r6, r2, r3
 800add8:	d331      	bcc.n	800ae3e <quorem+0x9e>
 800adda:	f04f 0e00 	mov.w	lr, #0
 800adde:	4640      	mov	r0, r8
 800ade0:	46ac      	mov	ip, r5
 800ade2:	46f2      	mov	sl, lr
 800ade4:	f850 2b04 	ldr.w	r2, [r0], #4
 800ade8:	b293      	uxth	r3, r2
 800adea:	fb06 e303 	mla	r3, r6, r3, lr
 800adee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adf2:	b29b      	uxth	r3, r3
 800adf4:	ebaa 0303 	sub.w	r3, sl, r3
 800adf8:	0c12      	lsrs	r2, r2, #16
 800adfa:	f8dc a000 	ldr.w	sl, [ip]
 800adfe:	fb06 e202 	mla	r2, r6, r2, lr
 800ae02:	fa13 f38a 	uxtah	r3, r3, sl
 800ae06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae0a:	fa1f fa82 	uxth.w	sl, r2
 800ae0e:	f8dc 2000 	ldr.w	r2, [ip]
 800ae12:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ae16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae20:	4581      	cmp	r9, r0
 800ae22:	f84c 3b04 	str.w	r3, [ip], #4
 800ae26:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae2a:	d2db      	bcs.n	800ade4 <quorem+0x44>
 800ae2c:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae30:	b92b      	cbnz	r3, 800ae3e <quorem+0x9e>
 800ae32:	9b01      	ldr	r3, [sp, #4]
 800ae34:	3b04      	subs	r3, #4
 800ae36:	429d      	cmp	r5, r3
 800ae38:	461a      	mov	r2, r3
 800ae3a:	d32e      	bcc.n	800ae9a <quorem+0xfa>
 800ae3c:	613c      	str	r4, [r7, #16]
 800ae3e:	4638      	mov	r0, r7
 800ae40:	f001 f8be 	bl	800bfc0 <__mcmp>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	db24      	blt.n	800ae92 <quorem+0xf2>
 800ae48:	3601      	adds	r6, #1
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	f04f 0c00 	mov.w	ip, #0
 800ae50:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae54:	f8d0 e000 	ldr.w	lr, [r0]
 800ae58:	b293      	uxth	r3, r2
 800ae5a:	ebac 0303 	sub.w	r3, ip, r3
 800ae5e:	0c12      	lsrs	r2, r2, #16
 800ae60:	fa13 f38e 	uxtah	r3, r3, lr
 800ae64:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae6c:	b29b      	uxth	r3, r3
 800ae6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae72:	45c1      	cmp	r9, r8
 800ae74:	f840 3b04 	str.w	r3, [r0], #4
 800ae78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae7c:	d2e8      	bcs.n	800ae50 <quorem+0xb0>
 800ae7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae86:	b922      	cbnz	r2, 800ae92 <quorem+0xf2>
 800ae88:	3b04      	subs	r3, #4
 800ae8a:	429d      	cmp	r5, r3
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	d30a      	bcc.n	800aea6 <quorem+0x106>
 800ae90:	613c      	str	r4, [r7, #16]
 800ae92:	4630      	mov	r0, r6
 800ae94:	b003      	add	sp, #12
 800ae96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae9a:	6812      	ldr	r2, [r2, #0]
 800ae9c:	3b04      	subs	r3, #4
 800ae9e:	2a00      	cmp	r2, #0
 800aea0:	d1cc      	bne.n	800ae3c <quorem+0x9c>
 800aea2:	3c01      	subs	r4, #1
 800aea4:	e7c7      	b.n	800ae36 <quorem+0x96>
 800aea6:	6812      	ldr	r2, [r2, #0]
 800aea8:	3b04      	subs	r3, #4
 800aeaa:	2a00      	cmp	r2, #0
 800aeac:	d1f0      	bne.n	800ae90 <quorem+0xf0>
 800aeae:	3c01      	subs	r4, #1
 800aeb0:	e7eb      	b.n	800ae8a <quorem+0xea>
 800aeb2:	2000      	movs	r0, #0
 800aeb4:	e7ee      	b.n	800ae94 <quorem+0xf4>
	...

0800aeb8 <_dtoa_r>:
 800aeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aebc:	ed2d 8b02 	vpush	{d8}
 800aec0:	ec57 6b10 	vmov	r6, r7, d0
 800aec4:	b095      	sub	sp, #84	; 0x54
 800aec6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aec8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aecc:	9105      	str	r1, [sp, #20]
 800aece:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800aed2:	4604      	mov	r4, r0
 800aed4:	9209      	str	r2, [sp, #36]	; 0x24
 800aed6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aed8:	b975      	cbnz	r5, 800aef8 <_dtoa_r+0x40>
 800aeda:	2010      	movs	r0, #16
 800aedc:	f000 fddc 	bl	800ba98 <malloc>
 800aee0:	4602      	mov	r2, r0
 800aee2:	6260      	str	r0, [r4, #36]	; 0x24
 800aee4:	b920      	cbnz	r0, 800aef0 <_dtoa_r+0x38>
 800aee6:	4bb2      	ldr	r3, [pc, #712]	; (800b1b0 <_dtoa_r+0x2f8>)
 800aee8:	21ea      	movs	r1, #234	; 0xea
 800aeea:	48b2      	ldr	r0, [pc, #712]	; (800b1b4 <_dtoa_r+0x2fc>)
 800aeec:	f001 fb8e 	bl	800c60c <__assert_func>
 800aef0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aef4:	6005      	str	r5, [r0, #0]
 800aef6:	60c5      	str	r5, [r0, #12]
 800aef8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aefa:	6819      	ldr	r1, [r3, #0]
 800aefc:	b151      	cbz	r1, 800af14 <_dtoa_r+0x5c>
 800aefe:	685a      	ldr	r2, [r3, #4]
 800af00:	604a      	str	r2, [r1, #4]
 800af02:	2301      	movs	r3, #1
 800af04:	4093      	lsls	r3, r2
 800af06:	608b      	str	r3, [r1, #8]
 800af08:	4620      	mov	r0, r4
 800af0a:	f000 fe1b 	bl	800bb44 <_Bfree>
 800af0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af10:	2200      	movs	r2, #0
 800af12:	601a      	str	r2, [r3, #0]
 800af14:	1e3b      	subs	r3, r7, #0
 800af16:	bfb9      	ittee	lt
 800af18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800af1c:	9303      	strlt	r3, [sp, #12]
 800af1e:	2300      	movge	r3, #0
 800af20:	f8c8 3000 	strge.w	r3, [r8]
 800af24:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800af28:	4ba3      	ldr	r3, [pc, #652]	; (800b1b8 <_dtoa_r+0x300>)
 800af2a:	bfbc      	itt	lt
 800af2c:	2201      	movlt	r2, #1
 800af2e:	f8c8 2000 	strlt.w	r2, [r8]
 800af32:	ea33 0309 	bics.w	r3, r3, r9
 800af36:	d11b      	bne.n	800af70 <_dtoa_r+0xb8>
 800af38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af3a:	f242 730f 	movw	r3, #9999	; 0x270f
 800af3e:	6013      	str	r3, [r2, #0]
 800af40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af44:	4333      	orrs	r3, r6
 800af46:	f000 857a 	beq.w	800ba3e <_dtoa_r+0xb86>
 800af4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af4c:	b963      	cbnz	r3, 800af68 <_dtoa_r+0xb0>
 800af4e:	4b9b      	ldr	r3, [pc, #620]	; (800b1bc <_dtoa_r+0x304>)
 800af50:	e024      	b.n	800af9c <_dtoa_r+0xe4>
 800af52:	4b9b      	ldr	r3, [pc, #620]	; (800b1c0 <_dtoa_r+0x308>)
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	3308      	adds	r3, #8
 800af58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af5a:	6013      	str	r3, [r2, #0]
 800af5c:	9800      	ldr	r0, [sp, #0]
 800af5e:	b015      	add	sp, #84	; 0x54
 800af60:	ecbd 8b02 	vpop	{d8}
 800af64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af68:	4b94      	ldr	r3, [pc, #592]	; (800b1bc <_dtoa_r+0x304>)
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	3303      	adds	r3, #3
 800af6e:	e7f3      	b.n	800af58 <_dtoa_r+0xa0>
 800af70:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af74:	2200      	movs	r2, #0
 800af76:	ec51 0b17 	vmov	r0, r1, d7
 800af7a:	2300      	movs	r3, #0
 800af7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800af80:	f7f5 fda2 	bl	8000ac8 <__aeabi_dcmpeq>
 800af84:	4680      	mov	r8, r0
 800af86:	b158      	cbz	r0, 800afa0 <_dtoa_r+0xe8>
 800af88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af8a:	2301      	movs	r3, #1
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 8551 	beq.w	800ba38 <_dtoa_r+0xb80>
 800af96:	488b      	ldr	r0, [pc, #556]	; (800b1c4 <_dtoa_r+0x30c>)
 800af98:	6018      	str	r0, [r3, #0]
 800af9a:	1e43      	subs	r3, r0, #1
 800af9c:	9300      	str	r3, [sp, #0]
 800af9e:	e7dd      	b.n	800af5c <_dtoa_r+0xa4>
 800afa0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800afa4:	aa12      	add	r2, sp, #72	; 0x48
 800afa6:	a913      	add	r1, sp, #76	; 0x4c
 800afa8:	4620      	mov	r0, r4
 800afaa:	f001 f8ad 	bl	800c108 <__d2b>
 800afae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afb2:	4683      	mov	fp, r0
 800afb4:	2d00      	cmp	r5, #0
 800afb6:	d07c      	beq.n	800b0b2 <_dtoa_r+0x1fa>
 800afb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800afbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800afc6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800afca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800afce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800afd2:	4b7d      	ldr	r3, [pc, #500]	; (800b1c8 <_dtoa_r+0x310>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	4630      	mov	r0, r6
 800afd8:	4639      	mov	r1, r7
 800afda:	f7f5 f955 	bl	8000288 <__aeabi_dsub>
 800afde:	a36e      	add	r3, pc, #440	; (adr r3, 800b198 <_dtoa_r+0x2e0>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 fb08 	bl	80005f8 <__aeabi_dmul>
 800afe8:	a36d      	add	r3, pc, #436	; (adr r3, 800b1a0 <_dtoa_r+0x2e8>)
 800afea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afee:	f7f5 f94d 	bl	800028c <__adddf3>
 800aff2:	4606      	mov	r6, r0
 800aff4:	4628      	mov	r0, r5
 800aff6:	460f      	mov	r7, r1
 800aff8:	f7f5 fa94 	bl	8000524 <__aeabi_i2d>
 800affc:	a36a      	add	r3, pc, #424	; (adr r3, 800b1a8 <_dtoa_r+0x2f0>)
 800affe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b002:	f7f5 faf9 	bl	80005f8 <__aeabi_dmul>
 800b006:	4602      	mov	r2, r0
 800b008:	460b      	mov	r3, r1
 800b00a:	4630      	mov	r0, r6
 800b00c:	4639      	mov	r1, r7
 800b00e:	f7f5 f93d 	bl	800028c <__adddf3>
 800b012:	4606      	mov	r6, r0
 800b014:	460f      	mov	r7, r1
 800b016:	f7f5 fd9f 	bl	8000b58 <__aeabi_d2iz>
 800b01a:	2200      	movs	r2, #0
 800b01c:	4682      	mov	sl, r0
 800b01e:	2300      	movs	r3, #0
 800b020:	4630      	mov	r0, r6
 800b022:	4639      	mov	r1, r7
 800b024:	f7f5 fd5a 	bl	8000adc <__aeabi_dcmplt>
 800b028:	b148      	cbz	r0, 800b03e <_dtoa_r+0x186>
 800b02a:	4650      	mov	r0, sl
 800b02c:	f7f5 fa7a 	bl	8000524 <__aeabi_i2d>
 800b030:	4632      	mov	r2, r6
 800b032:	463b      	mov	r3, r7
 800b034:	f7f5 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 800b038:	b908      	cbnz	r0, 800b03e <_dtoa_r+0x186>
 800b03a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b03e:	f1ba 0f16 	cmp.w	sl, #22
 800b042:	d854      	bhi.n	800b0ee <_dtoa_r+0x236>
 800b044:	4b61      	ldr	r3, [pc, #388]	; (800b1cc <_dtoa_r+0x314>)
 800b046:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b052:	f7f5 fd43 	bl	8000adc <__aeabi_dcmplt>
 800b056:	2800      	cmp	r0, #0
 800b058:	d04b      	beq.n	800b0f2 <_dtoa_r+0x23a>
 800b05a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b05e:	2300      	movs	r3, #0
 800b060:	930e      	str	r3, [sp, #56]	; 0x38
 800b062:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b064:	1b5d      	subs	r5, r3, r5
 800b066:	1e6b      	subs	r3, r5, #1
 800b068:	9304      	str	r3, [sp, #16]
 800b06a:	bf43      	ittte	mi
 800b06c:	2300      	movmi	r3, #0
 800b06e:	f1c5 0801 	rsbmi	r8, r5, #1
 800b072:	9304      	strmi	r3, [sp, #16]
 800b074:	f04f 0800 	movpl.w	r8, #0
 800b078:	f1ba 0f00 	cmp.w	sl, #0
 800b07c:	db3b      	blt.n	800b0f6 <_dtoa_r+0x23e>
 800b07e:	9b04      	ldr	r3, [sp, #16]
 800b080:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b084:	4453      	add	r3, sl
 800b086:	9304      	str	r3, [sp, #16]
 800b088:	2300      	movs	r3, #0
 800b08a:	9306      	str	r3, [sp, #24]
 800b08c:	9b05      	ldr	r3, [sp, #20]
 800b08e:	2b09      	cmp	r3, #9
 800b090:	d869      	bhi.n	800b166 <_dtoa_r+0x2ae>
 800b092:	2b05      	cmp	r3, #5
 800b094:	bfc4      	itt	gt
 800b096:	3b04      	subgt	r3, #4
 800b098:	9305      	strgt	r3, [sp, #20]
 800b09a:	9b05      	ldr	r3, [sp, #20]
 800b09c:	f1a3 0302 	sub.w	r3, r3, #2
 800b0a0:	bfcc      	ite	gt
 800b0a2:	2500      	movgt	r5, #0
 800b0a4:	2501      	movle	r5, #1
 800b0a6:	2b03      	cmp	r3, #3
 800b0a8:	d869      	bhi.n	800b17e <_dtoa_r+0x2c6>
 800b0aa:	e8df f003 	tbb	[pc, r3]
 800b0ae:	4e2c      	.short	0x4e2c
 800b0b0:	5a4c      	.short	0x5a4c
 800b0b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b0b6:	441d      	add	r5, r3
 800b0b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b0bc:	2b20      	cmp	r3, #32
 800b0be:	bfc1      	itttt	gt
 800b0c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b0c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b0c8:	fa09 f303 	lslgt.w	r3, r9, r3
 800b0cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0d0:	bfda      	itte	le
 800b0d2:	f1c3 0320 	rsble	r3, r3, #32
 800b0d6:	fa06 f003 	lslle.w	r0, r6, r3
 800b0da:	4318      	orrgt	r0, r3
 800b0dc:	f7f5 fa12 	bl	8000504 <__aeabi_ui2d>
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	4606      	mov	r6, r0
 800b0e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0e8:	3d01      	subs	r5, #1
 800b0ea:	9310      	str	r3, [sp, #64]	; 0x40
 800b0ec:	e771      	b.n	800afd2 <_dtoa_r+0x11a>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e7b6      	b.n	800b060 <_dtoa_r+0x1a8>
 800b0f2:	900e      	str	r0, [sp, #56]	; 0x38
 800b0f4:	e7b5      	b.n	800b062 <_dtoa_r+0x1aa>
 800b0f6:	f1ca 0300 	rsb	r3, sl, #0
 800b0fa:	9306      	str	r3, [sp, #24]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	eba8 080a 	sub.w	r8, r8, sl
 800b102:	930d      	str	r3, [sp, #52]	; 0x34
 800b104:	e7c2      	b.n	800b08c <_dtoa_r+0x1d4>
 800b106:	2300      	movs	r3, #0
 800b108:	9308      	str	r3, [sp, #32]
 800b10a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	dc39      	bgt.n	800b184 <_dtoa_r+0x2cc>
 800b110:	f04f 0901 	mov.w	r9, #1
 800b114:	f8cd 9004 	str.w	r9, [sp, #4]
 800b118:	464b      	mov	r3, r9
 800b11a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b11e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b120:	2200      	movs	r2, #0
 800b122:	6042      	str	r2, [r0, #4]
 800b124:	2204      	movs	r2, #4
 800b126:	f102 0614 	add.w	r6, r2, #20
 800b12a:	429e      	cmp	r6, r3
 800b12c:	6841      	ldr	r1, [r0, #4]
 800b12e:	d92f      	bls.n	800b190 <_dtoa_r+0x2d8>
 800b130:	4620      	mov	r0, r4
 800b132:	f000 fcc7 	bl	800bac4 <_Balloc>
 800b136:	9000      	str	r0, [sp, #0]
 800b138:	2800      	cmp	r0, #0
 800b13a:	d14b      	bne.n	800b1d4 <_dtoa_r+0x31c>
 800b13c:	4b24      	ldr	r3, [pc, #144]	; (800b1d0 <_dtoa_r+0x318>)
 800b13e:	4602      	mov	r2, r0
 800b140:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b144:	e6d1      	b.n	800aeea <_dtoa_r+0x32>
 800b146:	2301      	movs	r3, #1
 800b148:	e7de      	b.n	800b108 <_dtoa_r+0x250>
 800b14a:	2300      	movs	r3, #0
 800b14c:	9308      	str	r3, [sp, #32]
 800b14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b150:	eb0a 0903 	add.w	r9, sl, r3
 800b154:	f109 0301 	add.w	r3, r9, #1
 800b158:	2b01      	cmp	r3, #1
 800b15a:	9301      	str	r3, [sp, #4]
 800b15c:	bfb8      	it	lt
 800b15e:	2301      	movlt	r3, #1
 800b160:	e7dd      	b.n	800b11e <_dtoa_r+0x266>
 800b162:	2301      	movs	r3, #1
 800b164:	e7f2      	b.n	800b14c <_dtoa_r+0x294>
 800b166:	2501      	movs	r5, #1
 800b168:	2300      	movs	r3, #0
 800b16a:	9305      	str	r3, [sp, #20]
 800b16c:	9508      	str	r5, [sp, #32]
 800b16e:	f04f 39ff 	mov.w	r9, #4294967295
 800b172:	2200      	movs	r2, #0
 800b174:	f8cd 9004 	str.w	r9, [sp, #4]
 800b178:	2312      	movs	r3, #18
 800b17a:	9209      	str	r2, [sp, #36]	; 0x24
 800b17c:	e7cf      	b.n	800b11e <_dtoa_r+0x266>
 800b17e:	2301      	movs	r3, #1
 800b180:	9308      	str	r3, [sp, #32]
 800b182:	e7f4      	b.n	800b16e <_dtoa_r+0x2b6>
 800b184:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b188:	f8cd 9004 	str.w	r9, [sp, #4]
 800b18c:	464b      	mov	r3, r9
 800b18e:	e7c6      	b.n	800b11e <_dtoa_r+0x266>
 800b190:	3101      	adds	r1, #1
 800b192:	6041      	str	r1, [r0, #4]
 800b194:	0052      	lsls	r2, r2, #1
 800b196:	e7c6      	b.n	800b126 <_dtoa_r+0x26e>
 800b198:	636f4361 	.word	0x636f4361
 800b19c:	3fd287a7 	.word	0x3fd287a7
 800b1a0:	8b60c8b3 	.word	0x8b60c8b3
 800b1a4:	3fc68a28 	.word	0x3fc68a28
 800b1a8:	509f79fb 	.word	0x509f79fb
 800b1ac:	3fd34413 	.word	0x3fd34413
 800b1b0:	080152ad 	.word	0x080152ad
 800b1b4:	080152c4 	.word	0x080152c4
 800b1b8:	7ff00000 	.word	0x7ff00000
 800b1bc:	080152a9 	.word	0x080152a9
 800b1c0:	080152a0 	.word	0x080152a0
 800b1c4:	0801527d 	.word	0x0801527d
 800b1c8:	3ff80000 	.word	0x3ff80000
 800b1cc:	080153c0 	.word	0x080153c0
 800b1d0:	08015323 	.word	0x08015323
 800b1d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1d6:	9a00      	ldr	r2, [sp, #0]
 800b1d8:	601a      	str	r2, [r3, #0]
 800b1da:	9b01      	ldr	r3, [sp, #4]
 800b1dc:	2b0e      	cmp	r3, #14
 800b1de:	f200 80ad 	bhi.w	800b33c <_dtoa_r+0x484>
 800b1e2:	2d00      	cmp	r5, #0
 800b1e4:	f000 80aa 	beq.w	800b33c <_dtoa_r+0x484>
 800b1e8:	f1ba 0f00 	cmp.w	sl, #0
 800b1ec:	dd36      	ble.n	800b25c <_dtoa_r+0x3a4>
 800b1ee:	4ac3      	ldr	r2, [pc, #780]	; (800b4fc <_dtoa_r+0x644>)
 800b1f0:	f00a 030f 	and.w	r3, sl, #15
 800b1f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b1f8:	ed93 7b00 	vldr	d7, [r3]
 800b1fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b200:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b204:	eeb0 8a47 	vmov.f32	s16, s14
 800b208:	eef0 8a67 	vmov.f32	s17, s15
 800b20c:	d016      	beq.n	800b23c <_dtoa_r+0x384>
 800b20e:	4bbc      	ldr	r3, [pc, #752]	; (800b500 <_dtoa_r+0x648>)
 800b210:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b214:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b218:	f7f5 fb18 	bl	800084c <__aeabi_ddiv>
 800b21c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b220:	f007 070f 	and.w	r7, r7, #15
 800b224:	2503      	movs	r5, #3
 800b226:	4eb6      	ldr	r6, [pc, #728]	; (800b500 <_dtoa_r+0x648>)
 800b228:	b957      	cbnz	r7, 800b240 <_dtoa_r+0x388>
 800b22a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b22e:	ec53 2b18 	vmov	r2, r3, d8
 800b232:	f7f5 fb0b 	bl	800084c <__aeabi_ddiv>
 800b236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b23a:	e029      	b.n	800b290 <_dtoa_r+0x3d8>
 800b23c:	2502      	movs	r5, #2
 800b23e:	e7f2      	b.n	800b226 <_dtoa_r+0x36e>
 800b240:	07f9      	lsls	r1, r7, #31
 800b242:	d508      	bpl.n	800b256 <_dtoa_r+0x39e>
 800b244:	ec51 0b18 	vmov	r0, r1, d8
 800b248:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b24c:	f7f5 f9d4 	bl	80005f8 <__aeabi_dmul>
 800b250:	ec41 0b18 	vmov	d8, r0, r1
 800b254:	3501      	adds	r5, #1
 800b256:	107f      	asrs	r7, r7, #1
 800b258:	3608      	adds	r6, #8
 800b25a:	e7e5      	b.n	800b228 <_dtoa_r+0x370>
 800b25c:	f000 80a6 	beq.w	800b3ac <_dtoa_r+0x4f4>
 800b260:	f1ca 0600 	rsb	r6, sl, #0
 800b264:	4ba5      	ldr	r3, [pc, #660]	; (800b4fc <_dtoa_r+0x644>)
 800b266:	4fa6      	ldr	r7, [pc, #664]	; (800b500 <_dtoa_r+0x648>)
 800b268:	f006 020f 	and.w	r2, r6, #15
 800b26c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b274:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b278:	f7f5 f9be 	bl	80005f8 <__aeabi_dmul>
 800b27c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b280:	1136      	asrs	r6, r6, #4
 800b282:	2300      	movs	r3, #0
 800b284:	2502      	movs	r5, #2
 800b286:	2e00      	cmp	r6, #0
 800b288:	f040 8085 	bne.w	800b396 <_dtoa_r+0x4de>
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d1d2      	bne.n	800b236 <_dtoa_r+0x37e>
 800b290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b292:	2b00      	cmp	r3, #0
 800b294:	f000 808c 	beq.w	800b3b0 <_dtoa_r+0x4f8>
 800b298:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b29c:	4b99      	ldr	r3, [pc, #612]	; (800b504 <_dtoa_r+0x64c>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	4630      	mov	r0, r6
 800b2a2:	4639      	mov	r1, r7
 800b2a4:	f7f5 fc1a 	bl	8000adc <__aeabi_dcmplt>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	f000 8081 	beq.w	800b3b0 <_dtoa_r+0x4f8>
 800b2ae:	9b01      	ldr	r3, [sp, #4]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d07d      	beq.n	800b3b0 <_dtoa_r+0x4f8>
 800b2b4:	f1b9 0f00 	cmp.w	r9, #0
 800b2b8:	dd3c      	ble.n	800b334 <_dtoa_r+0x47c>
 800b2ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b2be:	9307      	str	r3, [sp, #28]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	4b91      	ldr	r3, [pc, #580]	; (800b508 <_dtoa_r+0x650>)
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	4639      	mov	r1, r7
 800b2c8:	f7f5 f996 	bl	80005f8 <__aeabi_dmul>
 800b2cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2d0:	3501      	adds	r5, #1
 800b2d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b2d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b2da:	4628      	mov	r0, r5
 800b2dc:	f7f5 f922 	bl	8000524 <__aeabi_i2d>
 800b2e0:	4632      	mov	r2, r6
 800b2e2:	463b      	mov	r3, r7
 800b2e4:	f7f5 f988 	bl	80005f8 <__aeabi_dmul>
 800b2e8:	4b88      	ldr	r3, [pc, #544]	; (800b50c <_dtoa_r+0x654>)
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	f7f4 ffce 	bl	800028c <__adddf3>
 800b2f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b2f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2f8:	9303      	str	r3, [sp, #12]
 800b2fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d15c      	bne.n	800b3ba <_dtoa_r+0x502>
 800b300:	4b83      	ldr	r3, [pc, #524]	; (800b510 <_dtoa_r+0x658>)
 800b302:	2200      	movs	r2, #0
 800b304:	4630      	mov	r0, r6
 800b306:	4639      	mov	r1, r7
 800b308:	f7f4 ffbe 	bl	8000288 <__aeabi_dsub>
 800b30c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b310:	4606      	mov	r6, r0
 800b312:	460f      	mov	r7, r1
 800b314:	f7f5 fc00 	bl	8000b18 <__aeabi_dcmpgt>
 800b318:	2800      	cmp	r0, #0
 800b31a:	f040 8296 	bne.w	800b84a <_dtoa_r+0x992>
 800b31e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b322:	4630      	mov	r0, r6
 800b324:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b328:	4639      	mov	r1, r7
 800b32a:	f7f5 fbd7 	bl	8000adc <__aeabi_dcmplt>
 800b32e:	2800      	cmp	r0, #0
 800b330:	f040 8288 	bne.w	800b844 <_dtoa_r+0x98c>
 800b334:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b338:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b33c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f2c0 8158 	blt.w	800b5f4 <_dtoa_r+0x73c>
 800b344:	f1ba 0f0e 	cmp.w	sl, #14
 800b348:	f300 8154 	bgt.w	800b5f4 <_dtoa_r+0x73c>
 800b34c:	4b6b      	ldr	r3, [pc, #428]	; (800b4fc <_dtoa_r+0x644>)
 800b34e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b352:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b358:	2b00      	cmp	r3, #0
 800b35a:	f280 80e3 	bge.w	800b524 <_dtoa_r+0x66c>
 800b35e:	9b01      	ldr	r3, [sp, #4]
 800b360:	2b00      	cmp	r3, #0
 800b362:	f300 80df 	bgt.w	800b524 <_dtoa_r+0x66c>
 800b366:	f040 826d 	bne.w	800b844 <_dtoa_r+0x98c>
 800b36a:	4b69      	ldr	r3, [pc, #420]	; (800b510 <_dtoa_r+0x658>)
 800b36c:	2200      	movs	r2, #0
 800b36e:	4640      	mov	r0, r8
 800b370:	4649      	mov	r1, r9
 800b372:	f7f5 f941 	bl	80005f8 <__aeabi_dmul>
 800b376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b37a:	f7f5 fbc3 	bl	8000b04 <__aeabi_dcmpge>
 800b37e:	9e01      	ldr	r6, [sp, #4]
 800b380:	4637      	mov	r7, r6
 800b382:	2800      	cmp	r0, #0
 800b384:	f040 8243 	bne.w	800b80e <_dtoa_r+0x956>
 800b388:	9d00      	ldr	r5, [sp, #0]
 800b38a:	2331      	movs	r3, #49	; 0x31
 800b38c:	f805 3b01 	strb.w	r3, [r5], #1
 800b390:	f10a 0a01 	add.w	sl, sl, #1
 800b394:	e23f      	b.n	800b816 <_dtoa_r+0x95e>
 800b396:	07f2      	lsls	r2, r6, #31
 800b398:	d505      	bpl.n	800b3a6 <_dtoa_r+0x4ee>
 800b39a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b39e:	f7f5 f92b 	bl	80005f8 <__aeabi_dmul>
 800b3a2:	3501      	adds	r5, #1
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	1076      	asrs	r6, r6, #1
 800b3a8:	3708      	adds	r7, #8
 800b3aa:	e76c      	b.n	800b286 <_dtoa_r+0x3ce>
 800b3ac:	2502      	movs	r5, #2
 800b3ae:	e76f      	b.n	800b290 <_dtoa_r+0x3d8>
 800b3b0:	9b01      	ldr	r3, [sp, #4]
 800b3b2:	f8cd a01c 	str.w	sl, [sp, #28]
 800b3b6:	930c      	str	r3, [sp, #48]	; 0x30
 800b3b8:	e78d      	b.n	800b2d6 <_dtoa_r+0x41e>
 800b3ba:	9900      	ldr	r1, [sp, #0]
 800b3bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b3be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3c0:	4b4e      	ldr	r3, [pc, #312]	; (800b4fc <_dtoa_r+0x644>)
 800b3c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3c6:	4401      	add	r1, r0
 800b3c8:	9102      	str	r1, [sp, #8]
 800b3ca:	9908      	ldr	r1, [sp, #32]
 800b3cc:	eeb0 8a47 	vmov.f32	s16, s14
 800b3d0:	eef0 8a67 	vmov.f32	s17, s15
 800b3d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3dc:	2900      	cmp	r1, #0
 800b3de:	d045      	beq.n	800b46c <_dtoa_r+0x5b4>
 800b3e0:	494c      	ldr	r1, [pc, #304]	; (800b514 <_dtoa_r+0x65c>)
 800b3e2:	2000      	movs	r0, #0
 800b3e4:	f7f5 fa32 	bl	800084c <__aeabi_ddiv>
 800b3e8:	ec53 2b18 	vmov	r2, r3, d8
 800b3ec:	f7f4 ff4c 	bl	8000288 <__aeabi_dsub>
 800b3f0:	9d00      	ldr	r5, [sp, #0]
 800b3f2:	ec41 0b18 	vmov	d8, r0, r1
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f7f5 fbad 	bl	8000b58 <__aeabi_d2iz>
 800b3fe:	900c      	str	r0, [sp, #48]	; 0x30
 800b400:	f7f5 f890 	bl	8000524 <__aeabi_i2d>
 800b404:	4602      	mov	r2, r0
 800b406:	460b      	mov	r3, r1
 800b408:	4630      	mov	r0, r6
 800b40a:	4639      	mov	r1, r7
 800b40c:	f7f4 ff3c 	bl	8000288 <__aeabi_dsub>
 800b410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b412:	3330      	adds	r3, #48	; 0x30
 800b414:	f805 3b01 	strb.w	r3, [r5], #1
 800b418:	ec53 2b18 	vmov	r2, r3, d8
 800b41c:	4606      	mov	r6, r0
 800b41e:	460f      	mov	r7, r1
 800b420:	f7f5 fb5c 	bl	8000adc <__aeabi_dcmplt>
 800b424:	2800      	cmp	r0, #0
 800b426:	d165      	bne.n	800b4f4 <_dtoa_r+0x63c>
 800b428:	4632      	mov	r2, r6
 800b42a:	463b      	mov	r3, r7
 800b42c:	4935      	ldr	r1, [pc, #212]	; (800b504 <_dtoa_r+0x64c>)
 800b42e:	2000      	movs	r0, #0
 800b430:	f7f4 ff2a 	bl	8000288 <__aeabi_dsub>
 800b434:	ec53 2b18 	vmov	r2, r3, d8
 800b438:	f7f5 fb50 	bl	8000adc <__aeabi_dcmplt>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	f040 80b9 	bne.w	800b5b4 <_dtoa_r+0x6fc>
 800b442:	9b02      	ldr	r3, [sp, #8]
 800b444:	429d      	cmp	r5, r3
 800b446:	f43f af75 	beq.w	800b334 <_dtoa_r+0x47c>
 800b44a:	4b2f      	ldr	r3, [pc, #188]	; (800b508 <_dtoa_r+0x650>)
 800b44c:	ec51 0b18 	vmov	r0, r1, d8
 800b450:	2200      	movs	r2, #0
 800b452:	f7f5 f8d1 	bl	80005f8 <__aeabi_dmul>
 800b456:	4b2c      	ldr	r3, [pc, #176]	; (800b508 <_dtoa_r+0x650>)
 800b458:	ec41 0b18 	vmov	d8, r0, r1
 800b45c:	2200      	movs	r2, #0
 800b45e:	4630      	mov	r0, r6
 800b460:	4639      	mov	r1, r7
 800b462:	f7f5 f8c9 	bl	80005f8 <__aeabi_dmul>
 800b466:	4606      	mov	r6, r0
 800b468:	460f      	mov	r7, r1
 800b46a:	e7c4      	b.n	800b3f6 <_dtoa_r+0x53e>
 800b46c:	ec51 0b17 	vmov	r0, r1, d7
 800b470:	f7f5 f8c2 	bl	80005f8 <__aeabi_dmul>
 800b474:	9b02      	ldr	r3, [sp, #8]
 800b476:	9d00      	ldr	r5, [sp, #0]
 800b478:	930c      	str	r3, [sp, #48]	; 0x30
 800b47a:	ec41 0b18 	vmov	d8, r0, r1
 800b47e:	4639      	mov	r1, r7
 800b480:	4630      	mov	r0, r6
 800b482:	f7f5 fb69 	bl	8000b58 <__aeabi_d2iz>
 800b486:	9011      	str	r0, [sp, #68]	; 0x44
 800b488:	f7f5 f84c 	bl	8000524 <__aeabi_i2d>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4630      	mov	r0, r6
 800b492:	4639      	mov	r1, r7
 800b494:	f7f4 fef8 	bl	8000288 <__aeabi_dsub>
 800b498:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b49a:	3330      	adds	r3, #48	; 0x30
 800b49c:	f805 3b01 	strb.w	r3, [r5], #1
 800b4a0:	9b02      	ldr	r3, [sp, #8]
 800b4a2:	429d      	cmp	r5, r3
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	460f      	mov	r7, r1
 800b4a8:	f04f 0200 	mov.w	r2, #0
 800b4ac:	d134      	bne.n	800b518 <_dtoa_r+0x660>
 800b4ae:	4b19      	ldr	r3, [pc, #100]	; (800b514 <_dtoa_r+0x65c>)
 800b4b0:	ec51 0b18 	vmov	r0, r1, d8
 800b4b4:	f7f4 feea 	bl	800028c <__adddf3>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	460b      	mov	r3, r1
 800b4bc:	4630      	mov	r0, r6
 800b4be:	4639      	mov	r1, r7
 800b4c0:	f7f5 fb2a 	bl	8000b18 <__aeabi_dcmpgt>
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	d175      	bne.n	800b5b4 <_dtoa_r+0x6fc>
 800b4c8:	ec53 2b18 	vmov	r2, r3, d8
 800b4cc:	4911      	ldr	r1, [pc, #68]	; (800b514 <_dtoa_r+0x65c>)
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	f7f4 feda 	bl	8000288 <__aeabi_dsub>
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	460b      	mov	r3, r1
 800b4d8:	4630      	mov	r0, r6
 800b4da:	4639      	mov	r1, r7
 800b4dc:	f7f5 fafe 	bl	8000adc <__aeabi_dcmplt>
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	f43f af27 	beq.w	800b334 <_dtoa_r+0x47c>
 800b4e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4e8:	1e6b      	subs	r3, r5, #1
 800b4ea:	930c      	str	r3, [sp, #48]	; 0x30
 800b4ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b4f0:	2b30      	cmp	r3, #48	; 0x30
 800b4f2:	d0f8      	beq.n	800b4e6 <_dtoa_r+0x62e>
 800b4f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b4f8:	e04a      	b.n	800b590 <_dtoa_r+0x6d8>
 800b4fa:	bf00      	nop
 800b4fc:	080153c0 	.word	0x080153c0
 800b500:	08015398 	.word	0x08015398
 800b504:	3ff00000 	.word	0x3ff00000
 800b508:	40240000 	.word	0x40240000
 800b50c:	401c0000 	.word	0x401c0000
 800b510:	40140000 	.word	0x40140000
 800b514:	3fe00000 	.word	0x3fe00000
 800b518:	4baf      	ldr	r3, [pc, #700]	; (800b7d8 <_dtoa_r+0x920>)
 800b51a:	f7f5 f86d 	bl	80005f8 <__aeabi_dmul>
 800b51e:	4606      	mov	r6, r0
 800b520:	460f      	mov	r7, r1
 800b522:	e7ac      	b.n	800b47e <_dtoa_r+0x5c6>
 800b524:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b528:	9d00      	ldr	r5, [sp, #0]
 800b52a:	4642      	mov	r2, r8
 800b52c:	464b      	mov	r3, r9
 800b52e:	4630      	mov	r0, r6
 800b530:	4639      	mov	r1, r7
 800b532:	f7f5 f98b 	bl	800084c <__aeabi_ddiv>
 800b536:	f7f5 fb0f 	bl	8000b58 <__aeabi_d2iz>
 800b53a:	9002      	str	r0, [sp, #8]
 800b53c:	f7f4 fff2 	bl	8000524 <__aeabi_i2d>
 800b540:	4642      	mov	r2, r8
 800b542:	464b      	mov	r3, r9
 800b544:	f7f5 f858 	bl	80005f8 <__aeabi_dmul>
 800b548:	4602      	mov	r2, r0
 800b54a:	460b      	mov	r3, r1
 800b54c:	4630      	mov	r0, r6
 800b54e:	4639      	mov	r1, r7
 800b550:	f7f4 fe9a 	bl	8000288 <__aeabi_dsub>
 800b554:	9e02      	ldr	r6, [sp, #8]
 800b556:	9f01      	ldr	r7, [sp, #4]
 800b558:	3630      	adds	r6, #48	; 0x30
 800b55a:	f805 6b01 	strb.w	r6, [r5], #1
 800b55e:	9e00      	ldr	r6, [sp, #0]
 800b560:	1bae      	subs	r6, r5, r6
 800b562:	42b7      	cmp	r7, r6
 800b564:	4602      	mov	r2, r0
 800b566:	460b      	mov	r3, r1
 800b568:	d137      	bne.n	800b5da <_dtoa_r+0x722>
 800b56a:	f7f4 fe8f 	bl	800028c <__adddf3>
 800b56e:	4642      	mov	r2, r8
 800b570:	464b      	mov	r3, r9
 800b572:	4606      	mov	r6, r0
 800b574:	460f      	mov	r7, r1
 800b576:	f7f5 facf 	bl	8000b18 <__aeabi_dcmpgt>
 800b57a:	b9c8      	cbnz	r0, 800b5b0 <_dtoa_r+0x6f8>
 800b57c:	4642      	mov	r2, r8
 800b57e:	464b      	mov	r3, r9
 800b580:	4630      	mov	r0, r6
 800b582:	4639      	mov	r1, r7
 800b584:	f7f5 faa0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b588:	b110      	cbz	r0, 800b590 <_dtoa_r+0x6d8>
 800b58a:	9b02      	ldr	r3, [sp, #8]
 800b58c:	07d9      	lsls	r1, r3, #31
 800b58e:	d40f      	bmi.n	800b5b0 <_dtoa_r+0x6f8>
 800b590:	4620      	mov	r0, r4
 800b592:	4659      	mov	r1, fp
 800b594:	f000 fad6 	bl	800bb44 <_Bfree>
 800b598:	2300      	movs	r3, #0
 800b59a:	702b      	strb	r3, [r5, #0]
 800b59c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b59e:	f10a 0001 	add.w	r0, sl, #1
 800b5a2:	6018      	str	r0, [r3, #0]
 800b5a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	f43f acd8 	beq.w	800af5c <_dtoa_r+0xa4>
 800b5ac:	601d      	str	r5, [r3, #0]
 800b5ae:	e4d5      	b.n	800af5c <_dtoa_r+0xa4>
 800b5b0:	f8cd a01c 	str.w	sl, [sp, #28]
 800b5b4:	462b      	mov	r3, r5
 800b5b6:	461d      	mov	r5, r3
 800b5b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5bc:	2a39      	cmp	r2, #57	; 0x39
 800b5be:	d108      	bne.n	800b5d2 <_dtoa_r+0x71a>
 800b5c0:	9a00      	ldr	r2, [sp, #0]
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d1f7      	bne.n	800b5b6 <_dtoa_r+0x6fe>
 800b5c6:	9a07      	ldr	r2, [sp, #28]
 800b5c8:	9900      	ldr	r1, [sp, #0]
 800b5ca:	3201      	adds	r2, #1
 800b5cc:	9207      	str	r2, [sp, #28]
 800b5ce:	2230      	movs	r2, #48	; 0x30
 800b5d0:	700a      	strb	r2, [r1, #0]
 800b5d2:	781a      	ldrb	r2, [r3, #0]
 800b5d4:	3201      	adds	r2, #1
 800b5d6:	701a      	strb	r2, [r3, #0]
 800b5d8:	e78c      	b.n	800b4f4 <_dtoa_r+0x63c>
 800b5da:	4b7f      	ldr	r3, [pc, #508]	; (800b7d8 <_dtoa_r+0x920>)
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f7f5 f80b 	bl	80005f8 <__aeabi_dmul>
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	4606      	mov	r6, r0
 800b5e8:	460f      	mov	r7, r1
 800b5ea:	f7f5 fa6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	d09b      	beq.n	800b52a <_dtoa_r+0x672>
 800b5f2:	e7cd      	b.n	800b590 <_dtoa_r+0x6d8>
 800b5f4:	9a08      	ldr	r2, [sp, #32]
 800b5f6:	2a00      	cmp	r2, #0
 800b5f8:	f000 80c4 	beq.w	800b784 <_dtoa_r+0x8cc>
 800b5fc:	9a05      	ldr	r2, [sp, #20]
 800b5fe:	2a01      	cmp	r2, #1
 800b600:	f300 80a8 	bgt.w	800b754 <_dtoa_r+0x89c>
 800b604:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b606:	2a00      	cmp	r2, #0
 800b608:	f000 80a0 	beq.w	800b74c <_dtoa_r+0x894>
 800b60c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b610:	9e06      	ldr	r6, [sp, #24]
 800b612:	4645      	mov	r5, r8
 800b614:	9a04      	ldr	r2, [sp, #16]
 800b616:	2101      	movs	r1, #1
 800b618:	441a      	add	r2, r3
 800b61a:	4620      	mov	r0, r4
 800b61c:	4498      	add	r8, r3
 800b61e:	9204      	str	r2, [sp, #16]
 800b620:	f000 fb4c 	bl	800bcbc <__i2b>
 800b624:	4607      	mov	r7, r0
 800b626:	2d00      	cmp	r5, #0
 800b628:	dd0b      	ble.n	800b642 <_dtoa_r+0x78a>
 800b62a:	9b04      	ldr	r3, [sp, #16]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	dd08      	ble.n	800b642 <_dtoa_r+0x78a>
 800b630:	42ab      	cmp	r3, r5
 800b632:	9a04      	ldr	r2, [sp, #16]
 800b634:	bfa8      	it	ge
 800b636:	462b      	movge	r3, r5
 800b638:	eba8 0803 	sub.w	r8, r8, r3
 800b63c:	1aed      	subs	r5, r5, r3
 800b63e:	1ad3      	subs	r3, r2, r3
 800b640:	9304      	str	r3, [sp, #16]
 800b642:	9b06      	ldr	r3, [sp, #24]
 800b644:	b1fb      	cbz	r3, 800b686 <_dtoa_r+0x7ce>
 800b646:	9b08      	ldr	r3, [sp, #32]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	f000 809f 	beq.w	800b78c <_dtoa_r+0x8d4>
 800b64e:	2e00      	cmp	r6, #0
 800b650:	dd11      	ble.n	800b676 <_dtoa_r+0x7be>
 800b652:	4639      	mov	r1, r7
 800b654:	4632      	mov	r2, r6
 800b656:	4620      	mov	r0, r4
 800b658:	f000 fbec 	bl	800be34 <__pow5mult>
 800b65c:	465a      	mov	r2, fp
 800b65e:	4601      	mov	r1, r0
 800b660:	4607      	mov	r7, r0
 800b662:	4620      	mov	r0, r4
 800b664:	f000 fb40 	bl	800bce8 <__multiply>
 800b668:	4659      	mov	r1, fp
 800b66a:	9007      	str	r0, [sp, #28]
 800b66c:	4620      	mov	r0, r4
 800b66e:	f000 fa69 	bl	800bb44 <_Bfree>
 800b672:	9b07      	ldr	r3, [sp, #28]
 800b674:	469b      	mov	fp, r3
 800b676:	9b06      	ldr	r3, [sp, #24]
 800b678:	1b9a      	subs	r2, r3, r6
 800b67a:	d004      	beq.n	800b686 <_dtoa_r+0x7ce>
 800b67c:	4659      	mov	r1, fp
 800b67e:	4620      	mov	r0, r4
 800b680:	f000 fbd8 	bl	800be34 <__pow5mult>
 800b684:	4683      	mov	fp, r0
 800b686:	2101      	movs	r1, #1
 800b688:	4620      	mov	r0, r4
 800b68a:	f000 fb17 	bl	800bcbc <__i2b>
 800b68e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b690:	2b00      	cmp	r3, #0
 800b692:	4606      	mov	r6, r0
 800b694:	dd7c      	ble.n	800b790 <_dtoa_r+0x8d8>
 800b696:	461a      	mov	r2, r3
 800b698:	4601      	mov	r1, r0
 800b69a:	4620      	mov	r0, r4
 800b69c:	f000 fbca 	bl	800be34 <__pow5mult>
 800b6a0:	9b05      	ldr	r3, [sp, #20]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	4606      	mov	r6, r0
 800b6a6:	dd76      	ble.n	800b796 <_dtoa_r+0x8de>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	9306      	str	r3, [sp, #24]
 800b6ac:	6933      	ldr	r3, [r6, #16]
 800b6ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b6b2:	6918      	ldr	r0, [r3, #16]
 800b6b4:	f000 fab2 	bl	800bc1c <__hi0bits>
 800b6b8:	f1c0 0020 	rsb	r0, r0, #32
 800b6bc:	9b04      	ldr	r3, [sp, #16]
 800b6be:	4418      	add	r0, r3
 800b6c0:	f010 001f 	ands.w	r0, r0, #31
 800b6c4:	f000 8086 	beq.w	800b7d4 <_dtoa_r+0x91c>
 800b6c8:	f1c0 0320 	rsb	r3, r0, #32
 800b6cc:	2b04      	cmp	r3, #4
 800b6ce:	dd7f      	ble.n	800b7d0 <_dtoa_r+0x918>
 800b6d0:	f1c0 001c 	rsb	r0, r0, #28
 800b6d4:	9b04      	ldr	r3, [sp, #16]
 800b6d6:	4403      	add	r3, r0
 800b6d8:	4480      	add	r8, r0
 800b6da:	4405      	add	r5, r0
 800b6dc:	9304      	str	r3, [sp, #16]
 800b6de:	f1b8 0f00 	cmp.w	r8, #0
 800b6e2:	dd05      	ble.n	800b6f0 <_dtoa_r+0x838>
 800b6e4:	4659      	mov	r1, fp
 800b6e6:	4642      	mov	r2, r8
 800b6e8:	4620      	mov	r0, r4
 800b6ea:	f000 fbfd 	bl	800bee8 <__lshift>
 800b6ee:	4683      	mov	fp, r0
 800b6f0:	9b04      	ldr	r3, [sp, #16]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	dd05      	ble.n	800b702 <_dtoa_r+0x84a>
 800b6f6:	4631      	mov	r1, r6
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4620      	mov	r0, r4
 800b6fc:	f000 fbf4 	bl	800bee8 <__lshift>
 800b700:	4606      	mov	r6, r0
 800b702:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b704:	2b00      	cmp	r3, #0
 800b706:	d069      	beq.n	800b7dc <_dtoa_r+0x924>
 800b708:	4631      	mov	r1, r6
 800b70a:	4658      	mov	r0, fp
 800b70c:	f000 fc58 	bl	800bfc0 <__mcmp>
 800b710:	2800      	cmp	r0, #0
 800b712:	da63      	bge.n	800b7dc <_dtoa_r+0x924>
 800b714:	2300      	movs	r3, #0
 800b716:	4659      	mov	r1, fp
 800b718:	220a      	movs	r2, #10
 800b71a:	4620      	mov	r0, r4
 800b71c:	f000 fa34 	bl	800bb88 <__multadd>
 800b720:	9b08      	ldr	r3, [sp, #32]
 800b722:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b726:	4683      	mov	fp, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	f000 818f 	beq.w	800ba4c <_dtoa_r+0xb94>
 800b72e:	4639      	mov	r1, r7
 800b730:	2300      	movs	r3, #0
 800b732:	220a      	movs	r2, #10
 800b734:	4620      	mov	r0, r4
 800b736:	f000 fa27 	bl	800bb88 <__multadd>
 800b73a:	f1b9 0f00 	cmp.w	r9, #0
 800b73e:	4607      	mov	r7, r0
 800b740:	f300 808e 	bgt.w	800b860 <_dtoa_r+0x9a8>
 800b744:	9b05      	ldr	r3, [sp, #20]
 800b746:	2b02      	cmp	r3, #2
 800b748:	dc50      	bgt.n	800b7ec <_dtoa_r+0x934>
 800b74a:	e089      	b.n	800b860 <_dtoa_r+0x9a8>
 800b74c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b74e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b752:	e75d      	b.n	800b610 <_dtoa_r+0x758>
 800b754:	9b01      	ldr	r3, [sp, #4]
 800b756:	1e5e      	subs	r6, r3, #1
 800b758:	9b06      	ldr	r3, [sp, #24]
 800b75a:	42b3      	cmp	r3, r6
 800b75c:	bfbf      	itttt	lt
 800b75e:	9b06      	ldrlt	r3, [sp, #24]
 800b760:	9606      	strlt	r6, [sp, #24]
 800b762:	1af2      	sublt	r2, r6, r3
 800b764:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b766:	bfb6      	itet	lt
 800b768:	189b      	addlt	r3, r3, r2
 800b76a:	1b9e      	subge	r6, r3, r6
 800b76c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b76e:	9b01      	ldr	r3, [sp, #4]
 800b770:	bfb8      	it	lt
 800b772:	2600      	movlt	r6, #0
 800b774:	2b00      	cmp	r3, #0
 800b776:	bfb5      	itete	lt
 800b778:	eba8 0503 	sublt.w	r5, r8, r3
 800b77c:	9b01      	ldrge	r3, [sp, #4]
 800b77e:	2300      	movlt	r3, #0
 800b780:	4645      	movge	r5, r8
 800b782:	e747      	b.n	800b614 <_dtoa_r+0x75c>
 800b784:	9e06      	ldr	r6, [sp, #24]
 800b786:	9f08      	ldr	r7, [sp, #32]
 800b788:	4645      	mov	r5, r8
 800b78a:	e74c      	b.n	800b626 <_dtoa_r+0x76e>
 800b78c:	9a06      	ldr	r2, [sp, #24]
 800b78e:	e775      	b.n	800b67c <_dtoa_r+0x7c4>
 800b790:	9b05      	ldr	r3, [sp, #20]
 800b792:	2b01      	cmp	r3, #1
 800b794:	dc18      	bgt.n	800b7c8 <_dtoa_r+0x910>
 800b796:	9b02      	ldr	r3, [sp, #8]
 800b798:	b9b3      	cbnz	r3, 800b7c8 <_dtoa_r+0x910>
 800b79a:	9b03      	ldr	r3, [sp, #12]
 800b79c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7a0:	b9a3      	cbnz	r3, 800b7cc <_dtoa_r+0x914>
 800b7a2:	9b03      	ldr	r3, [sp, #12]
 800b7a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b7a8:	0d1b      	lsrs	r3, r3, #20
 800b7aa:	051b      	lsls	r3, r3, #20
 800b7ac:	b12b      	cbz	r3, 800b7ba <_dtoa_r+0x902>
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	9304      	str	r3, [sp, #16]
 800b7b4:	f108 0801 	add.w	r8, r8, #1
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	9306      	str	r3, [sp, #24]
 800b7bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	f47f af74 	bne.w	800b6ac <_dtoa_r+0x7f4>
 800b7c4:	2001      	movs	r0, #1
 800b7c6:	e779      	b.n	800b6bc <_dtoa_r+0x804>
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	e7f6      	b.n	800b7ba <_dtoa_r+0x902>
 800b7cc:	9b02      	ldr	r3, [sp, #8]
 800b7ce:	e7f4      	b.n	800b7ba <_dtoa_r+0x902>
 800b7d0:	d085      	beq.n	800b6de <_dtoa_r+0x826>
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	301c      	adds	r0, #28
 800b7d6:	e77d      	b.n	800b6d4 <_dtoa_r+0x81c>
 800b7d8:	40240000 	.word	0x40240000
 800b7dc:	9b01      	ldr	r3, [sp, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	dc38      	bgt.n	800b854 <_dtoa_r+0x99c>
 800b7e2:	9b05      	ldr	r3, [sp, #20]
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	dd35      	ble.n	800b854 <_dtoa_r+0x99c>
 800b7e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b7ec:	f1b9 0f00 	cmp.w	r9, #0
 800b7f0:	d10d      	bne.n	800b80e <_dtoa_r+0x956>
 800b7f2:	4631      	mov	r1, r6
 800b7f4:	464b      	mov	r3, r9
 800b7f6:	2205      	movs	r2, #5
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f000 f9c5 	bl	800bb88 <__multadd>
 800b7fe:	4601      	mov	r1, r0
 800b800:	4606      	mov	r6, r0
 800b802:	4658      	mov	r0, fp
 800b804:	f000 fbdc 	bl	800bfc0 <__mcmp>
 800b808:	2800      	cmp	r0, #0
 800b80a:	f73f adbd 	bgt.w	800b388 <_dtoa_r+0x4d0>
 800b80e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b810:	9d00      	ldr	r5, [sp, #0]
 800b812:	ea6f 0a03 	mvn.w	sl, r3
 800b816:	f04f 0800 	mov.w	r8, #0
 800b81a:	4631      	mov	r1, r6
 800b81c:	4620      	mov	r0, r4
 800b81e:	f000 f991 	bl	800bb44 <_Bfree>
 800b822:	2f00      	cmp	r7, #0
 800b824:	f43f aeb4 	beq.w	800b590 <_dtoa_r+0x6d8>
 800b828:	f1b8 0f00 	cmp.w	r8, #0
 800b82c:	d005      	beq.n	800b83a <_dtoa_r+0x982>
 800b82e:	45b8      	cmp	r8, r7
 800b830:	d003      	beq.n	800b83a <_dtoa_r+0x982>
 800b832:	4641      	mov	r1, r8
 800b834:	4620      	mov	r0, r4
 800b836:	f000 f985 	bl	800bb44 <_Bfree>
 800b83a:	4639      	mov	r1, r7
 800b83c:	4620      	mov	r0, r4
 800b83e:	f000 f981 	bl	800bb44 <_Bfree>
 800b842:	e6a5      	b.n	800b590 <_dtoa_r+0x6d8>
 800b844:	2600      	movs	r6, #0
 800b846:	4637      	mov	r7, r6
 800b848:	e7e1      	b.n	800b80e <_dtoa_r+0x956>
 800b84a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b84c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b850:	4637      	mov	r7, r6
 800b852:	e599      	b.n	800b388 <_dtoa_r+0x4d0>
 800b854:	9b08      	ldr	r3, [sp, #32]
 800b856:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f000 80fd 	beq.w	800ba5a <_dtoa_r+0xba2>
 800b860:	2d00      	cmp	r5, #0
 800b862:	dd05      	ble.n	800b870 <_dtoa_r+0x9b8>
 800b864:	4639      	mov	r1, r7
 800b866:	462a      	mov	r2, r5
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fb3d 	bl	800bee8 <__lshift>
 800b86e:	4607      	mov	r7, r0
 800b870:	9b06      	ldr	r3, [sp, #24]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d05c      	beq.n	800b930 <_dtoa_r+0xa78>
 800b876:	6879      	ldr	r1, [r7, #4]
 800b878:	4620      	mov	r0, r4
 800b87a:	f000 f923 	bl	800bac4 <_Balloc>
 800b87e:	4605      	mov	r5, r0
 800b880:	b928      	cbnz	r0, 800b88e <_dtoa_r+0x9d6>
 800b882:	4b80      	ldr	r3, [pc, #512]	; (800ba84 <_dtoa_r+0xbcc>)
 800b884:	4602      	mov	r2, r0
 800b886:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b88a:	f7ff bb2e 	b.w	800aeea <_dtoa_r+0x32>
 800b88e:	693a      	ldr	r2, [r7, #16]
 800b890:	3202      	adds	r2, #2
 800b892:	0092      	lsls	r2, r2, #2
 800b894:	f107 010c 	add.w	r1, r7, #12
 800b898:	300c      	adds	r0, #12
 800b89a:	f000 f905 	bl	800baa8 <memcpy>
 800b89e:	2201      	movs	r2, #1
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	f000 fb20 	bl	800bee8 <__lshift>
 800b8a8:	9b00      	ldr	r3, [sp, #0]
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	9301      	str	r3, [sp, #4]
 800b8ae:	9b00      	ldr	r3, [sp, #0]
 800b8b0:	444b      	add	r3, r9
 800b8b2:	9307      	str	r3, [sp, #28]
 800b8b4:	9b02      	ldr	r3, [sp, #8]
 800b8b6:	f003 0301 	and.w	r3, r3, #1
 800b8ba:	46b8      	mov	r8, r7
 800b8bc:	9306      	str	r3, [sp, #24]
 800b8be:	4607      	mov	r7, r0
 800b8c0:	9b01      	ldr	r3, [sp, #4]
 800b8c2:	4631      	mov	r1, r6
 800b8c4:	3b01      	subs	r3, #1
 800b8c6:	4658      	mov	r0, fp
 800b8c8:	9302      	str	r3, [sp, #8]
 800b8ca:	f7ff fa69 	bl	800ada0 <quorem>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	3330      	adds	r3, #48	; 0x30
 800b8d2:	9004      	str	r0, [sp, #16]
 800b8d4:	4641      	mov	r1, r8
 800b8d6:	4658      	mov	r0, fp
 800b8d8:	9308      	str	r3, [sp, #32]
 800b8da:	f000 fb71 	bl	800bfc0 <__mcmp>
 800b8de:	463a      	mov	r2, r7
 800b8e0:	4681      	mov	r9, r0
 800b8e2:	4631      	mov	r1, r6
 800b8e4:	4620      	mov	r0, r4
 800b8e6:	f000 fb87 	bl	800bff8 <__mdiff>
 800b8ea:	68c2      	ldr	r2, [r0, #12]
 800b8ec:	9b08      	ldr	r3, [sp, #32]
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	bb02      	cbnz	r2, 800b934 <_dtoa_r+0xa7c>
 800b8f2:	4601      	mov	r1, r0
 800b8f4:	4658      	mov	r0, fp
 800b8f6:	f000 fb63 	bl	800bfc0 <__mcmp>
 800b8fa:	9b08      	ldr	r3, [sp, #32]
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	4629      	mov	r1, r5
 800b900:	4620      	mov	r0, r4
 800b902:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b906:	f000 f91d 	bl	800bb44 <_Bfree>
 800b90a:	9b05      	ldr	r3, [sp, #20]
 800b90c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b90e:	9d01      	ldr	r5, [sp, #4]
 800b910:	ea43 0102 	orr.w	r1, r3, r2
 800b914:	9b06      	ldr	r3, [sp, #24]
 800b916:	430b      	orrs	r3, r1
 800b918:	9b08      	ldr	r3, [sp, #32]
 800b91a:	d10d      	bne.n	800b938 <_dtoa_r+0xa80>
 800b91c:	2b39      	cmp	r3, #57	; 0x39
 800b91e:	d029      	beq.n	800b974 <_dtoa_r+0xabc>
 800b920:	f1b9 0f00 	cmp.w	r9, #0
 800b924:	dd01      	ble.n	800b92a <_dtoa_r+0xa72>
 800b926:	9b04      	ldr	r3, [sp, #16]
 800b928:	3331      	adds	r3, #49	; 0x31
 800b92a:	9a02      	ldr	r2, [sp, #8]
 800b92c:	7013      	strb	r3, [r2, #0]
 800b92e:	e774      	b.n	800b81a <_dtoa_r+0x962>
 800b930:	4638      	mov	r0, r7
 800b932:	e7b9      	b.n	800b8a8 <_dtoa_r+0x9f0>
 800b934:	2201      	movs	r2, #1
 800b936:	e7e2      	b.n	800b8fe <_dtoa_r+0xa46>
 800b938:	f1b9 0f00 	cmp.w	r9, #0
 800b93c:	db06      	blt.n	800b94c <_dtoa_r+0xa94>
 800b93e:	9905      	ldr	r1, [sp, #20]
 800b940:	ea41 0909 	orr.w	r9, r1, r9
 800b944:	9906      	ldr	r1, [sp, #24]
 800b946:	ea59 0101 	orrs.w	r1, r9, r1
 800b94a:	d120      	bne.n	800b98e <_dtoa_r+0xad6>
 800b94c:	2a00      	cmp	r2, #0
 800b94e:	ddec      	ble.n	800b92a <_dtoa_r+0xa72>
 800b950:	4659      	mov	r1, fp
 800b952:	2201      	movs	r2, #1
 800b954:	4620      	mov	r0, r4
 800b956:	9301      	str	r3, [sp, #4]
 800b958:	f000 fac6 	bl	800bee8 <__lshift>
 800b95c:	4631      	mov	r1, r6
 800b95e:	4683      	mov	fp, r0
 800b960:	f000 fb2e 	bl	800bfc0 <__mcmp>
 800b964:	2800      	cmp	r0, #0
 800b966:	9b01      	ldr	r3, [sp, #4]
 800b968:	dc02      	bgt.n	800b970 <_dtoa_r+0xab8>
 800b96a:	d1de      	bne.n	800b92a <_dtoa_r+0xa72>
 800b96c:	07da      	lsls	r2, r3, #31
 800b96e:	d5dc      	bpl.n	800b92a <_dtoa_r+0xa72>
 800b970:	2b39      	cmp	r3, #57	; 0x39
 800b972:	d1d8      	bne.n	800b926 <_dtoa_r+0xa6e>
 800b974:	9a02      	ldr	r2, [sp, #8]
 800b976:	2339      	movs	r3, #57	; 0x39
 800b978:	7013      	strb	r3, [r2, #0]
 800b97a:	462b      	mov	r3, r5
 800b97c:	461d      	mov	r5, r3
 800b97e:	3b01      	subs	r3, #1
 800b980:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b984:	2a39      	cmp	r2, #57	; 0x39
 800b986:	d050      	beq.n	800ba2a <_dtoa_r+0xb72>
 800b988:	3201      	adds	r2, #1
 800b98a:	701a      	strb	r2, [r3, #0]
 800b98c:	e745      	b.n	800b81a <_dtoa_r+0x962>
 800b98e:	2a00      	cmp	r2, #0
 800b990:	dd03      	ble.n	800b99a <_dtoa_r+0xae2>
 800b992:	2b39      	cmp	r3, #57	; 0x39
 800b994:	d0ee      	beq.n	800b974 <_dtoa_r+0xabc>
 800b996:	3301      	adds	r3, #1
 800b998:	e7c7      	b.n	800b92a <_dtoa_r+0xa72>
 800b99a:	9a01      	ldr	r2, [sp, #4]
 800b99c:	9907      	ldr	r1, [sp, #28]
 800b99e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b9a2:	428a      	cmp	r2, r1
 800b9a4:	d02a      	beq.n	800b9fc <_dtoa_r+0xb44>
 800b9a6:	4659      	mov	r1, fp
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	220a      	movs	r2, #10
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f000 f8eb 	bl	800bb88 <__multadd>
 800b9b2:	45b8      	cmp	r8, r7
 800b9b4:	4683      	mov	fp, r0
 800b9b6:	f04f 0300 	mov.w	r3, #0
 800b9ba:	f04f 020a 	mov.w	r2, #10
 800b9be:	4641      	mov	r1, r8
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	d107      	bne.n	800b9d4 <_dtoa_r+0xb1c>
 800b9c4:	f000 f8e0 	bl	800bb88 <__multadd>
 800b9c8:	4680      	mov	r8, r0
 800b9ca:	4607      	mov	r7, r0
 800b9cc:	9b01      	ldr	r3, [sp, #4]
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	9301      	str	r3, [sp, #4]
 800b9d2:	e775      	b.n	800b8c0 <_dtoa_r+0xa08>
 800b9d4:	f000 f8d8 	bl	800bb88 <__multadd>
 800b9d8:	4639      	mov	r1, r7
 800b9da:	4680      	mov	r8, r0
 800b9dc:	2300      	movs	r3, #0
 800b9de:	220a      	movs	r2, #10
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	f000 f8d1 	bl	800bb88 <__multadd>
 800b9e6:	4607      	mov	r7, r0
 800b9e8:	e7f0      	b.n	800b9cc <_dtoa_r+0xb14>
 800b9ea:	f1b9 0f00 	cmp.w	r9, #0
 800b9ee:	9a00      	ldr	r2, [sp, #0]
 800b9f0:	bfcc      	ite	gt
 800b9f2:	464d      	movgt	r5, r9
 800b9f4:	2501      	movle	r5, #1
 800b9f6:	4415      	add	r5, r2
 800b9f8:	f04f 0800 	mov.w	r8, #0
 800b9fc:	4659      	mov	r1, fp
 800b9fe:	2201      	movs	r2, #1
 800ba00:	4620      	mov	r0, r4
 800ba02:	9301      	str	r3, [sp, #4]
 800ba04:	f000 fa70 	bl	800bee8 <__lshift>
 800ba08:	4631      	mov	r1, r6
 800ba0a:	4683      	mov	fp, r0
 800ba0c:	f000 fad8 	bl	800bfc0 <__mcmp>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	dcb2      	bgt.n	800b97a <_dtoa_r+0xac2>
 800ba14:	d102      	bne.n	800ba1c <_dtoa_r+0xb64>
 800ba16:	9b01      	ldr	r3, [sp, #4]
 800ba18:	07db      	lsls	r3, r3, #31
 800ba1a:	d4ae      	bmi.n	800b97a <_dtoa_r+0xac2>
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	461d      	mov	r5, r3
 800ba20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba24:	2a30      	cmp	r2, #48	; 0x30
 800ba26:	d0fa      	beq.n	800ba1e <_dtoa_r+0xb66>
 800ba28:	e6f7      	b.n	800b81a <_dtoa_r+0x962>
 800ba2a:	9a00      	ldr	r2, [sp, #0]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d1a5      	bne.n	800b97c <_dtoa_r+0xac4>
 800ba30:	f10a 0a01 	add.w	sl, sl, #1
 800ba34:	2331      	movs	r3, #49	; 0x31
 800ba36:	e779      	b.n	800b92c <_dtoa_r+0xa74>
 800ba38:	4b13      	ldr	r3, [pc, #76]	; (800ba88 <_dtoa_r+0xbd0>)
 800ba3a:	f7ff baaf 	b.w	800af9c <_dtoa_r+0xe4>
 800ba3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	f47f aa86 	bne.w	800af52 <_dtoa_r+0x9a>
 800ba46:	4b11      	ldr	r3, [pc, #68]	; (800ba8c <_dtoa_r+0xbd4>)
 800ba48:	f7ff baa8 	b.w	800af9c <_dtoa_r+0xe4>
 800ba4c:	f1b9 0f00 	cmp.w	r9, #0
 800ba50:	dc03      	bgt.n	800ba5a <_dtoa_r+0xba2>
 800ba52:	9b05      	ldr	r3, [sp, #20]
 800ba54:	2b02      	cmp	r3, #2
 800ba56:	f73f aec9 	bgt.w	800b7ec <_dtoa_r+0x934>
 800ba5a:	9d00      	ldr	r5, [sp, #0]
 800ba5c:	4631      	mov	r1, r6
 800ba5e:	4658      	mov	r0, fp
 800ba60:	f7ff f99e 	bl	800ada0 <quorem>
 800ba64:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ba68:	f805 3b01 	strb.w	r3, [r5], #1
 800ba6c:	9a00      	ldr	r2, [sp, #0]
 800ba6e:	1aaa      	subs	r2, r5, r2
 800ba70:	4591      	cmp	r9, r2
 800ba72:	ddba      	ble.n	800b9ea <_dtoa_r+0xb32>
 800ba74:	4659      	mov	r1, fp
 800ba76:	2300      	movs	r3, #0
 800ba78:	220a      	movs	r2, #10
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	f000 f884 	bl	800bb88 <__multadd>
 800ba80:	4683      	mov	fp, r0
 800ba82:	e7eb      	b.n	800ba5c <_dtoa_r+0xba4>
 800ba84:	08015323 	.word	0x08015323
 800ba88:	0801527c 	.word	0x0801527c
 800ba8c:	080152a0 	.word	0x080152a0

0800ba90 <_localeconv_r>:
 800ba90:	4800      	ldr	r0, [pc, #0]	; (800ba94 <_localeconv_r+0x4>)
 800ba92:	4770      	bx	lr
 800ba94:	20000164 	.word	0x20000164

0800ba98 <malloc>:
 800ba98:	4b02      	ldr	r3, [pc, #8]	; (800baa4 <malloc+0xc>)
 800ba9a:	4601      	mov	r1, r0
 800ba9c:	6818      	ldr	r0, [r3, #0]
 800ba9e:	f000 bbef 	b.w	800c280 <_malloc_r>
 800baa2:	bf00      	nop
 800baa4:	20000010 	.word	0x20000010

0800baa8 <memcpy>:
 800baa8:	440a      	add	r2, r1
 800baaa:	4291      	cmp	r1, r2
 800baac:	f100 33ff 	add.w	r3, r0, #4294967295
 800bab0:	d100      	bne.n	800bab4 <memcpy+0xc>
 800bab2:	4770      	bx	lr
 800bab4:	b510      	push	{r4, lr}
 800bab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800baba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800babe:	4291      	cmp	r1, r2
 800bac0:	d1f9      	bne.n	800bab6 <memcpy+0xe>
 800bac2:	bd10      	pop	{r4, pc}

0800bac4 <_Balloc>:
 800bac4:	b570      	push	{r4, r5, r6, lr}
 800bac6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bac8:	4604      	mov	r4, r0
 800baca:	460d      	mov	r5, r1
 800bacc:	b976      	cbnz	r6, 800baec <_Balloc+0x28>
 800bace:	2010      	movs	r0, #16
 800bad0:	f7ff ffe2 	bl	800ba98 <malloc>
 800bad4:	4602      	mov	r2, r0
 800bad6:	6260      	str	r0, [r4, #36]	; 0x24
 800bad8:	b920      	cbnz	r0, 800bae4 <_Balloc+0x20>
 800bada:	4b18      	ldr	r3, [pc, #96]	; (800bb3c <_Balloc+0x78>)
 800badc:	4818      	ldr	r0, [pc, #96]	; (800bb40 <_Balloc+0x7c>)
 800bade:	2166      	movs	r1, #102	; 0x66
 800bae0:	f000 fd94 	bl	800c60c <__assert_func>
 800bae4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bae8:	6006      	str	r6, [r0, #0]
 800baea:	60c6      	str	r6, [r0, #12]
 800baec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800baee:	68f3      	ldr	r3, [r6, #12]
 800baf0:	b183      	cbz	r3, 800bb14 <_Balloc+0x50>
 800baf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bafa:	b9b8      	cbnz	r0, 800bb2c <_Balloc+0x68>
 800bafc:	2101      	movs	r1, #1
 800bafe:	fa01 f605 	lsl.w	r6, r1, r5
 800bb02:	1d72      	adds	r2, r6, #5
 800bb04:	0092      	lsls	r2, r2, #2
 800bb06:	4620      	mov	r0, r4
 800bb08:	f000 fb5a 	bl	800c1c0 <_calloc_r>
 800bb0c:	b160      	cbz	r0, 800bb28 <_Balloc+0x64>
 800bb0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bb12:	e00e      	b.n	800bb32 <_Balloc+0x6e>
 800bb14:	2221      	movs	r2, #33	; 0x21
 800bb16:	2104      	movs	r1, #4
 800bb18:	4620      	mov	r0, r4
 800bb1a:	f000 fb51 	bl	800c1c0 <_calloc_r>
 800bb1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb20:	60f0      	str	r0, [r6, #12]
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d1e4      	bne.n	800baf2 <_Balloc+0x2e>
 800bb28:	2000      	movs	r0, #0
 800bb2a:	bd70      	pop	{r4, r5, r6, pc}
 800bb2c:	6802      	ldr	r2, [r0, #0]
 800bb2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bb32:	2300      	movs	r3, #0
 800bb34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb38:	e7f7      	b.n	800bb2a <_Balloc+0x66>
 800bb3a:	bf00      	nop
 800bb3c:	080152ad 	.word	0x080152ad
 800bb40:	08015334 	.word	0x08015334

0800bb44 <_Bfree>:
 800bb44:	b570      	push	{r4, r5, r6, lr}
 800bb46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bb48:	4605      	mov	r5, r0
 800bb4a:	460c      	mov	r4, r1
 800bb4c:	b976      	cbnz	r6, 800bb6c <_Bfree+0x28>
 800bb4e:	2010      	movs	r0, #16
 800bb50:	f7ff ffa2 	bl	800ba98 <malloc>
 800bb54:	4602      	mov	r2, r0
 800bb56:	6268      	str	r0, [r5, #36]	; 0x24
 800bb58:	b920      	cbnz	r0, 800bb64 <_Bfree+0x20>
 800bb5a:	4b09      	ldr	r3, [pc, #36]	; (800bb80 <_Bfree+0x3c>)
 800bb5c:	4809      	ldr	r0, [pc, #36]	; (800bb84 <_Bfree+0x40>)
 800bb5e:	218a      	movs	r1, #138	; 0x8a
 800bb60:	f000 fd54 	bl	800c60c <__assert_func>
 800bb64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb68:	6006      	str	r6, [r0, #0]
 800bb6a:	60c6      	str	r6, [r0, #12]
 800bb6c:	b13c      	cbz	r4, 800bb7e <_Bfree+0x3a>
 800bb6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bb70:	6862      	ldr	r2, [r4, #4]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb78:	6021      	str	r1, [r4, #0]
 800bb7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
 800bb80:	080152ad 	.word	0x080152ad
 800bb84:	08015334 	.word	0x08015334

0800bb88 <__multadd>:
 800bb88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb8c:	690e      	ldr	r6, [r1, #16]
 800bb8e:	4607      	mov	r7, r0
 800bb90:	4698      	mov	r8, r3
 800bb92:	460c      	mov	r4, r1
 800bb94:	f101 0014 	add.w	r0, r1, #20
 800bb98:	2300      	movs	r3, #0
 800bb9a:	6805      	ldr	r5, [r0, #0]
 800bb9c:	b2a9      	uxth	r1, r5
 800bb9e:	fb02 8101 	mla	r1, r2, r1, r8
 800bba2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bba6:	0c2d      	lsrs	r5, r5, #16
 800bba8:	fb02 c505 	mla	r5, r2, r5, ip
 800bbac:	b289      	uxth	r1, r1
 800bbae:	3301      	adds	r3, #1
 800bbb0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bbb4:	429e      	cmp	r6, r3
 800bbb6:	f840 1b04 	str.w	r1, [r0], #4
 800bbba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bbbe:	dcec      	bgt.n	800bb9a <__multadd+0x12>
 800bbc0:	f1b8 0f00 	cmp.w	r8, #0
 800bbc4:	d022      	beq.n	800bc0c <__multadd+0x84>
 800bbc6:	68a3      	ldr	r3, [r4, #8]
 800bbc8:	42b3      	cmp	r3, r6
 800bbca:	dc19      	bgt.n	800bc00 <__multadd+0x78>
 800bbcc:	6861      	ldr	r1, [r4, #4]
 800bbce:	4638      	mov	r0, r7
 800bbd0:	3101      	adds	r1, #1
 800bbd2:	f7ff ff77 	bl	800bac4 <_Balloc>
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	b928      	cbnz	r0, 800bbe6 <__multadd+0x5e>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	4b0d      	ldr	r3, [pc, #52]	; (800bc14 <__multadd+0x8c>)
 800bbde:	480e      	ldr	r0, [pc, #56]	; (800bc18 <__multadd+0x90>)
 800bbe0:	21b5      	movs	r1, #181	; 0xb5
 800bbe2:	f000 fd13 	bl	800c60c <__assert_func>
 800bbe6:	6922      	ldr	r2, [r4, #16]
 800bbe8:	3202      	adds	r2, #2
 800bbea:	f104 010c 	add.w	r1, r4, #12
 800bbee:	0092      	lsls	r2, r2, #2
 800bbf0:	300c      	adds	r0, #12
 800bbf2:	f7ff ff59 	bl	800baa8 <memcpy>
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	4638      	mov	r0, r7
 800bbfa:	f7ff ffa3 	bl	800bb44 <_Bfree>
 800bbfe:	462c      	mov	r4, r5
 800bc00:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bc04:	3601      	adds	r6, #1
 800bc06:	f8c3 8014 	str.w	r8, [r3, #20]
 800bc0a:	6126      	str	r6, [r4, #16]
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc12:	bf00      	nop
 800bc14:	08015323 	.word	0x08015323
 800bc18:	08015334 	.word	0x08015334

0800bc1c <__hi0bits>:
 800bc1c:	0c03      	lsrs	r3, r0, #16
 800bc1e:	041b      	lsls	r3, r3, #16
 800bc20:	b9d3      	cbnz	r3, 800bc58 <__hi0bits+0x3c>
 800bc22:	0400      	lsls	r0, r0, #16
 800bc24:	2310      	movs	r3, #16
 800bc26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bc2a:	bf04      	itt	eq
 800bc2c:	0200      	lsleq	r0, r0, #8
 800bc2e:	3308      	addeq	r3, #8
 800bc30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bc34:	bf04      	itt	eq
 800bc36:	0100      	lsleq	r0, r0, #4
 800bc38:	3304      	addeq	r3, #4
 800bc3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bc3e:	bf04      	itt	eq
 800bc40:	0080      	lsleq	r0, r0, #2
 800bc42:	3302      	addeq	r3, #2
 800bc44:	2800      	cmp	r0, #0
 800bc46:	db05      	blt.n	800bc54 <__hi0bits+0x38>
 800bc48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bc4c:	f103 0301 	add.w	r3, r3, #1
 800bc50:	bf08      	it	eq
 800bc52:	2320      	moveq	r3, #32
 800bc54:	4618      	mov	r0, r3
 800bc56:	4770      	bx	lr
 800bc58:	2300      	movs	r3, #0
 800bc5a:	e7e4      	b.n	800bc26 <__hi0bits+0xa>

0800bc5c <__lo0bits>:
 800bc5c:	6803      	ldr	r3, [r0, #0]
 800bc5e:	f013 0207 	ands.w	r2, r3, #7
 800bc62:	4601      	mov	r1, r0
 800bc64:	d00b      	beq.n	800bc7e <__lo0bits+0x22>
 800bc66:	07da      	lsls	r2, r3, #31
 800bc68:	d424      	bmi.n	800bcb4 <__lo0bits+0x58>
 800bc6a:	0798      	lsls	r0, r3, #30
 800bc6c:	bf49      	itett	mi
 800bc6e:	085b      	lsrmi	r3, r3, #1
 800bc70:	089b      	lsrpl	r3, r3, #2
 800bc72:	2001      	movmi	r0, #1
 800bc74:	600b      	strmi	r3, [r1, #0]
 800bc76:	bf5c      	itt	pl
 800bc78:	600b      	strpl	r3, [r1, #0]
 800bc7a:	2002      	movpl	r0, #2
 800bc7c:	4770      	bx	lr
 800bc7e:	b298      	uxth	r0, r3
 800bc80:	b9b0      	cbnz	r0, 800bcb0 <__lo0bits+0x54>
 800bc82:	0c1b      	lsrs	r3, r3, #16
 800bc84:	2010      	movs	r0, #16
 800bc86:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bc8a:	bf04      	itt	eq
 800bc8c:	0a1b      	lsreq	r3, r3, #8
 800bc8e:	3008      	addeq	r0, #8
 800bc90:	071a      	lsls	r2, r3, #28
 800bc92:	bf04      	itt	eq
 800bc94:	091b      	lsreq	r3, r3, #4
 800bc96:	3004      	addeq	r0, #4
 800bc98:	079a      	lsls	r2, r3, #30
 800bc9a:	bf04      	itt	eq
 800bc9c:	089b      	lsreq	r3, r3, #2
 800bc9e:	3002      	addeq	r0, #2
 800bca0:	07da      	lsls	r2, r3, #31
 800bca2:	d403      	bmi.n	800bcac <__lo0bits+0x50>
 800bca4:	085b      	lsrs	r3, r3, #1
 800bca6:	f100 0001 	add.w	r0, r0, #1
 800bcaa:	d005      	beq.n	800bcb8 <__lo0bits+0x5c>
 800bcac:	600b      	str	r3, [r1, #0]
 800bcae:	4770      	bx	lr
 800bcb0:	4610      	mov	r0, r2
 800bcb2:	e7e8      	b.n	800bc86 <__lo0bits+0x2a>
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	4770      	bx	lr
 800bcb8:	2020      	movs	r0, #32
 800bcba:	4770      	bx	lr

0800bcbc <__i2b>:
 800bcbc:	b510      	push	{r4, lr}
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	2101      	movs	r1, #1
 800bcc2:	f7ff feff 	bl	800bac4 <_Balloc>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	b928      	cbnz	r0, 800bcd6 <__i2b+0x1a>
 800bcca:	4b05      	ldr	r3, [pc, #20]	; (800bce0 <__i2b+0x24>)
 800bccc:	4805      	ldr	r0, [pc, #20]	; (800bce4 <__i2b+0x28>)
 800bcce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bcd2:	f000 fc9b 	bl	800c60c <__assert_func>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	6144      	str	r4, [r0, #20]
 800bcda:	6103      	str	r3, [r0, #16]
 800bcdc:	bd10      	pop	{r4, pc}
 800bcde:	bf00      	nop
 800bce0:	08015323 	.word	0x08015323
 800bce4:	08015334 	.word	0x08015334

0800bce8 <__multiply>:
 800bce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcec:	4614      	mov	r4, r2
 800bcee:	690a      	ldr	r2, [r1, #16]
 800bcf0:	6923      	ldr	r3, [r4, #16]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	bfb8      	it	lt
 800bcf6:	460b      	movlt	r3, r1
 800bcf8:	460d      	mov	r5, r1
 800bcfa:	bfbc      	itt	lt
 800bcfc:	4625      	movlt	r5, r4
 800bcfe:	461c      	movlt	r4, r3
 800bd00:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bd04:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bd08:	68ab      	ldr	r3, [r5, #8]
 800bd0a:	6869      	ldr	r1, [r5, #4]
 800bd0c:	eb0a 0709 	add.w	r7, sl, r9
 800bd10:	42bb      	cmp	r3, r7
 800bd12:	b085      	sub	sp, #20
 800bd14:	bfb8      	it	lt
 800bd16:	3101      	addlt	r1, #1
 800bd18:	f7ff fed4 	bl	800bac4 <_Balloc>
 800bd1c:	b930      	cbnz	r0, 800bd2c <__multiply+0x44>
 800bd1e:	4602      	mov	r2, r0
 800bd20:	4b42      	ldr	r3, [pc, #264]	; (800be2c <__multiply+0x144>)
 800bd22:	4843      	ldr	r0, [pc, #268]	; (800be30 <__multiply+0x148>)
 800bd24:	f240 115d 	movw	r1, #349	; 0x15d
 800bd28:	f000 fc70 	bl	800c60c <__assert_func>
 800bd2c:	f100 0614 	add.w	r6, r0, #20
 800bd30:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bd34:	4633      	mov	r3, r6
 800bd36:	2200      	movs	r2, #0
 800bd38:	4543      	cmp	r3, r8
 800bd3a:	d31e      	bcc.n	800bd7a <__multiply+0x92>
 800bd3c:	f105 0c14 	add.w	ip, r5, #20
 800bd40:	f104 0314 	add.w	r3, r4, #20
 800bd44:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bd48:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bd4c:	9202      	str	r2, [sp, #8]
 800bd4e:	ebac 0205 	sub.w	r2, ip, r5
 800bd52:	3a15      	subs	r2, #21
 800bd54:	f022 0203 	bic.w	r2, r2, #3
 800bd58:	3204      	adds	r2, #4
 800bd5a:	f105 0115 	add.w	r1, r5, #21
 800bd5e:	458c      	cmp	ip, r1
 800bd60:	bf38      	it	cc
 800bd62:	2204      	movcc	r2, #4
 800bd64:	9201      	str	r2, [sp, #4]
 800bd66:	9a02      	ldr	r2, [sp, #8]
 800bd68:	9303      	str	r3, [sp, #12]
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d808      	bhi.n	800bd80 <__multiply+0x98>
 800bd6e:	2f00      	cmp	r7, #0
 800bd70:	dc55      	bgt.n	800be1e <__multiply+0x136>
 800bd72:	6107      	str	r7, [r0, #16]
 800bd74:	b005      	add	sp, #20
 800bd76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7a:	f843 2b04 	str.w	r2, [r3], #4
 800bd7e:	e7db      	b.n	800bd38 <__multiply+0x50>
 800bd80:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd84:	f1ba 0f00 	cmp.w	sl, #0
 800bd88:	d020      	beq.n	800bdcc <__multiply+0xe4>
 800bd8a:	f105 0e14 	add.w	lr, r5, #20
 800bd8e:	46b1      	mov	r9, r6
 800bd90:	2200      	movs	r2, #0
 800bd92:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bd96:	f8d9 b000 	ldr.w	fp, [r9]
 800bd9a:	b2a1      	uxth	r1, r4
 800bd9c:	fa1f fb8b 	uxth.w	fp, fp
 800bda0:	fb0a b101 	mla	r1, sl, r1, fp
 800bda4:	4411      	add	r1, r2
 800bda6:	f8d9 2000 	ldr.w	r2, [r9]
 800bdaa:	0c24      	lsrs	r4, r4, #16
 800bdac:	0c12      	lsrs	r2, r2, #16
 800bdae:	fb0a 2404 	mla	r4, sl, r4, r2
 800bdb2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bdb6:	b289      	uxth	r1, r1
 800bdb8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bdbc:	45f4      	cmp	ip, lr
 800bdbe:	f849 1b04 	str.w	r1, [r9], #4
 800bdc2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bdc6:	d8e4      	bhi.n	800bd92 <__multiply+0xaa>
 800bdc8:	9901      	ldr	r1, [sp, #4]
 800bdca:	5072      	str	r2, [r6, r1]
 800bdcc:	9a03      	ldr	r2, [sp, #12]
 800bdce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bdd2:	3304      	adds	r3, #4
 800bdd4:	f1b9 0f00 	cmp.w	r9, #0
 800bdd8:	d01f      	beq.n	800be1a <__multiply+0x132>
 800bdda:	6834      	ldr	r4, [r6, #0]
 800bddc:	f105 0114 	add.w	r1, r5, #20
 800bde0:	46b6      	mov	lr, r6
 800bde2:	f04f 0a00 	mov.w	sl, #0
 800bde6:	880a      	ldrh	r2, [r1, #0]
 800bde8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bdec:	fb09 b202 	mla	r2, r9, r2, fp
 800bdf0:	4492      	add	sl, r2
 800bdf2:	b2a4      	uxth	r4, r4
 800bdf4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bdf8:	f84e 4b04 	str.w	r4, [lr], #4
 800bdfc:	f851 4b04 	ldr.w	r4, [r1], #4
 800be00:	f8be 2000 	ldrh.w	r2, [lr]
 800be04:	0c24      	lsrs	r4, r4, #16
 800be06:	fb09 2404 	mla	r4, r9, r4, r2
 800be0a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800be0e:	458c      	cmp	ip, r1
 800be10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800be14:	d8e7      	bhi.n	800bde6 <__multiply+0xfe>
 800be16:	9a01      	ldr	r2, [sp, #4]
 800be18:	50b4      	str	r4, [r6, r2]
 800be1a:	3604      	adds	r6, #4
 800be1c:	e7a3      	b.n	800bd66 <__multiply+0x7e>
 800be1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1a5      	bne.n	800bd72 <__multiply+0x8a>
 800be26:	3f01      	subs	r7, #1
 800be28:	e7a1      	b.n	800bd6e <__multiply+0x86>
 800be2a:	bf00      	nop
 800be2c:	08015323 	.word	0x08015323
 800be30:	08015334 	.word	0x08015334

0800be34 <__pow5mult>:
 800be34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be38:	4615      	mov	r5, r2
 800be3a:	f012 0203 	ands.w	r2, r2, #3
 800be3e:	4606      	mov	r6, r0
 800be40:	460f      	mov	r7, r1
 800be42:	d007      	beq.n	800be54 <__pow5mult+0x20>
 800be44:	4c25      	ldr	r4, [pc, #148]	; (800bedc <__pow5mult+0xa8>)
 800be46:	3a01      	subs	r2, #1
 800be48:	2300      	movs	r3, #0
 800be4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be4e:	f7ff fe9b 	bl	800bb88 <__multadd>
 800be52:	4607      	mov	r7, r0
 800be54:	10ad      	asrs	r5, r5, #2
 800be56:	d03d      	beq.n	800bed4 <__pow5mult+0xa0>
 800be58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800be5a:	b97c      	cbnz	r4, 800be7c <__pow5mult+0x48>
 800be5c:	2010      	movs	r0, #16
 800be5e:	f7ff fe1b 	bl	800ba98 <malloc>
 800be62:	4602      	mov	r2, r0
 800be64:	6270      	str	r0, [r6, #36]	; 0x24
 800be66:	b928      	cbnz	r0, 800be74 <__pow5mult+0x40>
 800be68:	4b1d      	ldr	r3, [pc, #116]	; (800bee0 <__pow5mult+0xac>)
 800be6a:	481e      	ldr	r0, [pc, #120]	; (800bee4 <__pow5mult+0xb0>)
 800be6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800be70:	f000 fbcc 	bl	800c60c <__assert_func>
 800be74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be78:	6004      	str	r4, [r0, #0]
 800be7a:	60c4      	str	r4, [r0, #12]
 800be7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800be80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be84:	b94c      	cbnz	r4, 800be9a <__pow5mult+0x66>
 800be86:	f240 2171 	movw	r1, #625	; 0x271
 800be8a:	4630      	mov	r0, r6
 800be8c:	f7ff ff16 	bl	800bcbc <__i2b>
 800be90:	2300      	movs	r3, #0
 800be92:	f8c8 0008 	str.w	r0, [r8, #8]
 800be96:	4604      	mov	r4, r0
 800be98:	6003      	str	r3, [r0, #0]
 800be9a:	f04f 0900 	mov.w	r9, #0
 800be9e:	07eb      	lsls	r3, r5, #31
 800bea0:	d50a      	bpl.n	800beb8 <__pow5mult+0x84>
 800bea2:	4639      	mov	r1, r7
 800bea4:	4622      	mov	r2, r4
 800bea6:	4630      	mov	r0, r6
 800bea8:	f7ff ff1e 	bl	800bce8 <__multiply>
 800beac:	4639      	mov	r1, r7
 800beae:	4680      	mov	r8, r0
 800beb0:	4630      	mov	r0, r6
 800beb2:	f7ff fe47 	bl	800bb44 <_Bfree>
 800beb6:	4647      	mov	r7, r8
 800beb8:	106d      	asrs	r5, r5, #1
 800beba:	d00b      	beq.n	800bed4 <__pow5mult+0xa0>
 800bebc:	6820      	ldr	r0, [r4, #0]
 800bebe:	b938      	cbnz	r0, 800bed0 <__pow5mult+0x9c>
 800bec0:	4622      	mov	r2, r4
 800bec2:	4621      	mov	r1, r4
 800bec4:	4630      	mov	r0, r6
 800bec6:	f7ff ff0f 	bl	800bce8 <__multiply>
 800beca:	6020      	str	r0, [r4, #0]
 800becc:	f8c0 9000 	str.w	r9, [r0]
 800bed0:	4604      	mov	r4, r0
 800bed2:	e7e4      	b.n	800be9e <__pow5mult+0x6a>
 800bed4:	4638      	mov	r0, r7
 800bed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beda:	bf00      	nop
 800bedc:	08015488 	.word	0x08015488
 800bee0:	080152ad 	.word	0x080152ad
 800bee4:	08015334 	.word	0x08015334

0800bee8 <__lshift>:
 800bee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beec:	460c      	mov	r4, r1
 800beee:	6849      	ldr	r1, [r1, #4]
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bef6:	68a3      	ldr	r3, [r4, #8]
 800bef8:	4607      	mov	r7, r0
 800befa:	4691      	mov	r9, r2
 800befc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf00:	f108 0601 	add.w	r6, r8, #1
 800bf04:	42b3      	cmp	r3, r6
 800bf06:	db0b      	blt.n	800bf20 <__lshift+0x38>
 800bf08:	4638      	mov	r0, r7
 800bf0a:	f7ff fddb 	bl	800bac4 <_Balloc>
 800bf0e:	4605      	mov	r5, r0
 800bf10:	b948      	cbnz	r0, 800bf26 <__lshift+0x3e>
 800bf12:	4602      	mov	r2, r0
 800bf14:	4b28      	ldr	r3, [pc, #160]	; (800bfb8 <__lshift+0xd0>)
 800bf16:	4829      	ldr	r0, [pc, #164]	; (800bfbc <__lshift+0xd4>)
 800bf18:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bf1c:	f000 fb76 	bl	800c60c <__assert_func>
 800bf20:	3101      	adds	r1, #1
 800bf22:	005b      	lsls	r3, r3, #1
 800bf24:	e7ee      	b.n	800bf04 <__lshift+0x1c>
 800bf26:	2300      	movs	r3, #0
 800bf28:	f100 0114 	add.w	r1, r0, #20
 800bf2c:	f100 0210 	add.w	r2, r0, #16
 800bf30:	4618      	mov	r0, r3
 800bf32:	4553      	cmp	r3, sl
 800bf34:	db33      	blt.n	800bf9e <__lshift+0xb6>
 800bf36:	6920      	ldr	r0, [r4, #16]
 800bf38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf3c:	f104 0314 	add.w	r3, r4, #20
 800bf40:	f019 091f 	ands.w	r9, r9, #31
 800bf44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf4c:	d02b      	beq.n	800bfa6 <__lshift+0xbe>
 800bf4e:	f1c9 0e20 	rsb	lr, r9, #32
 800bf52:	468a      	mov	sl, r1
 800bf54:	2200      	movs	r2, #0
 800bf56:	6818      	ldr	r0, [r3, #0]
 800bf58:	fa00 f009 	lsl.w	r0, r0, r9
 800bf5c:	4302      	orrs	r2, r0
 800bf5e:	f84a 2b04 	str.w	r2, [sl], #4
 800bf62:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf66:	459c      	cmp	ip, r3
 800bf68:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf6c:	d8f3      	bhi.n	800bf56 <__lshift+0x6e>
 800bf6e:	ebac 0304 	sub.w	r3, ip, r4
 800bf72:	3b15      	subs	r3, #21
 800bf74:	f023 0303 	bic.w	r3, r3, #3
 800bf78:	3304      	adds	r3, #4
 800bf7a:	f104 0015 	add.w	r0, r4, #21
 800bf7e:	4584      	cmp	ip, r0
 800bf80:	bf38      	it	cc
 800bf82:	2304      	movcc	r3, #4
 800bf84:	50ca      	str	r2, [r1, r3]
 800bf86:	b10a      	cbz	r2, 800bf8c <__lshift+0xa4>
 800bf88:	f108 0602 	add.w	r6, r8, #2
 800bf8c:	3e01      	subs	r6, #1
 800bf8e:	4638      	mov	r0, r7
 800bf90:	612e      	str	r6, [r5, #16]
 800bf92:	4621      	mov	r1, r4
 800bf94:	f7ff fdd6 	bl	800bb44 <_Bfree>
 800bf98:	4628      	mov	r0, r5
 800bf9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf9e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	e7c5      	b.n	800bf32 <__lshift+0x4a>
 800bfa6:	3904      	subs	r1, #4
 800bfa8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfac:	f841 2f04 	str.w	r2, [r1, #4]!
 800bfb0:	459c      	cmp	ip, r3
 800bfb2:	d8f9      	bhi.n	800bfa8 <__lshift+0xc0>
 800bfb4:	e7ea      	b.n	800bf8c <__lshift+0xa4>
 800bfb6:	bf00      	nop
 800bfb8:	08015323 	.word	0x08015323
 800bfbc:	08015334 	.word	0x08015334

0800bfc0 <__mcmp>:
 800bfc0:	b530      	push	{r4, r5, lr}
 800bfc2:	6902      	ldr	r2, [r0, #16]
 800bfc4:	690c      	ldr	r4, [r1, #16]
 800bfc6:	1b12      	subs	r2, r2, r4
 800bfc8:	d10e      	bne.n	800bfe8 <__mcmp+0x28>
 800bfca:	f100 0314 	add.w	r3, r0, #20
 800bfce:	3114      	adds	r1, #20
 800bfd0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bfd4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bfd8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bfdc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bfe0:	42a5      	cmp	r5, r4
 800bfe2:	d003      	beq.n	800bfec <__mcmp+0x2c>
 800bfe4:	d305      	bcc.n	800bff2 <__mcmp+0x32>
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	4610      	mov	r0, r2
 800bfea:	bd30      	pop	{r4, r5, pc}
 800bfec:	4283      	cmp	r3, r0
 800bfee:	d3f3      	bcc.n	800bfd8 <__mcmp+0x18>
 800bff0:	e7fa      	b.n	800bfe8 <__mcmp+0x28>
 800bff2:	f04f 32ff 	mov.w	r2, #4294967295
 800bff6:	e7f7      	b.n	800bfe8 <__mcmp+0x28>

0800bff8 <__mdiff>:
 800bff8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffc:	460c      	mov	r4, r1
 800bffe:	4606      	mov	r6, r0
 800c000:	4611      	mov	r1, r2
 800c002:	4620      	mov	r0, r4
 800c004:	4617      	mov	r7, r2
 800c006:	f7ff ffdb 	bl	800bfc0 <__mcmp>
 800c00a:	1e05      	subs	r5, r0, #0
 800c00c:	d110      	bne.n	800c030 <__mdiff+0x38>
 800c00e:	4629      	mov	r1, r5
 800c010:	4630      	mov	r0, r6
 800c012:	f7ff fd57 	bl	800bac4 <_Balloc>
 800c016:	b930      	cbnz	r0, 800c026 <__mdiff+0x2e>
 800c018:	4b39      	ldr	r3, [pc, #228]	; (800c100 <__mdiff+0x108>)
 800c01a:	4602      	mov	r2, r0
 800c01c:	f240 2132 	movw	r1, #562	; 0x232
 800c020:	4838      	ldr	r0, [pc, #224]	; (800c104 <__mdiff+0x10c>)
 800c022:	f000 faf3 	bl	800c60c <__assert_func>
 800c026:	2301      	movs	r3, #1
 800c028:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c02c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c030:	bfa4      	itt	ge
 800c032:	463b      	movge	r3, r7
 800c034:	4627      	movge	r7, r4
 800c036:	4630      	mov	r0, r6
 800c038:	6879      	ldr	r1, [r7, #4]
 800c03a:	bfa6      	itte	ge
 800c03c:	461c      	movge	r4, r3
 800c03e:	2500      	movge	r5, #0
 800c040:	2501      	movlt	r5, #1
 800c042:	f7ff fd3f 	bl	800bac4 <_Balloc>
 800c046:	b920      	cbnz	r0, 800c052 <__mdiff+0x5a>
 800c048:	4b2d      	ldr	r3, [pc, #180]	; (800c100 <__mdiff+0x108>)
 800c04a:	4602      	mov	r2, r0
 800c04c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c050:	e7e6      	b.n	800c020 <__mdiff+0x28>
 800c052:	693e      	ldr	r6, [r7, #16]
 800c054:	60c5      	str	r5, [r0, #12]
 800c056:	6925      	ldr	r5, [r4, #16]
 800c058:	f107 0114 	add.w	r1, r7, #20
 800c05c:	f104 0914 	add.w	r9, r4, #20
 800c060:	f100 0e14 	add.w	lr, r0, #20
 800c064:	f107 0210 	add.w	r2, r7, #16
 800c068:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c06c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c070:	46f2      	mov	sl, lr
 800c072:	2700      	movs	r7, #0
 800c074:	f859 3b04 	ldr.w	r3, [r9], #4
 800c078:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c07c:	fa1f f883 	uxth.w	r8, r3
 800c080:	fa17 f78b 	uxtah	r7, r7, fp
 800c084:	0c1b      	lsrs	r3, r3, #16
 800c086:	eba7 0808 	sub.w	r8, r7, r8
 800c08a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c08e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c092:	fa1f f888 	uxth.w	r8, r8
 800c096:	141f      	asrs	r7, r3, #16
 800c098:	454d      	cmp	r5, r9
 800c09a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c09e:	f84a 3b04 	str.w	r3, [sl], #4
 800c0a2:	d8e7      	bhi.n	800c074 <__mdiff+0x7c>
 800c0a4:	1b2b      	subs	r3, r5, r4
 800c0a6:	3b15      	subs	r3, #21
 800c0a8:	f023 0303 	bic.w	r3, r3, #3
 800c0ac:	3304      	adds	r3, #4
 800c0ae:	3415      	adds	r4, #21
 800c0b0:	42a5      	cmp	r5, r4
 800c0b2:	bf38      	it	cc
 800c0b4:	2304      	movcc	r3, #4
 800c0b6:	4419      	add	r1, r3
 800c0b8:	4473      	add	r3, lr
 800c0ba:	469e      	mov	lr, r3
 800c0bc:	460d      	mov	r5, r1
 800c0be:	4565      	cmp	r5, ip
 800c0c0:	d30e      	bcc.n	800c0e0 <__mdiff+0xe8>
 800c0c2:	f10c 0203 	add.w	r2, ip, #3
 800c0c6:	1a52      	subs	r2, r2, r1
 800c0c8:	f022 0203 	bic.w	r2, r2, #3
 800c0cc:	3903      	subs	r1, #3
 800c0ce:	458c      	cmp	ip, r1
 800c0d0:	bf38      	it	cc
 800c0d2:	2200      	movcc	r2, #0
 800c0d4:	441a      	add	r2, r3
 800c0d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c0da:	b17b      	cbz	r3, 800c0fc <__mdiff+0x104>
 800c0dc:	6106      	str	r6, [r0, #16]
 800c0de:	e7a5      	b.n	800c02c <__mdiff+0x34>
 800c0e0:	f855 8b04 	ldr.w	r8, [r5], #4
 800c0e4:	fa17 f488 	uxtah	r4, r7, r8
 800c0e8:	1422      	asrs	r2, r4, #16
 800c0ea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c0ee:	b2a4      	uxth	r4, r4
 800c0f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c0f4:	f84e 4b04 	str.w	r4, [lr], #4
 800c0f8:	1417      	asrs	r7, r2, #16
 800c0fa:	e7e0      	b.n	800c0be <__mdiff+0xc6>
 800c0fc:	3e01      	subs	r6, #1
 800c0fe:	e7ea      	b.n	800c0d6 <__mdiff+0xde>
 800c100:	08015323 	.word	0x08015323
 800c104:	08015334 	.word	0x08015334

0800c108 <__d2b>:
 800c108:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c10c:	4689      	mov	r9, r1
 800c10e:	2101      	movs	r1, #1
 800c110:	ec57 6b10 	vmov	r6, r7, d0
 800c114:	4690      	mov	r8, r2
 800c116:	f7ff fcd5 	bl	800bac4 <_Balloc>
 800c11a:	4604      	mov	r4, r0
 800c11c:	b930      	cbnz	r0, 800c12c <__d2b+0x24>
 800c11e:	4602      	mov	r2, r0
 800c120:	4b25      	ldr	r3, [pc, #148]	; (800c1b8 <__d2b+0xb0>)
 800c122:	4826      	ldr	r0, [pc, #152]	; (800c1bc <__d2b+0xb4>)
 800c124:	f240 310a 	movw	r1, #778	; 0x30a
 800c128:	f000 fa70 	bl	800c60c <__assert_func>
 800c12c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c130:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c134:	bb35      	cbnz	r5, 800c184 <__d2b+0x7c>
 800c136:	2e00      	cmp	r6, #0
 800c138:	9301      	str	r3, [sp, #4]
 800c13a:	d028      	beq.n	800c18e <__d2b+0x86>
 800c13c:	4668      	mov	r0, sp
 800c13e:	9600      	str	r6, [sp, #0]
 800c140:	f7ff fd8c 	bl	800bc5c <__lo0bits>
 800c144:	9900      	ldr	r1, [sp, #0]
 800c146:	b300      	cbz	r0, 800c18a <__d2b+0x82>
 800c148:	9a01      	ldr	r2, [sp, #4]
 800c14a:	f1c0 0320 	rsb	r3, r0, #32
 800c14e:	fa02 f303 	lsl.w	r3, r2, r3
 800c152:	430b      	orrs	r3, r1
 800c154:	40c2      	lsrs	r2, r0
 800c156:	6163      	str	r3, [r4, #20]
 800c158:	9201      	str	r2, [sp, #4]
 800c15a:	9b01      	ldr	r3, [sp, #4]
 800c15c:	61a3      	str	r3, [r4, #24]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	bf14      	ite	ne
 800c162:	2202      	movne	r2, #2
 800c164:	2201      	moveq	r2, #1
 800c166:	6122      	str	r2, [r4, #16]
 800c168:	b1d5      	cbz	r5, 800c1a0 <__d2b+0x98>
 800c16a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c16e:	4405      	add	r5, r0
 800c170:	f8c9 5000 	str.w	r5, [r9]
 800c174:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c178:	f8c8 0000 	str.w	r0, [r8]
 800c17c:	4620      	mov	r0, r4
 800c17e:	b003      	add	sp, #12
 800c180:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c184:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c188:	e7d5      	b.n	800c136 <__d2b+0x2e>
 800c18a:	6161      	str	r1, [r4, #20]
 800c18c:	e7e5      	b.n	800c15a <__d2b+0x52>
 800c18e:	a801      	add	r0, sp, #4
 800c190:	f7ff fd64 	bl	800bc5c <__lo0bits>
 800c194:	9b01      	ldr	r3, [sp, #4]
 800c196:	6163      	str	r3, [r4, #20]
 800c198:	2201      	movs	r2, #1
 800c19a:	6122      	str	r2, [r4, #16]
 800c19c:	3020      	adds	r0, #32
 800c19e:	e7e3      	b.n	800c168 <__d2b+0x60>
 800c1a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c1a8:	f8c9 0000 	str.w	r0, [r9]
 800c1ac:	6918      	ldr	r0, [r3, #16]
 800c1ae:	f7ff fd35 	bl	800bc1c <__hi0bits>
 800c1b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1b6:	e7df      	b.n	800c178 <__d2b+0x70>
 800c1b8:	08015323 	.word	0x08015323
 800c1bc:	08015334 	.word	0x08015334

0800c1c0 <_calloc_r>:
 800c1c0:	b513      	push	{r0, r1, r4, lr}
 800c1c2:	434a      	muls	r2, r1
 800c1c4:	4611      	mov	r1, r2
 800c1c6:	9201      	str	r2, [sp, #4]
 800c1c8:	f000 f85a 	bl	800c280 <_malloc_r>
 800c1cc:	4604      	mov	r4, r0
 800c1ce:	b118      	cbz	r0, 800c1d8 <_calloc_r+0x18>
 800c1d0:	9a01      	ldr	r2, [sp, #4]
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	f7fe f952 	bl	800a47c <memset>
 800c1d8:	4620      	mov	r0, r4
 800c1da:	b002      	add	sp, #8
 800c1dc:	bd10      	pop	{r4, pc}
	...

0800c1e0 <_free_r>:
 800c1e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1e2:	2900      	cmp	r1, #0
 800c1e4:	d048      	beq.n	800c278 <_free_r+0x98>
 800c1e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1ea:	9001      	str	r0, [sp, #4]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f1a1 0404 	sub.w	r4, r1, #4
 800c1f2:	bfb8      	it	lt
 800c1f4:	18e4      	addlt	r4, r4, r3
 800c1f6:	f000 fa65 	bl	800c6c4 <__malloc_lock>
 800c1fa:	4a20      	ldr	r2, [pc, #128]	; (800c27c <_free_r+0x9c>)
 800c1fc:	9801      	ldr	r0, [sp, #4]
 800c1fe:	6813      	ldr	r3, [r2, #0]
 800c200:	4615      	mov	r5, r2
 800c202:	b933      	cbnz	r3, 800c212 <_free_r+0x32>
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	6014      	str	r4, [r2, #0]
 800c208:	b003      	add	sp, #12
 800c20a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c20e:	f000 ba5f 	b.w	800c6d0 <__malloc_unlock>
 800c212:	42a3      	cmp	r3, r4
 800c214:	d90b      	bls.n	800c22e <_free_r+0x4e>
 800c216:	6821      	ldr	r1, [r4, #0]
 800c218:	1862      	adds	r2, r4, r1
 800c21a:	4293      	cmp	r3, r2
 800c21c:	bf04      	itt	eq
 800c21e:	681a      	ldreq	r2, [r3, #0]
 800c220:	685b      	ldreq	r3, [r3, #4]
 800c222:	6063      	str	r3, [r4, #4]
 800c224:	bf04      	itt	eq
 800c226:	1852      	addeq	r2, r2, r1
 800c228:	6022      	streq	r2, [r4, #0]
 800c22a:	602c      	str	r4, [r5, #0]
 800c22c:	e7ec      	b.n	800c208 <_free_r+0x28>
 800c22e:	461a      	mov	r2, r3
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	b10b      	cbz	r3, 800c238 <_free_r+0x58>
 800c234:	42a3      	cmp	r3, r4
 800c236:	d9fa      	bls.n	800c22e <_free_r+0x4e>
 800c238:	6811      	ldr	r1, [r2, #0]
 800c23a:	1855      	adds	r5, r2, r1
 800c23c:	42a5      	cmp	r5, r4
 800c23e:	d10b      	bne.n	800c258 <_free_r+0x78>
 800c240:	6824      	ldr	r4, [r4, #0]
 800c242:	4421      	add	r1, r4
 800c244:	1854      	adds	r4, r2, r1
 800c246:	42a3      	cmp	r3, r4
 800c248:	6011      	str	r1, [r2, #0]
 800c24a:	d1dd      	bne.n	800c208 <_free_r+0x28>
 800c24c:	681c      	ldr	r4, [r3, #0]
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	6053      	str	r3, [r2, #4]
 800c252:	4421      	add	r1, r4
 800c254:	6011      	str	r1, [r2, #0]
 800c256:	e7d7      	b.n	800c208 <_free_r+0x28>
 800c258:	d902      	bls.n	800c260 <_free_r+0x80>
 800c25a:	230c      	movs	r3, #12
 800c25c:	6003      	str	r3, [r0, #0]
 800c25e:	e7d3      	b.n	800c208 <_free_r+0x28>
 800c260:	6825      	ldr	r5, [r4, #0]
 800c262:	1961      	adds	r1, r4, r5
 800c264:	428b      	cmp	r3, r1
 800c266:	bf04      	itt	eq
 800c268:	6819      	ldreq	r1, [r3, #0]
 800c26a:	685b      	ldreq	r3, [r3, #4]
 800c26c:	6063      	str	r3, [r4, #4]
 800c26e:	bf04      	itt	eq
 800c270:	1949      	addeq	r1, r1, r5
 800c272:	6021      	streq	r1, [r4, #0]
 800c274:	6054      	str	r4, [r2, #4]
 800c276:	e7c7      	b.n	800c208 <_free_r+0x28>
 800c278:	b003      	add	sp, #12
 800c27a:	bd30      	pop	{r4, r5, pc}
 800c27c:	2000023c 	.word	0x2000023c

0800c280 <_malloc_r>:
 800c280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c282:	1ccd      	adds	r5, r1, #3
 800c284:	f025 0503 	bic.w	r5, r5, #3
 800c288:	3508      	adds	r5, #8
 800c28a:	2d0c      	cmp	r5, #12
 800c28c:	bf38      	it	cc
 800c28e:	250c      	movcc	r5, #12
 800c290:	2d00      	cmp	r5, #0
 800c292:	4606      	mov	r6, r0
 800c294:	db01      	blt.n	800c29a <_malloc_r+0x1a>
 800c296:	42a9      	cmp	r1, r5
 800c298:	d903      	bls.n	800c2a2 <_malloc_r+0x22>
 800c29a:	230c      	movs	r3, #12
 800c29c:	6033      	str	r3, [r6, #0]
 800c29e:	2000      	movs	r0, #0
 800c2a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2a2:	f000 fa0f 	bl	800c6c4 <__malloc_lock>
 800c2a6:	4921      	ldr	r1, [pc, #132]	; (800c32c <_malloc_r+0xac>)
 800c2a8:	680a      	ldr	r2, [r1, #0]
 800c2aa:	4614      	mov	r4, r2
 800c2ac:	b99c      	cbnz	r4, 800c2d6 <_malloc_r+0x56>
 800c2ae:	4f20      	ldr	r7, [pc, #128]	; (800c330 <_malloc_r+0xb0>)
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	b923      	cbnz	r3, 800c2be <_malloc_r+0x3e>
 800c2b4:	4621      	mov	r1, r4
 800c2b6:	4630      	mov	r0, r6
 800c2b8:	f000 f998 	bl	800c5ec <_sbrk_r>
 800c2bc:	6038      	str	r0, [r7, #0]
 800c2be:	4629      	mov	r1, r5
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	f000 f993 	bl	800c5ec <_sbrk_r>
 800c2c6:	1c43      	adds	r3, r0, #1
 800c2c8:	d123      	bne.n	800c312 <_malloc_r+0x92>
 800c2ca:	230c      	movs	r3, #12
 800c2cc:	6033      	str	r3, [r6, #0]
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	f000 f9fe 	bl	800c6d0 <__malloc_unlock>
 800c2d4:	e7e3      	b.n	800c29e <_malloc_r+0x1e>
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	1b5b      	subs	r3, r3, r5
 800c2da:	d417      	bmi.n	800c30c <_malloc_r+0x8c>
 800c2dc:	2b0b      	cmp	r3, #11
 800c2de:	d903      	bls.n	800c2e8 <_malloc_r+0x68>
 800c2e0:	6023      	str	r3, [r4, #0]
 800c2e2:	441c      	add	r4, r3
 800c2e4:	6025      	str	r5, [r4, #0]
 800c2e6:	e004      	b.n	800c2f2 <_malloc_r+0x72>
 800c2e8:	6863      	ldr	r3, [r4, #4]
 800c2ea:	42a2      	cmp	r2, r4
 800c2ec:	bf0c      	ite	eq
 800c2ee:	600b      	streq	r3, [r1, #0]
 800c2f0:	6053      	strne	r3, [r2, #4]
 800c2f2:	4630      	mov	r0, r6
 800c2f4:	f000 f9ec 	bl	800c6d0 <__malloc_unlock>
 800c2f8:	f104 000b 	add.w	r0, r4, #11
 800c2fc:	1d23      	adds	r3, r4, #4
 800c2fe:	f020 0007 	bic.w	r0, r0, #7
 800c302:	1ac2      	subs	r2, r0, r3
 800c304:	d0cc      	beq.n	800c2a0 <_malloc_r+0x20>
 800c306:	1a1b      	subs	r3, r3, r0
 800c308:	50a3      	str	r3, [r4, r2]
 800c30a:	e7c9      	b.n	800c2a0 <_malloc_r+0x20>
 800c30c:	4622      	mov	r2, r4
 800c30e:	6864      	ldr	r4, [r4, #4]
 800c310:	e7cc      	b.n	800c2ac <_malloc_r+0x2c>
 800c312:	1cc4      	adds	r4, r0, #3
 800c314:	f024 0403 	bic.w	r4, r4, #3
 800c318:	42a0      	cmp	r0, r4
 800c31a:	d0e3      	beq.n	800c2e4 <_malloc_r+0x64>
 800c31c:	1a21      	subs	r1, r4, r0
 800c31e:	4630      	mov	r0, r6
 800c320:	f000 f964 	bl	800c5ec <_sbrk_r>
 800c324:	3001      	adds	r0, #1
 800c326:	d1dd      	bne.n	800c2e4 <_malloc_r+0x64>
 800c328:	e7cf      	b.n	800c2ca <_malloc_r+0x4a>
 800c32a:	bf00      	nop
 800c32c:	2000023c 	.word	0x2000023c
 800c330:	20000240 	.word	0x20000240

0800c334 <__ssputs_r>:
 800c334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c338:	688e      	ldr	r6, [r1, #8]
 800c33a:	429e      	cmp	r6, r3
 800c33c:	4682      	mov	sl, r0
 800c33e:	460c      	mov	r4, r1
 800c340:	4690      	mov	r8, r2
 800c342:	461f      	mov	r7, r3
 800c344:	d838      	bhi.n	800c3b8 <__ssputs_r+0x84>
 800c346:	898a      	ldrh	r2, [r1, #12]
 800c348:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c34c:	d032      	beq.n	800c3b4 <__ssputs_r+0x80>
 800c34e:	6825      	ldr	r5, [r4, #0]
 800c350:	6909      	ldr	r1, [r1, #16]
 800c352:	eba5 0901 	sub.w	r9, r5, r1
 800c356:	6965      	ldr	r5, [r4, #20]
 800c358:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c35c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c360:	3301      	adds	r3, #1
 800c362:	444b      	add	r3, r9
 800c364:	106d      	asrs	r5, r5, #1
 800c366:	429d      	cmp	r5, r3
 800c368:	bf38      	it	cc
 800c36a:	461d      	movcc	r5, r3
 800c36c:	0553      	lsls	r3, r2, #21
 800c36e:	d531      	bpl.n	800c3d4 <__ssputs_r+0xa0>
 800c370:	4629      	mov	r1, r5
 800c372:	f7ff ff85 	bl	800c280 <_malloc_r>
 800c376:	4606      	mov	r6, r0
 800c378:	b950      	cbnz	r0, 800c390 <__ssputs_r+0x5c>
 800c37a:	230c      	movs	r3, #12
 800c37c:	f8ca 3000 	str.w	r3, [sl]
 800c380:	89a3      	ldrh	r3, [r4, #12]
 800c382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c386:	81a3      	strh	r3, [r4, #12]
 800c388:	f04f 30ff 	mov.w	r0, #4294967295
 800c38c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c390:	6921      	ldr	r1, [r4, #16]
 800c392:	464a      	mov	r2, r9
 800c394:	f7ff fb88 	bl	800baa8 <memcpy>
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c39e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	6126      	str	r6, [r4, #16]
 800c3a6:	6165      	str	r5, [r4, #20]
 800c3a8:	444e      	add	r6, r9
 800c3aa:	eba5 0509 	sub.w	r5, r5, r9
 800c3ae:	6026      	str	r6, [r4, #0]
 800c3b0:	60a5      	str	r5, [r4, #8]
 800c3b2:	463e      	mov	r6, r7
 800c3b4:	42be      	cmp	r6, r7
 800c3b6:	d900      	bls.n	800c3ba <__ssputs_r+0x86>
 800c3b8:	463e      	mov	r6, r7
 800c3ba:	4632      	mov	r2, r6
 800c3bc:	6820      	ldr	r0, [r4, #0]
 800c3be:	4641      	mov	r1, r8
 800c3c0:	f000 f966 	bl	800c690 <memmove>
 800c3c4:	68a3      	ldr	r3, [r4, #8]
 800c3c6:	6822      	ldr	r2, [r4, #0]
 800c3c8:	1b9b      	subs	r3, r3, r6
 800c3ca:	4432      	add	r2, r6
 800c3cc:	60a3      	str	r3, [r4, #8]
 800c3ce:	6022      	str	r2, [r4, #0]
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	e7db      	b.n	800c38c <__ssputs_r+0x58>
 800c3d4:	462a      	mov	r2, r5
 800c3d6:	f000 f981 	bl	800c6dc <_realloc_r>
 800c3da:	4606      	mov	r6, r0
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	d1e1      	bne.n	800c3a4 <__ssputs_r+0x70>
 800c3e0:	6921      	ldr	r1, [r4, #16]
 800c3e2:	4650      	mov	r0, sl
 800c3e4:	f7ff fefc 	bl	800c1e0 <_free_r>
 800c3e8:	e7c7      	b.n	800c37a <__ssputs_r+0x46>
	...

0800c3ec <_svfiprintf_r>:
 800c3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f0:	4698      	mov	r8, r3
 800c3f2:	898b      	ldrh	r3, [r1, #12]
 800c3f4:	061b      	lsls	r3, r3, #24
 800c3f6:	b09d      	sub	sp, #116	; 0x74
 800c3f8:	4607      	mov	r7, r0
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	4614      	mov	r4, r2
 800c3fe:	d50e      	bpl.n	800c41e <_svfiprintf_r+0x32>
 800c400:	690b      	ldr	r3, [r1, #16]
 800c402:	b963      	cbnz	r3, 800c41e <_svfiprintf_r+0x32>
 800c404:	2140      	movs	r1, #64	; 0x40
 800c406:	f7ff ff3b 	bl	800c280 <_malloc_r>
 800c40a:	6028      	str	r0, [r5, #0]
 800c40c:	6128      	str	r0, [r5, #16]
 800c40e:	b920      	cbnz	r0, 800c41a <_svfiprintf_r+0x2e>
 800c410:	230c      	movs	r3, #12
 800c412:	603b      	str	r3, [r7, #0]
 800c414:	f04f 30ff 	mov.w	r0, #4294967295
 800c418:	e0d1      	b.n	800c5be <_svfiprintf_r+0x1d2>
 800c41a:	2340      	movs	r3, #64	; 0x40
 800c41c:	616b      	str	r3, [r5, #20]
 800c41e:	2300      	movs	r3, #0
 800c420:	9309      	str	r3, [sp, #36]	; 0x24
 800c422:	2320      	movs	r3, #32
 800c424:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c428:	f8cd 800c 	str.w	r8, [sp, #12]
 800c42c:	2330      	movs	r3, #48	; 0x30
 800c42e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c5d8 <_svfiprintf_r+0x1ec>
 800c432:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c436:	f04f 0901 	mov.w	r9, #1
 800c43a:	4623      	mov	r3, r4
 800c43c:	469a      	mov	sl, r3
 800c43e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c442:	b10a      	cbz	r2, 800c448 <_svfiprintf_r+0x5c>
 800c444:	2a25      	cmp	r2, #37	; 0x25
 800c446:	d1f9      	bne.n	800c43c <_svfiprintf_r+0x50>
 800c448:	ebba 0b04 	subs.w	fp, sl, r4
 800c44c:	d00b      	beq.n	800c466 <_svfiprintf_r+0x7a>
 800c44e:	465b      	mov	r3, fp
 800c450:	4622      	mov	r2, r4
 800c452:	4629      	mov	r1, r5
 800c454:	4638      	mov	r0, r7
 800c456:	f7ff ff6d 	bl	800c334 <__ssputs_r>
 800c45a:	3001      	adds	r0, #1
 800c45c:	f000 80aa 	beq.w	800c5b4 <_svfiprintf_r+0x1c8>
 800c460:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c462:	445a      	add	r2, fp
 800c464:	9209      	str	r2, [sp, #36]	; 0x24
 800c466:	f89a 3000 	ldrb.w	r3, [sl]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f000 80a2 	beq.w	800c5b4 <_svfiprintf_r+0x1c8>
 800c470:	2300      	movs	r3, #0
 800c472:	f04f 32ff 	mov.w	r2, #4294967295
 800c476:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c47a:	f10a 0a01 	add.w	sl, sl, #1
 800c47e:	9304      	str	r3, [sp, #16]
 800c480:	9307      	str	r3, [sp, #28]
 800c482:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c486:	931a      	str	r3, [sp, #104]	; 0x68
 800c488:	4654      	mov	r4, sl
 800c48a:	2205      	movs	r2, #5
 800c48c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c490:	4851      	ldr	r0, [pc, #324]	; (800c5d8 <_svfiprintf_r+0x1ec>)
 800c492:	f7f3 fea5 	bl	80001e0 <memchr>
 800c496:	9a04      	ldr	r2, [sp, #16]
 800c498:	b9d8      	cbnz	r0, 800c4d2 <_svfiprintf_r+0xe6>
 800c49a:	06d0      	lsls	r0, r2, #27
 800c49c:	bf44      	itt	mi
 800c49e:	2320      	movmi	r3, #32
 800c4a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4a4:	0711      	lsls	r1, r2, #28
 800c4a6:	bf44      	itt	mi
 800c4a8:	232b      	movmi	r3, #43	; 0x2b
 800c4aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c4b2:	2b2a      	cmp	r3, #42	; 0x2a
 800c4b4:	d015      	beq.n	800c4e2 <_svfiprintf_r+0xf6>
 800c4b6:	9a07      	ldr	r2, [sp, #28]
 800c4b8:	4654      	mov	r4, sl
 800c4ba:	2000      	movs	r0, #0
 800c4bc:	f04f 0c0a 	mov.w	ip, #10
 800c4c0:	4621      	mov	r1, r4
 800c4c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4c6:	3b30      	subs	r3, #48	; 0x30
 800c4c8:	2b09      	cmp	r3, #9
 800c4ca:	d94e      	bls.n	800c56a <_svfiprintf_r+0x17e>
 800c4cc:	b1b0      	cbz	r0, 800c4fc <_svfiprintf_r+0x110>
 800c4ce:	9207      	str	r2, [sp, #28]
 800c4d0:	e014      	b.n	800c4fc <_svfiprintf_r+0x110>
 800c4d2:	eba0 0308 	sub.w	r3, r0, r8
 800c4d6:	fa09 f303 	lsl.w	r3, r9, r3
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	9304      	str	r3, [sp, #16]
 800c4de:	46a2      	mov	sl, r4
 800c4e0:	e7d2      	b.n	800c488 <_svfiprintf_r+0x9c>
 800c4e2:	9b03      	ldr	r3, [sp, #12]
 800c4e4:	1d19      	adds	r1, r3, #4
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	9103      	str	r1, [sp, #12]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	bfbb      	ittet	lt
 800c4ee:	425b      	neglt	r3, r3
 800c4f0:	f042 0202 	orrlt.w	r2, r2, #2
 800c4f4:	9307      	strge	r3, [sp, #28]
 800c4f6:	9307      	strlt	r3, [sp, #28]
 800c4f8:	bfb8      	it	lt
 800c4fa:	9204      	strlt	r2, [sp, #16]
 800c4fc:	7823      	ldrb	r3, [r4, #0]
 800c4fe:	2b2e      	cmp	r3, #46	; 0x2e
 800c500:	d10c      	bne.n	800c51c <_svfiprintf_r+0x130>
 800c502:	7863      	ldrb	r3, [r4, #1]
 800c504:	2b2a      	cmp	r3, #42	; 0x2a
 800c506:	d135      	bne.n	800c574 <_svfiprintf_r+0x188>
 800c508:	9b03      	ldr	r3, [sp, #12]
 800c50a:	1d1a      	adds	r2, r3, #4
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	9203      	str	r2, [sp, #12]
 800c510:	2b00      	cmp	r3, #0
 800c512:	bfb8      	it	lt
 800c514:	f04f 33ff 	movlt.w	r3, #4294967295
 800c518:	3402      	adds	r4, #2
 800c51a:	9305      	str	r3, [sp, #20]
 800c51c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c5e8 <_svfiprintf_r+0x1fc>
 800c520:	7821      	ldrb	r1, [r4, #0]
 800c522:	2203      	movs	r2, #3
 800c524:	4650      	mov	r0, sl
 800c526:	f7f3 fe5b 	bl	80001e0 <memchr>
 800c52a:	b140      	cbz	r0, 800c53e <_svfiprintf_r+0x152>
 800c52c:	2340      	movs	r3, #64	; 0x40
 800c52e:	eba0 000a 	sub.w	r0, r0, sl
 800c532:	fa03 f000 	lsl.w	r0, r3, r0
 800c536:	9b04      	ldr	r3, [sp, #16]
 800c538:	4303      	orrs	r3, r0
 800c53a:	3401      	adds	r4, #1
 800c53c:	9304      	str	r3, [sp, #16]
 800c53e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c542:	4826      	ldr	r0, [pc, #152]	; (800c5dc <_svfiprintf_r+0x1f0>)
 800c544:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c548:	2206      	movs	r2, #6
 800c54a:	f7f3 fe49 	bl	80001e0 <memchr>
 800c54e:	2800      	cmp	r0, #0
 800c550:	d038      	beq.n	800c5c4 <_svfiprintf_r+0x1d8>
 800c552:	4b23      	ldr	r3, [pc, #140]	; (800c5e0 <_svfiprintf_r+0x1f4>)
 800c554:	bb1b      	cbnz	r3, 800c59e <_svfiprintf_r+0x1b2>
 800c556:	9b03      	ldr	r3, [sp, #12]
 800c558:	3307      	adds	r3, #7
 800c55a:	f023 0307 	bic.w	r3, r3, #7
 800c55e:	3308      	adds	r3, #8
 800c560:	9303      	str	r3, [sp, #12]
 800c562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c564:	4433      	add	r3, r6
 800c566:	9309      	str	r3, [sp, #36]	; 0x24
 800c568:	e767      	b.n	800c43a <_svfiprintf_r+0x4e>
 800c56a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c56e:	460c      	mov	r4, r1
 800c570:	2001      	movs	r0, #1
 800c572:	e7a5      	b.n	800c4c0 <_svfiprintf_r+0xd4>
 800c574:	2300      	movs	r3, #0
 800c576:	3401      	adds	r4, #1
 800c578:	9305      	str	r3, [sp, #20]
 800c57a:	4619      	mov	r1, r3
 800c57c:	f04f 0c0a 	mov.w	ip, #10
 800c580:	4620      	mov	r0, r4
 800c582:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c586:	3a30      	subs	r2, #48	; 0x30
 800c588:	2a09      	cmp	r2, #9
 800c58a:	d903      	bls.n	800c594 <_svfiprintf_r+0x1a8>
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d0c5      	beq.n	800c51c <_svfiprintf_r+0x130>
 800c590:	9105      	str	r1, [sp, #20]
 800c592:	e7c3      	b.n	800c51c <_svfiprintf_r+0x130>
 800c594:	fb0c 2101 	mla	r1, ip, r1, r2
 800c598:	4604      	mov	r4, r0
 800c59a:	2301      	movs	r3, #1
 800c59c:	e7f0      	b.n	800c580 <_svfiprintf_r+0x194>
 800c59e:	ab03      	add	r3, sp, #12
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	462a      	mov	r2, r5
 800c5a4:	4b0f      	ldr	r3, [pc, #60]	; (800c5e4 <_svfiprintf_r+0x1f8>)
 800c5a6:	a904      	add	r1, sp, #16
 800c5a8:	4638      	mov	r0, r7
 800c5aa:	f7fe f80f 	bl	800a5cc <_printf_float>
 800c5ae:	1c42      	adds	r2, r0, #1
 800c5b0:	4606      	mov	r6, r0
 800c5b2:	d1d6      	bne.n	800c562 <_svfiprintf_r+0x176>
 800c5b4:	89ab      	ldrh	r3, [r5, #12]
 800c5b6:	065b      	lsls	r3, r3, #25
 800c5b8:	f53f af2c 	bmi.w	800c414 <_svfiprintf_r+0x28>
 800c5bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5be:	b01d      	add	sp, #116	; 0x74
 800c5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c4:	ab03      	add	r3, sp, #12
 800c5c6:	9300      	str	r3, [sp, #0]
 800c5c8:	462a      	mov	r2, r5
 800c5ca:	4b06      	ldr	r3, [pc, #24]	; (800c5e4 <_svfiprintf_r+0x1f8>)
 800c5cc:	a904      	add	r1, sp, #16
 800c5ce:	4638      	mov	r0, r7
 800c5d0:	f7fe faa0 	bl	800ab14 <_printf_i>
 800c5d4:	e7eb      	b.n	800c5ae <_svfiprintf_r+0x1c2>
 800c5d6:	bf00      	nop
 800c5d8:	08015494 	.word	0x08015494
 800c5dc:	0801549e 	.word	0x0801549e
 800c5e0:	0800a5cd 	.word	0x0800a5cd
 800c5e4:	0800c335 	.word	0x0800c335
 800c5e8:	0801549a 	.word	0x0801549a

0800c5ec <_sbrk_r>:
 800c5ec:	b538      	push	{r3, r4, r5, lr}
 800c5ee:	4d06      	ldr	r5, [pc, #24]	; (800c608 <_sbrk_r+0x1c>)
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	4604      	mov	r4, r0
 800c5f4:	4608      	mov	r0, r1
 800c5f6:	602b      	str	r3, [r5, #0]
 800c5f8:	f7f6 ff9c 	bl	8003534 <_sbrk>
 800c5fc:	1c43      	adds	r3, r0, #1
 800c5fe:	d102      	bne.n	800c606 <_sbrk_r+0x1a>
 800c600:	682b      	ldr	r3, [r5, #0]
 800c602:	b103      	cbz	r3, 800c606 <_sbrk_r+0x1a>
 800c604:	6023      	str	r3, [r4, #0]
 800c606:	bd38      	pop	{r3, r4, r5, pc}
 800c608:	2000061c 	.word	0x2000061c

0800c60c <__assert_func>:
 800c60c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c60e:	4614      	mov	r4, r2
 800c610:	461a      	mov	r2, r3
 800c612:	4b09      	ldr	r3, [pc, #36]	; (800c638 <__assert_func+0x2c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	4605      	mov	r5, r0
 800c618:	68d8      	ldr	r0, [r3, #12]
 800c61a:	b14c      	cbz	r4, 800c630 <__assert_func+0x24>
 800c61c:	4b07      	ldr	r3, [pc, #28]	; (800c63c <__assert_func+0x30>)
 800c61e:	9100      	str	r1, [sp, #0]
 800c620:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c624:	4906      	ldr	r1, [pc, #24]	; (800c640 <__assert_func+0x34>)
 800c626:	462b      	mov	r3, r5
 800c628:	f000 f80e 	bl	800c648 <fiprintf>
 800c62c:	f000 faa4 	bl	800cb78 <abort>
 800c630:	4b04      	ldr	r3, [pc, #16]	; (800c644 <__assert_func+0x38>)
 800c632:	461c      	mov	r4, r3
 800c634:	e7f3      	b.n	800c61e <__assert_func+0x12>
 800c636:	bf00      	nop
 800c638:	20000010 	.word	0x20000010
 800c63c:	080154a5 	.word	0x080154a5
 800c640:	080154b2 	.word	0x080154b2
 800c644:	080154e0 	.word	0x080154e0

0800c648 <fiprintf>:
 800c648:	b40e      	push	{r1, r2, r3}
 800c64a:	b503      	push	{r0, r1, lr}
 800c64c:	4601      	mov	r1, r0
 800c64e:	ab03      	add	r3, sp, #12
 800c650:	4805      	ldr	r0, [pc, #20]	; (800c668 <fiprintf+0x20>)
 800c652:	f853 2b04 	ldr.w	r2, [r3], #4
 800c656:	6800      	ldr	r0, [r0, #0]
 800c658:	9301      	str	r3, [sp, #4]
 800c65a:	f000 f88f 	bl	800c77c <_vfiprintf_r>
 800c65e:	b002      	add	sp, #8
 800c660:	f85d eb04 	ldr.w	lr, [sp], #4
 800c664:	b003      	add	sp, #12
 800c666:	4770      	bx	lr
 800c668:	20000010 	.word	0x20000010

0800c66c <__ascii_mbtowc>:
 800c66c:	b082      	sub	sp, #8
 800c66e:	b901      	cbnz	r1, 800c672 <__ascii_mbtowc+0x6>
 800c670:	a901      	add	r1, sp, #4
 800c672:	b142      	cbz	r2, 800c686 <__ascii_mbtowc+0x1a>
 800c674:	b14b      	cbz	r3, 800c68a <__ascii_mbtowc+0x1e>
 800c676:	7813      	ldrb	r3, [r2, #0]
 800c678:	600b      	str	r3, [r1, #0]
 800c67a:	7812      	ldrb	r2, [r2, #0]
 800c67c:	1e10      	subs	r0, r2, #0
 800c67e:	bf18      	it	ne
 800c680:	2001      	movne	r0, #1
 800c682:	b002      	add	sp, #8
 800c684:	4770      	bx	lr
 800c686:	4610      	mov	r0, r2
 800c688:	e7fb      	b.n	800c682 <__ascii_mbtowc+0x16>
 800c68a:	f06f 0001 	mvn.w	r0, #1
 800c68e:	e7f8      	b.n	800c682 <__ascii_mbtowc+0x16>

0800c690 <memmove>:
 800c690:	4288      	cmp	r0, r1
 800c692:	b510      	push	{r4, lr}
 800c694:	eb01 0402 	add.w	r4, r1, r2
 800c698:	d902      	bls.n	800c6a0 <memmove+0x10>
 800c69a:	4284      	cmp	r4, r0
 800c69c:	4623      	mov	r3, r4
 800c69e:	d807      	bhi.n	800c6b0 <memmove+0x20>
 800c6a0:	1e43      	subs	r3, r0, #1
 800c6a2:	42a1      	cmp	r1, r4
 800c6a4:	d008      	beq.n	800c6b8 <memmove+0x28>
 800c6a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6ae:	e7f8      	b.n	800c6a2 <memmove+0x12>
 800c6b0:	4402      	add	r2, r0
 800c6b2:	4601      	mov	r1, r0
 800c6b4:	428a      	cmp	r2, r1
 800c6b6:	d100      	bne.n	800c6ba <memmove+0x2a>
 800c6b8:	bd10      	pop	{r4, pc}
 800c6ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6c2:	e7f7      	b.n	800c6b4 <memmove+0x24>

0800c6c4 <__malloc_lock>:
 800c6c4:	4801      	ldr	r0, [pc, #4]	; (800c6cc <__malloc_lock+0x8>)
 800c6c6:	f000 bc17 	b.w	800cef8 <__retarget_lock_acquire_recursive>
 800c6ca:	bf00      	nop
 800c6cc:	20000624 	.word	0x20000624

0800c6d0 <__malloc_unlock>:
 800c6d0:	4801      	ldr	r0, [pc, #4]	; (800c6d8 <__malloc_unlock+0x8>)
 800c6d2:	f000 bc12 	b.w	800cefa <__retarget_lock_release_recursive>
 800c6d6:	bf00      	nop
 800c6d8:	20000624 	.word	0x20000624

0800c6dc <_realloc_r>:
 800c6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6de:	4607      	mov	r7, r0
 800c6e0:	4614      	mov	r4, r2
 800c6e2:	460e      	mov	r6, r1
 800c6e4:	b921      	cbnz	r1, 800c6f0 <_realloc_r+0x14>
 800c6e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c6ea:	4611      	mov	r1, r2
 800c6ec:	f7ff bdc8 	b.w	800c280 <_malloc_r>
 800c6f0:	b922      	cbnz	r2, 800c6fc <_realloc_r+0x20>
 800c6f2:	f7ff fd75 	bl	800c1e0 <_free_r>
 800c6f6:	4625      	mov	r5, r4
 800c6f8:	4628      	mov	r0, r5
 800c6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6fc:	f000 fc62 	bl	800cfc4 <_malloc_usable_size_r>
 800c700:	42a0      	cmp	r0, r4
 800c702:	d20f      	bcs.n	800c724 <_realloc_r+0x48>
 800c704:	4621      	mov	r1, r4
 800c706:	4638      	mov	r0, r7
 800c708:	f7ff fdba 	bl	800c280 <_malloc_r>
 800c70c:	4605      	mov	r5, r0
 800c70e:	2800      	cmp	r0, #0
 800c710:	d0f2      	beq.n	800c6f8 <_realloc_r+0x1c>
 800c712:	4631      	mov	r1, r6
 800c714:	4622      	mov	r2, r4
 800c716:	f7ff f9c7 	bl	800baa8 <memcpy>
 800c71a:	4631      	mov	r1, r6
 800c71c:	4638      	mov	r0, r7
 800c71e:	f7ff fd5f 	bl	800c1e0 <_free_r>
 800c722:	e7e9      	b.n	800c6f8 <_realloc_r+0x1c>
 800c724:	4635      	mov	r5, r6
 800c726:	e7e7      	b.n	800c6f8 <_realloc_r+0x1c>

0800c728 <__sfputc_r>:
 800c728:	6893      	ldr	r3, [r2, #8]
 800c72a:	3b01      	subs	r3, #1
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	b410      	push	{r4}
 800c730:	6093      	str	r3, [r2, #8]
 800c732:	da08      	bge.n	800c746 <__sfputc_r+0x1e>
 800c734:	6994      	ldr	r4, [r2, #24]
 800c736:	42a3      	cmp	r3, r4
 800c738:	db01      	blt.n	800c73e <__sfputc_r+0x16>
 800c73a:	290a      	cmp	r1, #10
 800c73c:	d103      	bne.n	800c746 <__sfputc_r+0x1e>
 800c73e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c742:	f000 b94b 	b.w	800c9dc <__swbuf_r>
 800c746:	6813      	ldr	r3, [r2, #0]
 800c748:	1c58      	adds	r0, r3, #1
 800c74a:	6010      	str	r0, [r2, #0]
 800c74c:	7019      	strb	r1, [r3, #0]
 800c74e:	4608      	mov	r0, r1
 800c750:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c754:	4770      	bx	lr

0800c756 <__sfputs_r>:
 800c756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c758:	4606      	mov	r6, r0
 800c75a:	460f      	mov	r7, r1
 800c75c:	4614      	mov	r4, r2
 800c75e:	18d5      	adds	r5, r2, r3
 800c760:	42ac      	cmp	r4, r5
 800c762:	d101      	bne.n	800c768 <__sfputs_r+0x12>
 800c764:	2000      	movs	r0, #0
 800c766:	e007      	b.n	800c778 <__sfputs_r+0x22>
 800c768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c76c:	463a      	mov	r2, r7
 800c76e:	4630      	mov	r0, r6
 800c770:	f7ff ffda 	bl	800c728 <__sfputc_r>
 800c774:	1c43      	adds	r3, r0, #1
 800c776:	d1f3      	bne.n	800c760 <__sfputs_r+0xa>
 800c778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c77c <_vfiprintf_r>:
 800c77c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c780:	460d      	mov	r5, r1
 800c782:	b09d      	sub	sp, #116	; 0x74
 800c784:	4614      	mov	r4, r2
 800c786:	4698      	mov	r8, r3
 800c788:	4606      	mov	r6, r0
 800c78a:	b118      	cbz	r0, 800c794 <_vfiprintf_r+0x18>
 800c78c:	6983      	ldr	r3, [r0, #24]
 800c78e:	b90b      	cbnz	r3, 800c794 <_vfiprintf_r+0x18>
 800c790:	f000 fb14 	bl	800cdbc <__sinit>
 800c794:	4b89      	ldr	r3, [pc, #548]	; (800c9bc <_vfiprintf_r+0x240>)
 800c796:	429d      	cmp	r5, r3
 800c798:	d11b      	bne.n	800c7d2 <_vfiprintf_r+0x56>
 800c79a:	6875      	ldr	r5, [r6, #4]
 800c79c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c79e:	07d9      	lsls	r1, r3, #31
 800c7a0:	d405      	bmi.n	800c7ae <_vfiprintf_r+0x32>
 800c7a2:	89ab      	ldrh	r3, [r5, #12]
 800c7a4:	059a      	lsls	r2, r3, #22
 800c7a6:	d402      	bmi.n	800c7ae <_vfiprintf_r+0x32>
 800c7a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7aa:	f000 fba5 	bl	800cef8 <__retarget_lock_acquire_recursive>
 800c7ae:	89ab      	ldrh	r3, [r5, #12]
 800c7b0:	071b      	lsls	r3, r3, #28
 800c7b2:	d501      	bpl.n	800c7b8 <_vfiprintf_r+0x3c>
 800c7b4:	692b      	ldr	r3, [r5, #16]
 800c7b6:	b9eb      	cbnz	r3, 800c7f4 <_vfiprintf_r+0x78>
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	4630      	mov	r0, r6
 800c7bc:	f000 f96e 	bl	800ca9c <__swsetup_r>
 800c7c0:	b1c0      	cbz	r0, 800c7f4 <_vfiprintf_r+0x78>
 800c7c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c7c4:	07dc      	lsls	r4, r3, #31
 800c7c6:	d50e      	bpl.n	800c7e6 <_vfiprintf_r+0x6a>
 800c7c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7cc:	b01d      	add	sp, #116	; 0x74
 800c7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7d2:	4b7b      	ldr	r3, [pc, #492]	; (800c9c0 <_vfiprintf_r+0x244>)
 800c7d4:	429d      	cmp	r5, r3
 800c7d6:	d101      	bne.n	800c7dc <_vfiprintf_r+0x60>
 800c7d8:	68b5      	ldr	r5, [r6, #8]
 800c7da:	e7df      	b.n	800c79c <_vfiprintf_r+0x20>
 800c7dc:	4b79      	ldr	r3, [pc, #484]	; (800c9c4 <_vfiprintf_r+0x248>)
 800c7de:	429d      	cmp	r5, r3
 800c7e0:	bf08      	it	eq
 800c7e2:	68f5      	ldreq	r5, [r6, #12]
 800c7e4:	e7da      	b.n	800c79c <_vfiprintf_r+0x20>
 800c7e6:	89ab      	ldrh	r3, [r5, #12]
 800c7e8:	0598      	lsls	r0, r3, #22
 800c7ea:	d4ed      	bmi.n	800c7c8 <_vfiprintf_r+0x4c>
 800c7ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7ee:	f000 fb84 	bl	800cefa <__retarget_lock_release_recursive>
 800c7f2:	e7e9      	b.n	800c7c8 <_vfiprintf_r+0x4c>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7f8:	2320      	movs	r3, #32
 800c7fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c7fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800c802:	2330      	movs	r3, #48	; 0x30
 800c804:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c9c8 <_vfiprintf_r+0x24c>
 800c808:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c80c:	f04f 0901 	mov.w	r9, #1
 800c810:	4623      	mov	r3, r4
 800c812:	469a      	mov	sl, r3
 800c814:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c818:	b10a      	cbz	r2, 800c81e <_vfiprintf_r+0xa2>
 800c81a:	2a25      	cmp	r2, #37	; 0x25
 800c81c:	d1f9      	bne.n	800c812 <_vfiprintf_r+0x96>
 800c81e:	ebba 0b04 	subs.w	fp, sl, r4
 800c822:	d00b      	beq.n	800c83c <_vfiprintf_r+0xc0>
 800c824:	465b      	mov	r3, fp
 800c826:	4622      	mov	r2, r4
 800c828:	4629      	mov	r1, r5
 800c82a:	4630      	mov	r0, r6
 800c82c:	f7ff ff93 	bl	800c756 <__sfputs_r>
 800c830:	3001      	adds	r0, #1
 800c832:	f000 80aa 	beq.w	800c98a <_vfiprintf_r+0x20e>
 800c836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c838:	445a      	add	r2, fp
 800c83a:	9209      	str	r2, [sp, #36]	; 0x24
 800c83c:	f89a 3000 	ldrb.w	r3, [sl]
 800c840:	2b00      	cmp	r3, #0
 800c842:	f000 80a2 	beq.w	800c98a <_vfiprintf_r+0x20e>
 800c846:	2300      	movs	r3, #0
 800c848:	f04f 32ff 	mov.w	r2, #4294967295
 800c84c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c850:	f10a 0a01 	add.w	sl, sl, #1
 800c854:	9304      	str	r3, [sp, #16]
 800c856:	9307      	str	r3, [sp, #28]
 800c858:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c85c:	931a      	str	r3, [sp, #104]	; 0x68
 800c85e:	4654      	mov	r4, sl
 800c860:	2205      	movs	r2, #5
 800c862:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c866:	4858      	ldr	r0, [pc, #352]	; (800c9c8 <_vfiprintf_r+0x24c>)
 800c868:	f7f3 fcba 	bl	80001e0 <memchr>
 800c86c:	9a04      	ldr	r2, [sp, #16]
 800c86e:	b9d8      	cbnz	r0, 800c8a8 <_vfiprintf_r+0x12c>
 800c870:	06d1      	lsls	r1, r2, #27
 800c872:	bf44      	itt	mi
 800c874:	2320      	movmi	r3, #32
 800c876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c87a:	0713      	lsls	r3, r2, #28
 800c87c:	bf44      	itt	mi
 800c87e:	232b      	movmi	r3, #43	; 0x2b
 800c880:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c884:	f89a 3000 	ldrb.w	r3, [sl]
 800c888:	2b2a      	cmp	r3, #42	; 0x2a
 800c88a:	d015      	beq.n	800c8b8 <_vfiprintf_r+0x13c>
 800c88c:	9a07      	ldr	r2, [sp, #28]
 800c88e:	4654      	mov	r4, sl
 800c890:	2000      	movs	r0, #0
 800c892:	f04f 0c0a 	mov.w	ip, #10
 800c896:	4621      	mov	r1, r4
 800c898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c89c:	3b30      	subs	r3, #48	; 0x30
 800c89e:	2b09      	cmp	r3, #9
 800c8a0:	d94e      	bls.n	800c940 <_vfiprintf_r+0x1c4>
 800c8a2:	b1b0      	cbz	r0, 800c8d2 <_vfiprintf_r+0x156>
 800c8a4:	9207      	str	r2, [sp, #28]
 800c8a6:	e014      	b.n	800c8d2 <_vfiprintf_r+0x156>
 800c8a8:	eba0 0308 	sub.w	r3, r0, r8
 800c8ac:	fa09 f303 	lsl.w	r3, r9, r3
 800c8b0:	4313      	orrs	r3, r2
 800c8b2:	9304      	str	r3, [sp, #16]
 800c8b4:	46a2      	mov	sl, r4
 800c8b6:	e7d2      	b.n	800c85e <_vfiprintf_r+0xe2>
 800c8b8:	9b03      	ldr	r3, [sp, #12]
 800c8ba:	1d19      	adds	r1, r3, #4
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	9103      	str	r1, [sp, #12]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	bfbb      	ittet	lt
 800c8c4:	425b      	neglt	r3, r3
 800c8c6:	f042 0202 	orrlt.w	r2, r2, #2
 800c8ca:	9307      	strge	r3, [sp, #28]
 800c8cc:	9307      	strlt	r3, [sp, #28]
 800c8ce:	bfb8      	it	lt
 800c8d0:	9204      	strlt	r2, [sp, #16]
 800c8d2:	7823      	ldrb	r3, [r4, #0]
 800c8d4:	2b2e      	cmp	r3, #46	; 0x2e
 800c8d6:	d10c      	bne.n	800c8f2 <_vfiprintf_r+0x176>
 800c8d8:	7863      	ldrb	r3, [r4, #1]
 800c8da:	2b2a      	cmp	r3, #42	; 0x2a
 800c8dc:	d135      	bne.n	800c94a <_vfiprintf_r+0x1ce>
 800c8de:	9b03      	ldr	r3, [sp, #12]
 800c8e0:	1d1a      	adds	r2, r3, #4
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	9203      	str	r2, [sp, #12]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	bfb8      	it	lt
 800c8ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800c8ee:	3402      	adds	r4, #2
 800c8f0:	9305      	str	r3, [sp, #20]
 800c8f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c9d8 <_vfiprintf_r+0x25c>
 800c8f6:	7821      	ldrb	r1, [r4, #0]
 800c8f8:	2203      	movs	r2, #3
 800c8fa:	4650      	mov	r0, sl
 800c8fc:	f7f3 fc70 	bl	80001e0 <memchr>
 800c900:	b140      	cbz	r0, 800c914 <_vfiprintf_r+0x198>
 800c902:	2340      	movs	r3, #64	; 0x40
 800c904:	eba0 000a 	sub.w	r0, r0, sl
 800c908:	fa03 f000 	lsl.w	r0, r3, r0
 800c90c:	9b04      	ldr	r3, [sp, #16]
 800c90e:	4303      	orrs	r3, r0
 800c910:	3401      	adds	r4, #1
 800c912:	9304      	str	r3, [sp, #16]
 800c914:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c918:	482c      	ldr	r0, [pc, #176]	; (800c9cc <_vfiprintf_r+0x250>)
 800c91a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c91e:	2206      	movs	r2, #6
 800c920:	f7f3 fc5e 	bl	80001e0 <memchr>
 800c924:	2800      	cmp	r0, #0
 800c926:	d03f      	beq.n	800c9a8 <_vfiprintf_r+0x22c>
 800c928:	4b29      	ldr	r3, [pc, #164]	; (800c9d0 <_vfiprintf_r+0x254>)
 800c92a:	bb1b      	cbnz	r3, 800c974 <_vfiprintf_r+0x1f8>
 800c92c:	9b03      	ldr	r3, [sp, #12]
 800c92e:	3307      	adds	r3, #7
 800c930:	f023 0307 	bic.w	r3, r3, #7
 800c934:	3308      	adds	r3, #8
 800c936:	9303      	str	r3, [sp, #12]
 800c938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c93a:	443b      	add	r3, r7
 800c93c:	9309      	str	r3, [sp, #36]	; 0x24
 800c93e:	e767      	b.n	800c810 <_vfiprintf_r+0x94>
 800c940:	fb0c 3202 	mla	r2, ip, r2, r3
 800c944:	460c      	mov	r4, r1
 800c946:	2001      	movs	r0, #1
 800c948:	e7a5      	b.n	800c896 <_vfiprintf_r+0x11a>
 800c94a:	2300      	movs	r3, #0
 800c94c:	3401      	adds	r4, #1
 800c94e:	9305      	str	r3, [sp, #20]
 800c950:	4619      	mov	r1, r3
 800c952:	f04f 0c0a 	mov.w	ip, #10
 800c956:	4620      	mov	r0, r4
 800c958:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c95c:	3a30      	subs	r2, #48	; 0x30
 800c95e:	2a09      	cmp	r2, #9
 800c960:	d903      	bls.n	800c96a <_vfiprintf_r+0x1ee>
 800c962:	2b00      	cmp	r3, #0
 800c964:	d0c5      	beq.n	800c8f2 <_vfiprintf_r+0x176>
 800c966:	9105      	str	r1, [sp, #20]
 800c968:	e7c3      	b.n	800c8f2 <_vfiprintf_r+0x176>
 800c96a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c96e:	4604      	mov	r4, r0
 800c970:	2301      	movs	r3, #1
 800c972:	e7f0      	b.n	800c956 <_vfiprintf_r+0x1da>
 800c974:	ab03      	add	r3, sp, #12
 800c976:	9300      	str	r3, [sp, #0]
 800c978:	462a      	mov	r2, r5
 800c97a:	4b16      	ldr	r3, [pc, #88]	; (800c9d4 <_vfiprintf_r+0x258>)
 800c97c:	a904      	add	r1, sp, #16
 800c97e:	4630      	mov	r0, r6
 800c980:	f7fd fe24 	bl	800a5cc <_printf_float>
 800c984:	4607      	mov	r7, r0
 800c986:	1c78      	adds	r0, r7, #1
 800c988:	d1d6      	bne.n	800c938 <_vfiprintf_r+0x1bc>
 800c98a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c98c:	07d9      	lsls	r1, r3, #31
 800c98e:	d405      	bmi.n	800c99c <_vfiprintf_r+0x220>
 800c990:	89ab      	ldrh	r3, [r5, #12]
 800c992:	059a      	lsls	r2, r3, #22
 800c994:	d402      	bmi.n	800c99c <_vfiprintf_r+0x220>
 800c996:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c998:	f000 faaf 	bl	800cefa <__retarget_lock_release_recursive>
 800c99c:	89ab      	ldrh	r3, [r5, #12]
 800c99e:	065b      	lsls	r3, r3, #25
 800c9a0:	f53f af12 	bmi.w	800c7c8 <_vfiprintf_r+0x4c>
 800c9a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9a6:	e711      	b.n	800c7cc <_vfiprintf_r+0x50>
 800c9a8:	ab03      	add	r3, sp, #12
 800c9aa:	9300      	str	r3, [sp, #0]
 800c9ac:	462a      	mov	r2, r5
 800c9ae:	4b09      	ldr	r3, [pc, #36]	; (800c9d4 <_vfiprintf_r+0x258>)
 800c9b0:	a904      	add	r1, sp, #16
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	f7fe f8ae 	bl	800ab14 <_printf_i>
 800c9b8:	e7e4      	b.n	800c984 <_vfiprintf_r+0x208>
 800c9ba:	bf00      	nop
 800c9bc:	0801560c 	.word	0x0801560c
 800c9c0:	0801562c 	.word	0x0801562c
 800c9c4:	080155ec 	.word	0x080155ec
 800c9c8:	08015494 	.word	0x08015494
 800c9cc:	0801549e 	.word	0x0801549e
 800c9d0:	0800a5cd 	.word	0x0800a5cd
 800c9d4:	0800c757 	.word	0x0800c757
 800c9d8:	0801549a 	.word	0x0801549a

0800c9dc <__swbuf_r>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	460e      	mov	r6, r1
 800c9e0:	4614      	mov	r4, r2
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	b118      	cbz	r0, 800c9ee <__swbuf_r+0x12>
 800c9e6:	6983      	ldr	r3, [r0, #24]
 800c9e8:	b90b      	cbnz	r3, 800c9ee <__swbuf_r+0x12>
 800c9ea:	f000 f9e7 	bl	800cdbc <__sinit>
 800c9ee:	4b21      	ldr	r3, [pc, #132]	; (800ca74 <__swbuf_r+0x98>)
 800c9f0:	429c      	cmp	r4, r3
 800c9f2:	d12b      	bne.n	800ca4c <__swbuf_r+0x70>
 800c9f4:	686c      	ldr	r4, [r5, #4]
 800c9f6:	69a3      	ldr	r3, [r4, #24]
 800c9f8:	60a3      	str	r3, [r4, #8]
 800c9fa:	89a3      	ldrh	r3, [r4, #12]
 800c9fc:	071a      	lsls	r2, r3, #28
 800c9fe:	d52f      	bpl.n	800ca60 <__swbuf_r+0x84>
 800ca00:	6923      	ldr	r3, [r4, #16]
 800ca02:	b36b      	cbz	r3, 800ca60 <__swbuf_r+0x84>
 800ca04:	6923      	ldr	r3, [r4, #16]
 800ca06:	6820      	ldr	r0, [r4, #0]
 800ca08:	1ac0      	subs	r0, r0, r3
 800ca0a:	6963      	ldr	r3, [r4, #20]
 800ca0c:	b2f6      	uxtb	r6, r6
 800ca0e:	4283      	cmp	r3, r0
 800ca10:	4637      	mov	r7, r6
 800ca12:	dc04      	bgt.n	800ca1e <__swbuf_r+0x42>
 800ca14:	4621      	mov	r1, r4
 800ca16:	4628      	mov	r0, r5
 800ca18:	f000 f93c 	bl	800cc94 <_fflush_r>
 800ca1c:	bb30      	cbnz	r0, 800ca6c <__swbuf_r+0x90>
 800ca1e:	68a3      	ldr	r3, [r4, #8]
 800ca20:	3b01      	subs	r3, #1
 800ca22:	60a3      	str	r3, [r4, #8]
 800ca24:	6823      	ldr	r3, [r4, #0]
 800ca26:	1c5a      	adds	r2, r3, #1
 800ca28:	6022      	str	r2, [r4, #0]
 800ca2a:	701e      	strb	r6, [r3, #0]
 800ca2c:	6963      	ldr	r3, [r4, #20]
 800ca2e:	3001      	adds	r0, #1
 800ca30:	4283      	cmp	r3, r0
 800ca32:	d004      	beq.n	800ca3e <__swbuf_r+0x62>
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	07db      	lsls	r3, r3, #31
 800ca38:	d506      	bpl.n	800ca48 <__swbuf_r+0x6c>
 800ca3a:	2e0a      	cmp	r6, #10
 800ca3c:	d104      	bne.n	800ca48 <__swbuf_r+0x6c>
 800ca3e:	4621      	mov	r1, r4
 800ca40:	4628      	mov	r0, r5
 800ca42:	f000 f927 	bl	800cc94 <_fflush_r>
 800ca46:	b988      	cbnz	r0, 800ca6c <__swbuf_r+0x90>
 800ca48:	4638      	mov	r0, r7
 800ca4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca4c:	4b0a      	ldr	r3, [pc, #40]	; (800ca78 <__swbuf_r+0x9c>)
 800ca4e:	429c      	cmp	r4, r3
 800ca50:	d101      	bne.n	800ca56 <__swbuf_r+0x7a>
 800ca52:	68ac      	ldr	r4, [r5, #8]
 800ca54:	e7cf      	b.n	800c9f6 <__swbuf_r+0x1a>
 800ca56:	4b09      	ldr	r3, [pc, #36]	; (800ca7c <__swbuf_r+0xa0>)
 800ca58:	429c      	cmp	r4, r3
 800ca5a:	bf08      	it	eq
 800ca5c:	68ec      	ldreq	r4, [r5, #12]
 800ca5e:	e7ca      	b.n	800c9f6 <__swbuf_r+0x1a>
 800ca60:	4621      	mov	r1, r4
 800ca62:	4628      	mov	r0, r5
 800ca64:	f000 f81a 	bl	800ca9c <__swsetup_r>
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d0cb      	beq.n	800ca04 <__swbuf_r+0x28>
 800ca6c:	f04f 37ff 	mov.w	r7, #4294967295
 800ca70:	e7ea      	b.n	800ca48 <__swbuf_r+0x6c>
 800ca72:	bf00      	nop
 800ca74:	0801560c 	.word	0x0801560c
 800ca78:	0801562c 	.word	0x0801562c
 800ca7c:	080155ec 	.word	0x080155ec

0800ca80 <__ascii_wctomb>:
 800ca80:	b149      	cbz	r1, 800ca96 <__ascii_wctomb+0x16>
 800ca82:	2aff      	cmp	r2, #255	; 0xff
 800ca84:	bf85      	ittet	hi
 800ca86:	238a      	movhi	r3, #138	; 0x8a
 800ca88:	6003      	strhi	r3, [r0, #0]
 800ca8a:	700a      	strbls	r2, [r1, #0]
 800ca8c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ca90:	bf98      	it	ls
 800ca92:	2001      	movls	r0, #1
 800ca94:	4770      	bx	lr
 800ca96:	4608      	mov	r0, r1
 800ca98:	4770      	bx	lr
	...

0800ca9c <__swsetup_r>:
 800ca9c:	4b32      	ldr	r3, [pc, #200]	; (800cb68 <__swsetup_r+0xcc>)
 800ca9e:	b570      	push	{r4, r5, r6, lr}
 800caa0:	681d      	ldr	r5, [r3, #0]
 800caa2:	4606      	mov	r6, r0
 800caa4:	460c      	mov	r4, r1
 800caa6:	b125      	cbz	r5, 800cab2 <__swsetup_r+0x16>
 800caa8:	69ab      	ldr	r3, [r5, #24]
 800caaa:	b913      	cbnz	r3, 800cab2 <__swsetup_r+0x16>
 800caac:	4628      	mov	r0, r5
 800caae:	f000 f985 	bl	800cdbc <__sinit>
 800cab2:	4b2e      	ldr	r3, [pc, #184]	; (800cb6c <__swsetup_r+0xd0>)
 800cab4:	429c      	cmp	r4, r3
 800cab6:	d10f      	bne.n	800cad8 <__swsetup_r+0x3c>
 800cab8:	686c      	ldr	r4, [r5, #4]
 800caba:	89a3      	ldrh	r3, [r4, #12]
 800cabc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cac0:	0719      	lsls	r1, r3, #28
 800cac2:	d42c      	bmi.n	800cb1e <__swsetup_r+0x82>
 800cac4:	06dd      	lsls	r5, r3, #27
 800cac6:	d411      	bmi.n	800caec <__swsetup_r+0x50>
 800cac8:	2309      	movs	r3, #9
 800caca:	6033      	str	r3, [r6, #0]
 800cacc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cad0:	81a3      	strh	r3, [r4, #12]
 800cad2:	f04f 30ff 	mov.w	r0, #4294967295
 800cad6:	e03e      	b.n	800cb56 <__swsetup_r+0xba>
 800cad8:	4b25      	ldr	r3, [pc, #148]	; (800cb70 <__swsetup_r+0xd4>)
 800cada:	429c      	cmp	r4, r3
 800cadc:	d101      	bne.n	800cae2 <__swsetup_r+0x46>
 800cade:	68ac      	ldr	r4, [r5, #8]
 800cae0:	e7eb      	b.n	800caba <__swsetup_r+0x1e>
 800cae2:	4b24      	ldr	r3, [pc, #144]	; (800cb74 <__swsetup_r+0xd8>)
 800cae4:	429c      	cmp	r4, r3
 800cae6:	bf08      	it	eq
 800cae8:	68ec      	ldreq	r4, [r5, #12]
 800caea:	e7e6      	b.n	800caba <__swsetup_r+0x1e>
 800caec:	0758      	lsls	r0, r3, #29
 800caee:	d512      	bpl.n	800cb16 <__swsetup_r+0x7a>
 800caf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800caf2:	b141      	cbz	r1, 800cb06 <__swsetup_r+0x6a>
 800caf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800caf8:	4299      	cmp	r1, r3
 800cafa:	d002      	beq.n	800cb02 <__swsetup_r+0x66>
 800cafc:	4630      	mov	r0, r6
 800cafe:	f7ff fb6f 	bl	800c1e0 <_free_r>
 800cb02:	2300      	movs	r3, #0
 800cb04:	6363      	str	r3, [r4, #52]	; 0x34
 800cb06:	89a3      	ldrh	r3, [r4, #12]
 800cb08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb0c:	81a3      	strh	r3, [r4, #12]
 800cb0e:	2300      	movs	r3, #0
 800cb10:	6063      	str	r3, [r4, #4]
 800cb12:	6923      	ldr	r3, [r4, #16]
 800cb14:	6023      	str	r3, [r4, #0]
 800cb16:	89a3      	ldrh	r3, [r4, #12]
 800cb18:	f043 0308 	orr.w	r3, r3, #8
 800cb1c:	81a3      	strh	r3, [r4, #12]
 800cb1e:	6923      	ldr	r3, [r4, #16]
 800cb20:	b94b      	cbnz	r3, 800cb36 <__swsetup_r+0x9a>
 800cb22:	89a3      	ldrh	r3, [r4, #12]
 800cb24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb2c:	d003      	beq.n	800cb36 <__swsetup_r+0x9a>
 800cb2e:	4621      	mov	r1, r4
 800cb30:	4630      	mov	r0, r6
 800cb32:	f000 fa07 	bl	800cf44 <__smakebuf_r>
 800cb36:	89a0      	ldrh	r0, [r4, #12]
 800cb38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb3c:	f010 0301 	ands.w	r3, r0, #1
 800cb40:	d00a      	beq.n	800cb58 <__swsetup_r+0xbc>
 800cb42:	2300      	movs	r3, #0
 800cb44:	60a3      	str	r3, [r4, #8]
 800cb46:	6963      	ldr	r3, [r4, #20]
 800cb48:	425b      	negs	r3, r3
 800cb4a:	61a3      	str	r3, [r4, #24]
 800cb4c:	6923      	ldr	r3, [r4, #16]
 800cb4e:	b943      	cbnz	r3, 800cb62 <__swsetup_r+0xc6>
 800cb50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cb54:	d1ba      	bne.n	800cacc <__swsetup_r+0x30>
 800cb56:	bd70      	pop	{r4, r5, r6, pc}
 800cb58:	0781      	lsls	r1, r0, #30
 800cb5a:	bf58      	it	pl
 800cb5c:	6963      	ldrpl	r3, [r4, #20]
 800cb5e:	60a3      	str	r3, [r4, #8]
 800cb60:	e7f4      	b.n	800cb4c <__swsetup_r+0xb0>
 800cb62:	2000      	movs	r0, #0
 800cb64:	e7f7      	b.n	800cb56 <__swsetup_r+0xba>
 800cb66:	bf00      	nop
 800cb68:	20000010 	.word	0x20000010
 800cb6c:	0801560c 	.word	0x0801560c
 800cb70:	0801562c 	.word	0x0801562c
 800cb74:	080155ec 	.word	0x080155ec

0800cb78 <abort>:
 800cb78:	b508      	push	{r3, lr}
 800cb7a:	2006      	movs	r0, #6
 800cb7c:	f000 fa52 	bl	800d024 <raise>
 800cb80:	2001      	movs	r0, #1
 800cb82:	f7f6 fc5f 	bl	8003444 <_exit>
	...

0800cb88 <__sflush_r>:
 800cb88:	898a      	ldrh	r2, [r1, #12]
 800cb8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb8e:	4605      	mov	r5, r0
 800cb90:	0710      	lsls	r0, r2, #28
 800cb92:	460c      	mov	r4, r1
 800cb94:	d458      	bmi.n	800cc48 <__sflush_r+0xc0>
 800cb96:	684b      	ldr	r3, [r1, #4]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	dc05      	bgt.n	800cba8 <__sflush_r+0x20>
 800cb9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	dc02      	bgt.n	800cba8 <__sflush_r+0x20>
 800cba2:	2000      	movs	r0, #0
 800cba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbaa:	2e00      	cmp	r6, #0
 800cbac:	d0f9      	beq.n	800cba2 <__sflush_r+0x1a>
 800cbae:	2300      	movs	r3, #0
 800cbb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cbb4:	682f      	ldr	r7, [r5, #0]
 800cbb6:	602b      	str	r3, [r5, #0]
 800cbb8:	d032      	beq.n	800cc20 <__sflush_r+0x98>
 800cbba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cbbc:	89a3      	ldrh	r3, [r4, #12]
 800cbbe:	075a      	lsls	r2, r3, #29
 800cbc0:	d505      	bpl.n	800cbce <__sflush_r+0x46>
 800cbc2:	6863      	ldr	r3, [r4, #4]
 800cbc4:	1ac0      	subs	r0, r0, r3
 800cbc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cbc8:	b10b      	cbz	r3, 800cbce <__sflush_r+0x46>
 800cbca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cbcc:	1ac0      	subs	r0, r0, r3
 800cbce:	2300      	movs	r3, #0
 800cbd0:	4602      	mov	r2, r0
 800cbd2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cbd4:	6a21      	ldr	r1, [r4, #32]
 800cbd6:	4628      	mov	r0, r5
 800cbd8:	47b0      	blx	r6
 800cbda:	1c43      	adds	r3, r0, #1
 800cbdc:	89a3      	ldrh	r3, [r4, #12]
 800cbde:	d106      	bne.n	800cbee <__sflush_r+0x66>
 800cbe0:	6829      	ldr	r1, [r5, #0]
 800cbe2:	291d      	cmp	r1, #29
 800cbe4:	d82c      	bhi.n	800cc40 <__sflush_r+0xb8>
 800cbe6:	4a2a      	ldr	r2, [pc, #168]	; (800cc90 <__sflush_r+0x108>)
 800cbe8:	40ca      	lsrs	r2, r1
 800cbea:	07d6      	lsls	r6, r2, #31
 800cbec:	d528      	bpl.n	800cc40 <__sflush_r+0xb8>
 800cbee:	2200      	movs	r2, #0
 800cbf0:	6062      	str	r2, [r4, #4]
 800cbf2:	04d9      	lsls	r1, r3, #19
 800cbf4:	6922      	ldr	r2, [r4, #16]
 800cbf6:	6022      	str	r2, [r4, #0]
 800cbf8:	d504      	bpl.n	800cc04 <__sflush_r+0x7c>
 800cbfa:	1c42      	adds	r2, r0, #1
 800cbfc:	d101      	bne.n	800cc02 <__sflush_r+0x7a>
 800cbfe:	682b      	ldr	r3, [r5, #0]
 800cc00:	b903      	cbnz	r3, 800cc04 <__sflush_r+0x7c>
 800cc02:	6560      	str	r0, [r4, #84]	; 0x54
 800cc04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc06:	602f      	str	r7, [r5, #0]
 800cc08:	2900      	cmp	r1, #0
 800cc0a:	d0ca      	beq.n	800cba2 <__sflush_r+0x1a>
 800cc0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc10:	4299      	cmp	r1, r3
 800cc12:	d002      	beq.n	800cc1a <__sflush_r+0x92>
 800cc14:	4628      	mov	r0, r5
 800cc16:	f7ff fae3 	bl	800c1e0 <_free_r>
 800cc1a:	2000      	movs	r0, #0
 800cc1c:	6360      	str	r0, [r4, #52]	; 0x34
 800cc1e:	e7c1      	b.n	800cba4 <__sflush_r+0x1c>
 800cc20:	6a21      	ldr	r1, [r4, #32]
 800cc22:	2301      	movs	r3, #1
 800cc24:	4628      	mov	r0, r5
 800cc26:	47b0      	blx	r6
 800cc28:	1c41      	adds	r1, r0, #1
 800cc2a:	d1c7      	bne.n	800cbbc <__sflush_r+0x34>
 800cc2c:	682b      	ldr	r3, [r5, #0]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d0c4      	beq.n	800cbbc <__sflush_r+0x34>
 800cc32:	2b1d      	cmp	r3, #29
 800cc34:	d001      	beq.n	800cc3a <__sflush_r+0xb2>
 800cc36:	2b16      	cmp	r3, #22
 800cc38:	d101      	bne.n	800cc3e <__sflush_r+0xb6>
 800cc3a:	602f      	str	r7, [r5, #0]
 800cc3c:	e7b1      	b.n	800cba2 <__sflush_r+0x1a>
 800cc3e:	89a3      	ldrh	r3, [r4, #12]
 800cc40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc44:	81a3      	strh	r3, [r4, #12]
 800cc46:	e7ad      	b.n	800cba4 <__sflush_r+0x1c>
 800cc48:	690f      	ldr	r7, [r1, #16]
 800cc4a:	2f00      	cmp	r7, #0
 800cc4c:	d0a9      	beq.n	800cba2 <__sflush_r+0x1a>
 800cc4e:	0793      	lsls	r3, r2, #30
 800cc50:	680e      	ldr	r6, [r1, #0]
 800cc52:	bf08      	it	eq
 800cc54:	694b      	ldreq	r3, [r1, #20]
 800cc56:	600f      	str	r7, [r1, #0]
 800cc58:	bf18      	it	ne
 800cc5a:	2300      	movne	r3, #0
 800cc5c:	eba6 0807 	sub.w	r8, r6, r7
 800cc60:	608b      	str	r3, [r1, #8]
 800cc62:	f1b8 0f00 	cmp.w	r8, #0
 800cc66:	dd9c      	ble.n	800cba2 <__sflush_r+0x1a>
 800cc68:	6a21      	ldr	r1, [r4, #32]
 800cc6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cc6c:	4643      	mov	r3, r8
 800cc6e:	463a      	mov	r2, r7
 800cc70:	4628      	mov	r0, r5
 800cc72:	47b0      	blx	r6
 800cc74:	2800      	cmp	r0, #0
 800cc76:	dc06      	bgt.n	800cc86 <__sflush_r+0xfe>
 800cc78:	89a3      	ldrh	r3, [r4, #12]
 800cc7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc7e:	81a3      	strh	r3, [r4, #12]
 800cc80:	f04f 30ff 	mov.w	r0, #4294967295
 800cc84:	e78e      	b.n	800cba4 <__sflush_r+0x1c>
 800cc86:	4407      	add	r7, r0
 800cc88:	eba8 0800 	sub.w	r8, r8, r0
 800cc8c:	e7e9      	b.n	800cc62 <__sflush_r+0xda>
 800cc8e:	bf00      	nop
 800cc90:	20400001 	.word	0x20400001

0800cc94 <_fflush_r>:
 800cc94:	b538      	push	{r3, r4, r5, lr}
 800cc96:	690b      	ldr	r3, [r1, #16]
 800cc98:	4605      	mov	r5, r0
 800cc9a:	460c      	mov	r4, r1
 800cc9c:	b913      	cbnz	r3, 800cca4 <_fflush_r+0x10>
 800cc9e:	2500      	movs	r5, #0
 800cca0:	4628      	mov	r0, r5
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	b118      	cbz	r0, 800ccae <_fflush_r+0x1a>
 800cca6:	6983      	ldr	r3, [r0, #24]
 800cca8:	b90b      	cbnz	r3, 800ccae <_fflush_r+0x1a>
 800ccaa:	f000 f887 	bl	800cdbc <__sinit>
 800ccae:	4b14      	ldr	r3, [pc, #80]	; (800cd00 <_fflush_r+0x6c>)
 800ccb0:	429c      	cmp	r4, r3
 800ccb2:	d11b      	bne.n	800ccec <_fflush_r+0x58>
 800ccb4:	686c      	ldr	r4, [r5, #4]
 800ccb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0ef      	beq.n	800cc9e <_fflush_r+0xa>
 800ccbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ccc0:	07d0      	lsls	r0, r2, #31
 800ccc2:	d404      	bmi.n	800ccce <_fflush_r+0x3a>
 800ccc4:	0599      	lsls	r1, r3, #22
 800ccc6:	d402      	bmi.n	800ccce <_fflush_r+0x3a>
 800ccc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccca:	f000 f915 	bl	800cef8 <__retarget_lock_acquire_recursive>
 800ccce:	4628      	mov	r0, r5
 800ccd0:	4621      	mov	r1, r4
 800ccd2:	f7ff ff59 	bl	800cb88 <__sflush_r>
 800ccd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccd8:	07da      	lsls	r2, r3, #31
 800ccda:	4605      	mov	r5, r0
 800ccdc:	d4e0      	bmi.n	800cca0 <_fflush_r+0xc>
 800ccde:	89a3      	ldrh	r3, [r4, #12]
 800cce0:	059b      	lsls	r3, r3, #22
 800cce2:	d4dd      	bmi.n	800cca0 <_fflush_r+0xc>
 800cce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cce6:	f000 f908 	bl	800cefa <__retarget_lock_release_recursive>
 800ccea:	e7d9      	b.n	800cca0 <_fflush_r+0xc>
 800ccec:	4b05      	ldr	r3, [pc, #20]	; (800cd04 <_fflush_r+0x70>)
 800ccee:	429c      	cmp	r4, r3
 800ccf0:	d101      	bne.n	800ccf6 <_fflush_r+0x62>
 800ccf2:	68ac      	ldr	r4, [r5, #8]
 800ccf4:	e7df      	b.n	800ccb6 <_fflush_r+0x22>
 800ccf6:	4b04      	ldr	r3, [pc, #16]	; (800cd08 <_fflush_r+0x74>)
 800ccf8:	429c      	cmp	r4, r3
 800ccfa:	bf08      	it	eq
 800ccfc:	68ec      	ldreq	r4, [r5, #12]
 800ccfe:	e7da      	b.n	800ccb6 <_fflush_r+0x22>
 800cd00:	0801560c 	.word	0x0801560c
 800cd04:	0801562c 	.word	0x0801562c
 800cd08:	080155ec 	.word	0x080155ec

0800cd0c <std>:
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	b510      	push	{r4, lr}
 800cd10:	4604      	mov	r4, r0
 800cd12:	e9c0 3300 	strd	r3, r3, [r0]
 800cd16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd1a:	6083      	str	r3, [r0, #8]
 800cd1c:	8181      	strh	r1, [r0, #12]
 800cd1e:	6643      	str	r3, [r0, #100]	; 0x64
 800cd20:	81c2      	strh	r2, [r0, #14]
 800cd22:	6183      	str	r3, [r0, #24]
 800cd24:	4619      	mov	r1, r3
 800cd26:	2208      	movs	r2, #8
 800cd28:	305c      	adds	r0, #92	; 0x5c
 800cd2a:	f7fd fba7 	bl	800a47c <memset>
 800cd2e:	4b05      	ldr	r3, [pc, #20]	; (800cd44 <std+0x38>)
 800cd30:	6263      	str	r3, [r4, #36]	; 0x24
 800cd32:	4b05      	ldr	r3, [pc, #20]	; (800cd48 <std+0x3c>)
 800cd34:	62a3      	str	r3, [r4, #40]	; 0x28
 800cd36:	4b05      	ldr	r3, [pc, #20]	; (800cd4c <std+0x40>)
 800cd38:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cd3a:	4b05      	ldr	r3, [pc, #20]	; (800cd50 <std+0x44>)
 800cd3c:	6224      	str	r4, [r4, #32]
 800cd3e:	6323      	str	r3, [r4, #48]	; 0x30
 800cd40:	bd10      	pop	{r4, pc}
 800cd42:	bf00      	nop
 800cd44:	0800d05d 	.word	0x0800d05d
 800cd48:	0800d07f 	.word	0x0800d07f
 800cd4c:	0800d0b7 	.word	0x0800d0b7
 800cd50:	0800d0db 	.word	0x0800d0db

0800cd54 <_cleanup_r>:
 800cd54:	4901      	ldr	r1, [pc, #4]	; (800cd5c <_cleanup_r+0x8>)
 800cd56:	f000 b8af 	b.w	800ceb8 <_fwalk_reent>
 800cd5a:	bf00      	nop
 800cd5c:	0800cc95 	.word	0x0800cc95

0800cd60 <__sfmoreglue>:
 800cd60:	b570      	push	{r4, r5, r6, lr}
 800cd62:	1e4a      	subs	r2, r1, #1
 800cd64:	2568      	movs	r5, #104	; 0x68
 800cd66:	4355      	muls	r5, r2
 800cd68:	460e      	mov	r6, r1
 800cd6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cd6e:	f7ff fa87 	bl	800c280 <_malloc_r>
 800cd72:	4604      	mov	r4, r0
 800cd74:	b140      	cbz	r0, 800cd88 <__sfmoreglue+0x28>
 800cd76:	2100      	movs	r1, #0
 800cd78:	e9c0 1600 	strd	r1, r6, [r0]
 800cd7c:	300c      	adds	r0, #12
 800cd7e:	60a0      	str	r0, [r4, #8]
 800cd80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cd84:	f7fd fb7a 	bl	800a47c <memset>
 800cd88:	4620      	mov	r0, r4
 800cd8a:	bd70      	pop	{r4, r5, r6, pc}

0800cd8c <__sfp_lock_acquire>:
 800cd8c:	4801      	ldr	r0, [pc, #4]	; (800cd94 <__sfp_lock_acquire+0x8>)
 800cd8e:	f000 b8b3 	b.w	800cef8 <__retarget_lock_acquire_recursive>
 800cd92:	bf00      	nop
 800cd94:	20000628 	.word	0x20000628

0800cd98 <__sfp_lock_release>:
 800cd98:	4801      	ldr	r0, [pc, #4]	; (800cda0 <__sfp_lock_release+0x8>)
 800cd9a:	f000 b8ae 	b.w	800cefa <__retarget_lock_release_recursive>
 800cd9e:	bf00      	nop
 800cda0:	20000628 	.word	0x20000628

0800cda4 <__sinit_lock_acquire>:
 800cda4:	4801      	ldr	r0, [pc, #4]	; (800cdac <__sinit_lock_acquire+0x8>)
 800cda6:	f000 b8a7 	b.w	800cef8 <__retarget_lock_acquire_recursive>
 800cdaa:	bf00      	nop
 800cdac:	20000623 	.word	0x20000623

0800cdb0 <__sinit_lock_release>:
 800cdb0:	4801      	ldr	r0, [pc, #4]	; (800cdb8 <__sinit_lock_release+0x8>)
 800cdb2:	f000 b8a2 	b.w	800cefa <__retarget_lock_release_recursive>
 800cdb6:	bf00      	nop
 800cdb8:	20000623 	.word	0x20000623

0800cdbc <__sinit>:
 800cdbc:	b510      	push	{r4, lr}
 800cdbe:	4604      	mov	r4, r0
 800cdc0:	f7ff fff0 	bl	800cda4 <__sinit_lock_acquire>
 800cdc4:	69a3      	ldr	r3, [r4, #24]
 800cdc6:	b11b      	cbz	r3, 800cdd0 <__sinit+0x14>
 800cdc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdcc:	f7ff bff0 	b.w	800cdb0 <__sinit_lock_release>
 800cdd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cdd4:	6523      	str	r3, [r4, #80]	; 0x50
 800cdd6:	4b13      	ldr	r3, [pc, #76]	; (800ce24 <__sinit+0x68>)
 800cdd8:	4a13      	ldr	r2, [pc, #76]	; (800ce28 <__sinit+0x6c>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	62a2      	str	r2, [r4, #40]	; 0x28
 800cdde:	42a3      	cmp	r3, r4
 800cde0:	bf04      	itt	eq
 800cde2:	2301      	moveq	r3, #1
 800cde4:	61a3      	streq	r3, [r4, #24]
 800cde6:	4620      	mov	r0, r4
 800cde8:	f000 f820 	bl	800ce2c <__sfp>
 800cdec:	6060      	str	r0, [r4, #4]
 800cdee:	4620      	mov	r0, r4
 800cdf0:	f000 f81c 	bl	800ce2c <__sfp>
 800cdf4:	60a0      	str	r0, [r4, #8]
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	f000 f818 	bl	800ce2c <__sfp>
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	60e0      	str	r0, [r4, #12]
 800ce00:	2104      	movs	r1, #4
 800ce02:	6860      	ldr	r0, [r4, #4]
 800ce04:	f7ff ff82 	bl	800cd0c <std>
 800ce08:	68a0      	ldr	r0, [r4, #8]
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	2109      	movs	r1, #9
 800ce0e:	f7ff ff7d 	bl	800cd0c <std>
 800ce12:	68e0      	ldr	r0, [r4, #12]
 800ce14:	2202      	movs	r2, #2
 800ce16:	2112      	movs	r1, #18
 800ce18:	f7ff ff78 	bl	800cd0c <std>
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	61a3      	str	r3, [r4, #24]
 800ce20:	e7d2      	b.n	800cdc8 <__sinit+0xc>
 800ce22:	bf00      	nop
 800ce24:	08015268 	.word	0x08015268
 800ce28:	0800cd55 	.word	0x0800cd55

0800ce2c <__sfp>:
 800ce2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce2e:	4607      	mov	r7, r0
 800ce30:	f7ff ffac 	bl	800cd8c <__sfp_lock_acquire>
 800ce34:	4b1e      	ldr	r3, [pc, #120]	; (800ceb0 <__sfp+0x84>)
 800ce36:	681e      	ldr	r6, [r3, #0]
 800ce38:	69b3      	ldr	r3, [r6, #24]
 800ce3a:	b913      	cbnz	r3, 800ce42 <__sfp+0x16>
 800ce3c:	4630      	mov	r0, r6
 800ce3e:	f7ff ffbd 	bl	800cdbc <__sinit>
 800ce42:	3648      	adds	r6, #72	; 0x48
 800ce44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	d503      	bpl.n	800ce54 <__sfp+0x28>
 800ce4c:	6833      	ldr	r3, [r6, #0]
 800ce4e:	b30b      	cbz	r3, 800ce94 <__sfp+0x68>
 800ce50:	6836      	ldr	r6, [r6, #0]
 800ce52:	e7f7      	b.n	800ce44 <__sfp+0x18>
 800ce54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ce58:	b9d5      	cbnz	r5, 800ce90 <__sfp+0x64>
 800ce5a:	4b16      	ldr	r3, [pc, #88]	; (800ceb4 <__sfp+0x88>)
 800ce5c:	60e3      	str	r3, [r4, #12]
 800ce5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ce62:	6665      	str	r5, [r4, #100]	; 0x64
 800ce64:	f000 f847 	bl	800cef6 <__retarget_lock_init_recursive>
 800ce68:	f7ff ff96 	bl	800cd98 <__sfp_lock_release>
 800ce6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ce70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ce74:	6025      	str	r5, [r4, #0]
 800ce76:	61a5      	str	r5, [r4, #24]
 800ce78:	2208      	movs	r2, #8
 800ce7a:	4629      	mov	r1, r5
 800ce7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ce80:	f7fd fafc 	bl	800a47c <memset>
 800ce84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ce88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce90:	3468      	adds	r4, #104	; 0x68
 800ce92:	e7d9      	b.n	800ce48 <__sfp+0x1c>
 800ce94:	2104      	movs	r1, #4
 800ce96:	4638      	mov	r0, r7
 800ce98:	f7ff ff62 	bl	800cd60 <__sfmoreglue>
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	6030      	str	r0, [r6, #0]
 800cea0:	2800      	cmp	r0, #0
 800cea2:	d1d5      	bne.n	800ce50 <__sfp+0x24>
 800cea4:	f7ff ff78 	bl	800cd98 <__sfp_lock_release>
 800cea8:	230c      	movs	r3, #12
 800ceaa:	603b      	str	r3, [r7, #0]
 800ceac:	e7ee      	b.n	800ce8c <__sfp+0x60>
 800ceae:	bf00      	nop
 800ceb0:	08015268 	.word	0x08015268
 800ceb4:	ffff0001 	.word	0xffff0001

0800ceb8 <_fwalk_reent>:
 800ceb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cebc:	4606      	mov	r6, r0
 800cebe:	4688      	mov	r8, r1
 800cec0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cec4:	2700      	movs	r7, #0
 800cec6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ceca:	f1b9 0901 	subs.w	r9, r9, #1
 800cece:	d505      	bpl.n	800cedc <_fwalk_reent+0x24>
 800ced0:	6824      	ldr	r4, [r4, #0]
 800ced2:	2c00      	cmp	r4, #0
 800ced4:	d1f7      	bne.n	800cec6 <_fwalk_reent+0xe>
 800ced6:	4638      	mov	r0, r7
 800ced8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cedc:	89ab      	ldrh	r3, [r5, #12]
 800cede:	2b01      	cmp	r3, #1
 800cee0:	d907      	bls.n	800cef2 <_fwalk_reent+0x3a>
 800cee2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cee6:	3301      	adds	r3, #1
 800cee8:	d003      	beq.n	800cef2 <_fwalk_reent+0x3a>
 800ceea:	4629      	mov	r1, r5
 800ceec:	4630      	mov	r0, r6
 800ceee:	47c0      	blx	r8
 800cef0:	4307      	orrs	r7, r0
 800cef2:	3568      	adds	r5, #104	; 0x68
 800cef4:	e7e9      	b.n	800ceca <_fwalk_reent+0x12>

0800cef6 <__retarget_lock_init_recursive>:
 800cef6:	4770      	bx	lr

0800cef8 <__retarget_lock_acquire_recursive>:
 800cef8:	4770      	bx	lr

0800cefa <__retarget_lock_release_recursive>:
 800cefa:	4770      	bx	lr

0800cefc <__swhatbuf_r>:
 800cefc:	b570      	push	{r4, r5, r6, lr}
 800cefe:	460e      	mov	r6, r1
 800cf00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf04:	2900      	cmp	r1, #0
 800cf06:	b096      	sub	sp, #88	; 0x58
 800cf08:	4614      	mov	r4, r2
 800cf0a:	461d      	mov	r5, r3
 800cf0c:	da07      	bge.n	800cf1e <__swhatbuf_r+0x22>
 800cf0e:	2300      	movs	r3, #0
 800cf10:	602b      	str	r3, [r5, #0]
 800cf12:	89b3      	ldrh	r3, [r6, #12]
 800cf14:	061a      	lsls	r2, r3, #24
 800cf16:	d410      	bmi.n	800cf3a <__swhatbuf_r+0x3e>
 800cf18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf1c:	e00e      	b.n	800cf3c <__swhatbuf_r+0x40>
 800cf1e:	466a      	mov	r2, sp
 800cf20:	f000 f902 	bl	800d128 <_fstat_r>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	dbf2      	blt.n	800cf0e <__swhatbuf_r+0x12>
 800cf28:	9a01      	ldr	r2, [sp, #4]
 800cf2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cf2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cf32:	425a      	negs	r2, r3
 800cf34:	415a      	adcs	r2, r3
 800cf36:	602a      	str	r2, [r5, #0]
 800cf38:	e7ee      	b.n	800cf18 <__swhatbuf_r+0x1c>
 800cf3a:	2340      	movs	r3, #64	; 0x40
 800cf3c:	2000      	movs	r0, #0
 800cf3e:	6023      	str	r3, [r4, #0]
 800cf40:	b016      	add	sp, #88	; 0x58
 800cf42:	bd70      	pop	{r4, r5, r6, pc}

0800cf44 <__smakebuf_r>:
 800cf44:	898b      	ldrh	r3, [r1, #12]
 800cf46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf48:	079d      	lsls	r5, r3, #30
 800cf4a:	4606      	mov	r6, r0
 800cf4c:	460c      	mov	r4, r1
 800cf4e:	d507      	bpl.n	800cf60 <__smakebuf_r+0x1c>
 800cf50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cf54:	6023      	str	r3, [r4, #0]
 800cf56:	6123      	str	r3, [r4, #16]
 800cf58:	2301      	movs	r3, #1
 800cf5a:	6163      	str	r3, [r4, #20]
 800cf5c:	b002      	add	sp, #8
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}
 800cf60:	ab01      	add	r3, sp, #4
 800cf62:	466a      	mov	r2, sp
 800cf64:	f7ff ffca 	bl	800cefc <__swhatbuf_r>
 800cf68:	9900      	ldr	r1, [sp, #0]
 800cf6a:	4605      	mov	r5, r0
 800cf6c:	4630      	mov	r0, r6
 800cf6e:	f7ff f987 	bl	800c280 <_malloc_r>
 800cf72:	b948      	cbnz	r0, 800cf88 <__smakebuf_r+0x44>
 800cf74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf78:	059a      	lsls	r2, r3, #22
 800cf7a:	d4ef      	bmi.n	800cf5c <__smakebuf_r+0x18>
 800cf7c:	f023 0303 	bic.w	r3, r3, #3
 800cf80:	f043 0302 	orr.w	r3, r3, #2
 800cf84:	81a3      	strh	r3, [r4, #12]
 800cf86:	e7e3      	b.n	800cf50 <__smakebuf_r+0xc>
 800cf88:	4b0d      	ldr	r3, [pc, #52]	; (800cfc0 <__smakebuf_r+0x7c>)
 800cf8a:	62b3      	str	r3, [r6, #40]	; 0x28
 800cf8c:	89a3      	ldrh	r3, [r4, #12]
 800cf8e:	6020      	str	r0, [r4, #0]
 800cf90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf94:	81a3      	strh	r3, [r4, #12]
 800cf96:	9b00      	ldr	r3, [sp, #0]
 800cf98:	6163      	str	r3, [r4, #20]
 800cf9a:	9b01      	ldr	r3, [sp, #4]
 800cf9c:	6120      	str	r0, [r4, #16]
 800cf9e:	b15b      	cbz	r3, 800cfb8 <__smakebuf_r+0x74>
 800cfa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfa4:	4630      	mov	r0, r6
 800cfa6:	f000 f8d1 	bl	800d14c <_isatty_r>
 800cfaa:	b128      	cbz	r0, 800cfb8 <__smakebuf_r+0x74>
 800cfac:	89a3      	ldrh	r3, [r4, #12]
 800cfae:	f023 0303 	bic.w	r3, r3, #3
 800cfb2:	f043 0301 	orr.w	r3, r3, #1
 800cfb6:	81a3      	strh	r3, [r4, #12]
 800cfb8:	89a0      	ldrh	r0, [r4, #12]
 800cfba:	4305      	orrs	r5, r0
 800cfbc:	81a5      	strh	r5, [r4, #12]
 800cfbe:	e7cd      	b.n	800cf5c <__smakebuf_r+0x18>
 800cfc0:	0800cd55 	.word	0x0800cd55

0800cfc4 <_malloc_usable_size_r>:
 800cfc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfc8:	1f18      	subs	r0, r3, #4
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	bfbc      	itt	lt
 800cfce:	580b      	ldrlt	r3, [r1, r0]
 800cfd0:	18c0      	addlt	r0, r0, r3
 800cfd2:	4770      	bx	lr

0800cfd4 <_raise_r>:
 800cfd4:	291f      	cmp	r1, #31
 800cfd6:	b538      	push	{r3, r4, r5, lr}
 800cfd8:	4604      	mov	r4, r0
 800cfda:	460d      	mov	r5, r1
 800cfdc:	d904      	bls.n	800cfe8 <_raise_r+0x14>
 800cfde:	2316      	movs	r3, #22
 800cfe0:	6003      	str	r3, [r0, #0]
 800cfe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe6:	bd38      	pop	{r3, r4, r5, pc}
 800cfe8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cfea:	b112      	cbz	r2, 800cff2 <_raise_r+0x1e>
 800cfec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cff0:	b94b      	cbnz	r3, 800d006 <_raise_r+0x32>
 800cff2:	4620      	mov	r0, r4
 800cff4:	f000 f830 	bl	800d058 <_getpid_r>
 800cff8:	462a      	mov	r2, r5
 800cffa:	4601      	mov	r1, r0
 800cffc:	4620      	mov	r0, r4
 800cffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d002:	f000 b817 	b.w	800d034 <_kill_r>
 800d006:	2b01      	cmp	r3, #1
 800d008:	d00a      	beq.n	800d020 <_raise_r+0x4c>
 800d00a:	1c59      	adds	r1, r3, #1
 800d00c:	d103      	bne.n	800d016 <_raise_r+0x42>
 800d00e:	2316      	movs	r3, #22
 800d010:	6003      	str	r3, [r0, #0]
 800d012:	2001      	movs	r0, #1
 800d014:	e7e7      	b.n	800cfe6 <_raise_r+0x12>
 800d016:	2400      	movs	r4, #0
 800d018:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d01c:	4628      	mov	r0, r5
 800d01e:	4798      	blx	r3
 800d020:	2000      	movs	r0, #0
 800d022:	e7e0      	b.n	800cfe6 <_raise_r+0x12>

0800d024 <raise>:
 800d024:	4b02      	ldr	r3, [pc, #8]	; (800d030 <raise+0xc>)
 800d026:	4601      	mov	r1, r0
 800d028:	6818      	ldr	r0, [r3, #0]
 800d02a:	f7ff bfd3 	b.w	800cfd4 <_raise_r>
 800d02e:	bf00      	nop
 800d030:	20000010 	.word	0x20000010

0800d034 <_kill_r>:
 800d034:	b538      	push	{r3, r4, r5, lr}
 800d036:	4d07      	ldr	r5, [pc, #28]	; (800d054 <_kill_r+0x20>)
 800d038:	2300      	movs	r3, #0
 800d03a:	4604      	mov	r4, r0
 800d03c:	4608      	mov	r0, r1
 800d03e:	4611      	mov	r1, r2
 800d040:	602b      	str	r3, [r5, #0]
 800d042:	f7f6 f9ef 	bl	8003424 <_kill>
 800d046:	1c43      	adds	r3, r0, #1
 800d048:	d102      	bne.n	800d050 <_kill_r+0x1c>
 800d04a:	682b      	ldr	r3, [r5, #0]
 800d04c:	b103      	cbz	r3, 800d050 <_kill_r+0x1c>
 800d04e:	6023      	str	r3, [r4, #0]
 800d050:	bd38      	pop	{r3, r4, r5, pc}
 800d052:	bf00      	nop
 800d054:	2000061c 	.word	0x2000061c

0800d058 <_getpid_r>:
 800d058:	f7f6 b9dc 	b.w	8003414 <_getpid>

0800d05c <__sread>:
 800d05c:	b510      	push	{r4, lr}
 800d05e:	460c      	mov	r4, r1
 800d060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d064:	f000 f894 	bl	800d190 <_read_r>
 800d068:	2800      	cmp	r0, #0
 800d06a:	bfab      	itete	ge
 800d06c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d06e:	89a3      	ldrhlt	r3, [r4, #12]
 800d070:	181b      	addge	r3, r3, r0
 800d072:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d076:	bfac      	ite	ge
 800d078:	6563      	strge	r3, [r4, #84]	; 0x54
 800d07a:	81a3      	strhlt	r3, [r4, #12]
 800d07c:	bd10      	pop	{r4, pc}

0800d07e <__swrite>:
 800d07e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d082:	461f      	mov	r7, r3
 800d084:	898b      	ldrh	r3, [r1, #12]
 800d086:	05db      	lsls	r3, r3, #23
 800d088:	4605      	mov	r5, r0
 800d08a:	460c      	mov	r4, r1
 800d08c:	4616      	mov	r6, r2
 800d08e:	d505      	bpl.n	800d09c <__swrite+0x1e>
 800d090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d094:	2302      	movs	r3, #2
 800d096:	2200      	movs	r2, #0
 800d098:	f000 f868 	bl	800d16c <_lseek_r>
 800d09c:	89a3      	ldrh	r3, [r4, #12]
 800d09e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d0a6:	81a3      	strh	r3, [r4, #12]
 800d0a8:	4632      	mov	r2, r6
 800d0aa:	463b      	mov	r3, r7
 800d0ac:	4628      	mov	r0, r5
 800d0ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0b2:	f000 b817 	b.w	800d0e4 <_write_r>

0800d0b6 <__sseek>:
 800d0b6:	b510      	push	{r4, lr}
 800d0b8:	460c      	mov	r4, r1
 800d0ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0be:	f000 f855 	bl	800d16c <_lseek_r>
 800d0c2:	1c43      	adds	r3, r0, #1
 800d0c4:	89a3      	ldrh	r3, [r4, #12]
 800d0c6:	bf15      	itete	ne
 800d0c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d0ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d0ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d0d2:	81a3      	strheq	r3, [r4, #12]
 800d0d4:	bf18      	it	ne
 800d0d6:	81a3      	strhne	r3, [r4, #12]
 800d0d8:	bd10      	pop	{r4, pc}

0800d0da <__sclose>:
 800d0da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0de:	f000 b813 	b.w	800d108 <_close_r>
	...

0800d0e4 <_write_r>:
 800d0e4:	b538      	push	{r3, r4, r5, lr}
 800d0e6:	4d07      	ldr	r5, [pc, #28]	; (800d104 <_write_r+0x20>)
 800d0e8:	4604      	mov	r4, r0
 800d0ea:	4608      	mov	r0, r1
 800d0ec:	4611      	mov	r1, r2
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	602a      	str	r2, [r5, #0]
 800d0f2:	461a      	mov	r2, r3
 800d0f4:	f7f6 f9cd 	bl	8003492 <_write>
 800d0f8:	1c43      	adds	r3, r0, #1
 800d0fa:	d102      	bne.n	800d102 <_write_r+0x1e>
 800d0fc:	682b      	ldr	r3, [r5, #0]
 800d0fe:	b103      	cbz	r3, 800d102 <_write_r+0x1e>
 800d100:	6023      	str	r3, [r4, #0]
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	2000061c 	.word	0x2000061c

0800d108 <_close_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d06      	ldr	r5, [pc, #24]	; (800d124 <_close_r+0x1c>)
 800d10c:	2300      	movs	r3, #0
 800d10e:	4604      	mov	r4, r0
 800d110:	4608      	mov	r0, r1
 800d112:	602b      	str	r3, [r5, #0]
 800d114:	f7f6 f9d9 	bl	80034ca <_close>
 800d118:	1c43      	adds	r3, r0, #1
 800d11a:	d102      	bne.n	800d122 <_close_r+0x1a>
 800d11c:	682b      	ldr	r3, [r5, #0]
 800d11e:	b103      	cbz	r3, 800d122 <_close_r+0x1a>
 800d120:	6023      	str	r3, [r4, #0]
 800d122:	bd38      	pop	{r3, r4, r5, pc}
 800d124:	2000061c 	.word	0x2000061c

0800d128 <_fstat_r>:
 800d128:	b538      	push	{r3, r4, r5, lr}
 800d12a:	4d07      	ldr	r5, [pc, #28]	; (800d148 <_fstat_r+0x20>)
 800d12c:	2300      	movs	r3, #0
 800d12e:	4604      	mov	r4, r0
 800d130:	4608      	mov	r0, r1
 800d132:	4611      	mov	r1, r2
 800d134:	602b      	str	r3, [r5, #0]
 800d136:	f7f6 f9d4 	bl	80034e2 <_fstat>
 800d13a:	1c43      	adds	r3, r0, #1
 800d13c:	d102      	bne.n	800d144 <_fstat_r+0x1c>
 800d13e:	682b      	ldr	r3, [r5, #0]
 800d140:	b103      	cbz	r3, 800d144 <_fstat_r+0x1c>
 800d142:	6023      	str	r3, [r4, #0]
 800d144:	bd38      	pop	{r3, r4, r5, pc}
 800d146:	bf00      	nop
 800d148:	2000061c 	.word	0x2000061c

0800d14c <_isatty_r>:
 800d14c:	b538      	push	{r3, r4, r5, lr}
 800d14e:	4d06      	ldr	r5, [pc, #24]	; (800d168 <_isatty_r+0x1c>)
 800d150:	2300      	movs	r3, #0
 800d152:	4604      	mov	r4, r0
 800d154:	4608      	mov	r0, r1
 800d156:	602b      	str	r3, [r5, #0]
 800d158:	f7f6 f9d3 	bl	8003502 <_isatty>
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	d102      	bne.n	800d166 <_isatty_r+0x1a>
 800d160:	682b      	ldr	r3, [r5, #0]
 800d162:	b103      	cbz	r3, 800d166 <_isatty_r+0x1a>
 800d164:	6023      	str	r3, [r4, #0]
 800d166:	bd38      	pop	{r3, r4, r5, pc}
 800d168:	2000061c 	.word	0x2000061c

0800d16c <_lseek_r>:
 800d16c:	b538      	push	{r3, r4, r5, lr}
 800d16e:	4d07      	ldr	r5, [pc, #28]	; (800d18c <_lseek_r+0x20>)
 800d170:	4604      	mov	r4, r0
 800d172:	4608      	mov	r0, r1
 800d174:	4611      	mov	r1, r2
 800d176:	2200      	movs	r2, #0
 800d178:	602a      	str	r2, [r5, #0]
 800d17a:	461a      	mov	r2, r3
 800d17c:	f7f6 f9cc 	bl	8003518 <_lseek>
 800d180:	1c43      	adds	r3, r0, #1
 800d182:	d102      	bne.n	800d18a <_lseek_r+0x1e>
 800d184:	682b      	ldr	r3, [r5, #0]
 800d186:	b103      	cbz	r3, 800d18a <_lseek_r+0x1e>
 800d188:	6023      	str	r3, [r4, #0]
 800d18a:	bd38      	pop	{r3, r4, r5, pc}
 800d18c:	2000061c 	.word	0x2000061c

0800d190 <_read_r>:
 800d190:	b538      	push	{r3, r4, r5, lr}
 800d192:	4d07      	ldr	r5, [pc, #28]	; (800d1b0 <_read_r+0x20>)
 800d194:	4604      	mov	r4, r0
 800d196:	4608      	mov	r0, r1
 800d198:	4611      	mov	r1, r2
 800d19a:	2200      	movs	r2, #0
 800d19c:	602a      	str	r2, [r5, #0]
 800d19e:	461a      	mov	r2, r3
 800d1a0:	f7f6 f95a 	bl	8003458 <_read>
 800d1a4:	1c43      	adds	r3, r0, #1
 800d1a6:	d102      	bne.n	800d1ae <_read_r+0x1e>
 800d1a8:	682b      	ldr	r3, [r5, #0]
 800d1aa:	b103      	cbz	r3, 800d1ae <_read_r+0x1e>
 800d1ac:	6023      	str	r3, [r4, #0]
 800d1ae:	bd38      	pop	{r3, r4, r5, pc}
 800d1b0:	2000061c 	.word	0x2000061c

0800d1b4 <_init>:
 800d1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1b6:	bf00      	nop
 800d1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1ba:	bc08      	pop	{r3}
 800d1bc:	469e      	mov	lr, r3
 800d1be:	4770      	bx	lr

0800d1c0 <_fini>:
 800d1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1c2:	bf00      	nop
 800d1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1c6:	bc08      	pop	{r3}
 800d1c8:	469e      	mov	lr, r3
 800d1ca:	4770      	bx	lr
