// Seed: 4036998619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output tri id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial #1;
  assign id_9 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd85,
    parameter id_7 = 32'd22,
    parameter id_8 = 32'd99
) (
    output supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand _id_5
);
  localparam time id_7 = 1;
  _id_8 :
  assert property (@(posedge -1) -1)
  else;
  logic id_9[id_5 : -1];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire [id_7 : id_8] id_10;
endmodule
