<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov 25 19:25:02 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="359000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_ap_return">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_return"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="54" NAME="indat" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_indat">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="indat"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="vram_read" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_vram_read">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="vram_read"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2113838484" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vram_add" VLNV="xilinx.com:hls:vram_add:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="1"/>
        <PARAMETER NAME="clk_period" VALUE="2.778"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="359000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="hls_inst_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_return"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="54" NAME="indat" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_indat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="indat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="vram_read" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_vram_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vram_read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
