// Seed: 2699981330
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_4 = 0;
  inout supply0 id_1;
  assign id_1 = id_2 | id_1;
  logic id_3 = -1'd0;
endmodule
module module_1 #(
    parameter id_17 = 32'd36,
    parameter id_5  = 32'd15
) (
    output uwire id_0[-1 : 1 'd0],
    input wor id_1,
    output tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri _id_5,
    input tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10[id_5 : -1 'b0 ==  id_17],
    input supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    input wand id_15,
    input tri id_16,
    output tri0 _id_17,
    output wor id_18
);
  logic id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
