0.7
2020.2
Oct 19 2021
03:16:22
D:/pulpino_edu/rtl/axi2apb_wrap.sv,1654189991,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_AR_allocator.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv,axi2apb_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/axi_mem_if_SP_wrap.sv,1654189991,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_multiplexer.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv,axi_mem_if_SP_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/axi_spi_slave_wrap.sv,1654189991,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_w_buffer.sv,,axi_spi_slave_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/boot_code.sv,1654189991,systemVerilog,,D:/pulpino_edu/rtl/boot_rom_wrap.sv,,boot_code,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/boot_rom_wrap.sv,1654189991,systemVerilog,,D:/pulpino_edu/rtl/clk_rst_gen.sv,D:/pulpino_edu/rtl/includes/config.sv,boot_rom_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/clk_rst_gen.sv,1654189991,systemVerilog,,D:/pulpino_edu/rtl/components/cluster_clock_gating.sv,,clk_rst_gen,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/cluster_clock_gating.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/components/cluster_clock_inverter.sv,,cluster_clock_gating,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/cluster_clock_inverter.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/components/cluster_clock_mux2.sv,,cluster_clock_inverter,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/cluster_clock_mux2.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/core2axi/rtl/core2axi.sv,,cluster_clock_mux2,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/pulp_clock_inverter.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/components/pulp_clock_mux2.sv,,pulp_clock_inverter,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/pulp_clock_mux2.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/pulpino.sv,,pulp_clock_mux2,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/components/sp_ram.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/sp_ram_wrap.sv,,sp_ram,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/core2axi_wrap.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/core_region.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv,core2axi_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/core_region.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_data_buffer.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv;D:/pulpino_edu/rtl/includes/config.sv,core_region,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/includes/apb_bus.sv,1654284560,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_event_unit/apb_event_unit.sv,D:/pulpino_edu/rtl/includes/config.sv,APB_BUS,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/includes/axi_bus.sv,1654189992,verilog,,,D:/pulpino_edu/rtl/includes/config.sv,AXI_BUS,,,,,,,,
D:/pulpino_edu/rtl/includes/config.sv,1654189992,verilog,,,,,,,,,,,,
D:/pulpino_edu/rtl/includes/debug_bus.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v1.sv,D:/pulpino_edu/rtl/includes/config.sv,DEBUG_BUS,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/instr_ram_wrap.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/onehot_to_bin.sv,D:/pulpino_edu/rtl/includes/config.sv,instr_ram_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/periph_bus_wrap.sv,1654284951,systemVerilog,,D:/pulpino_edu/rtl/peripherals.sv,D:/pulpino_edu/rtl/includes/apb_bus.sv,periph_bus_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/peripherals.sv,1654285525,systemVerilog,,D:/pulpino_edu/rtl/components/pulp_clock_inverter.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv;D:/pulpino_edu/rtl/includes/apb_bus.sv;D:/pulpino_edu/rtl/includes/debug_bus.sv;D:/pulpino_edu/rtl/includes/config.sv,peripherals,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/pulpino.sv,1654189992,systemVerilog,,D:/pulpino_edu/rtl/ram_mux.sv,D:/pulpino_edu/rtl/includes/axi_bus.sv;D:/pulpino_edu/rtl/includes/debug_bus.sv,pulpino,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/ram_mux.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen.sv,,ram_mux,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/rtl/sp_ram_wrap.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_spi_master/spi_master_apb_if.sv,D:/pulpino_edu/rtl/includes/config.sv,sp_ram_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_biu.sv,1654189992,systemVerilog,D:/pulpino_edu/rtl/axi2apb_wrap.sv;D:/pulpino_edu/rtl/axi_mem_if_SP_wrap.sv;D:/pulpino_edu/rtl/axi_spi_slave_wrap.sv;D:/pulpino_edu/rtl/boot_code.sv;D:/pulpino_edu/rtl/boot_rom_wrap.sv;D:/pulpino_edu/rtl/clk_rst_gen.sv;D:/pulpino_edu/rtl/components/cluster_clock_gating.sv;D:/pulpino_edu/rtl/components/cluster_clock_inverter.sv;D:/pulpino_edu/rtl/components/cluster_clock_mux2.sv;D:/pulpino_edu/rtl/components/pulp_clock_inverter.sv;D:/pulpino_edu/rtl/components/pulp_clock_mux2.sv;D:/pulpino_edu/rtl/components/sp_ram.sv;D:/pulpino_edu/rtl/core2axi_wrap.sv;D:/pulpino_edu/rtl/core_region.sv;D:/pulpino_edu/rtl/includes/apb_bus.sv;D:/pulpino_edu/rtl/includes/axi_bus.sv;D:/pulpino_edu/rtl/includes/debug_bus.sv;D:/pulpino_edu/rtl/instr_ram_wrap.sv;D:/pulpino_edu/rtl/periph_bus_wrap.sv;D:/pulpino_edu/rtl/peripherals.sv;D:/pulpino_edu/rtl/pulpino.sv;D:/pulpino_edu/rtl/ram_mux.sv;D:/pulpino_edu/rtl/sp_ram_wrap.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_module.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_biu.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_module.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_status_reg.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_top.sv;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adv_dbg_if.sv;D:/pulpino_edu/submodules/pulpino/apb2per/apb2per.sv;D:/pulpino_edu/submodules/pulpino/apb_event_unit/apb_event_unit.sv;D:/pulpino_edu/submodules/pulpino/apb_event_unit/generic_service_unit.sv;D:/pulpino_edu/submodules/pulpino/apb_event_unit/sleep_unit.sv;D:/pulpino_edu/submodules/pulpino/apb_fll_if/src/apb_fll_if.sv;D:/pulpino_edu/submodules/pulpino/apb_gpio/rtl/apb_gpio.sv;D:/pulpino_edu/submodules/pulpino/apb_i2c/apb_i2c.sv;D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_bit_ctrl.sv;D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_byte_ctrl.sv;D:/pulpino_edu/submodules/pulpino/apb_node/apb_node.sv;D:/pulpino_edu/submodules/pulpino/apb_node/apb_node_wrap.sv;D:/pulpino_edu/submodules/pulpino/apb_pulpino/apb_pulpino.sv;D:/pulpino_edu/submodules/pulpino/apb_spi_master/apb_spi_master.sv;D:/pulpino_edu/submodules/pulpino/apb_spi_master/spi_master_apb_if.sv;D:/pulpino_edu/submodules/pulpino/apb_timer/apb_timer.sv;D:/pulpino_edu/submodules/pulpino/apb_timer/timer.sv;D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb.sv;D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb32.sv;D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_mem_if_SP.sv;D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_read_only_ctrl.sv;D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_write_only_ctrl.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_AR_allocator.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_AW_allocator.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_ArbitrationTree.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_BR_allocator.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_BW_allocator.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_DW_allocator.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_FanInPrimitive_Req.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_RR_Flag_Req.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AR.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AW.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BR.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BW.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_DW.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_multiplexer.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_node.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_node_intf_wrap.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_request_block.sv;D:/pulpino_edu/submodules/pulpino/axi_node/axi_response_block.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_ar_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_aw_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_b_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_r_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_single_slice.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice_wrap.sv;D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_w_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_data_buffer.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_clkgen.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_controller.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_fifo.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_rx.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_tx.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/axi_spi_slave.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_axi_plug.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_cmd_parser.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_controller.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_dc_fifo.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_regs.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_rx.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_syncro.sv;D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_tx.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v1.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v2.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/generic_fifo.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/fifo_v3.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/onehot_to_bin.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen.sv;D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen_bypass.sv;D:/pulpino_edu/submodules/pulpino/core2axi/rtl/core2axi.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_alu.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_compressed_decoder.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_controller.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_core.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_cs_registers.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_debug_unit.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_decoder.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_ex_block.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_fetch_fifo.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_id_stage.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_if_stage.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_int_controller.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_load_store_unit.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_fast.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_slow.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_prefetch_buffer.sv;D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_register_file_ff.sv;D:/pulpino_edu/tb/i2c_eeprom_model.sv;D:/pulpino_edu/tb/if_spi_slave.sv;D:/pulpino_edu/tb/tb_jtag_pkg.sv;D:/pulpino_edu/tb/tb_pulpino.sv;D:/pulpino_edu/tb/uart.sv,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_module.sv,,$unit_adbg_axi_biu_sv;adbg_axi_biu,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_defines.v,1654189992,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_module.sv,1654189992,systemVerilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_biu.sv,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_defines.v;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_defines.v,adbg_axi_module,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_crc32.v,1654189992,verilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_tap_top.v,,adbg_crc32,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_defines.v,1654189992,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_biu.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_module.sv,,adbg_or1k_biu,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_defines.v,1654189993,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_module.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_status_reg.sv,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_defines.v;D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_defines.v,adbg_or1k_module,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_status_reg.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_top.sv,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_or1k_defines.v,adbg_or1k_status_reg,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_tap_defines.v,1654189993,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_tap_top.v,1654189993,verilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_full_detector.v,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_tap_defines.v,adbg_tap_top,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_top.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adv_dbg_if.sv,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_defines.v,adbg_top,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adv_dbg_if.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb2per/apb2per.sv,,adv_dbg_if,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb2per/apb2per.sv,1654189993,systemVerilog,,D:/pulpino_edu/rtl/includes/apb_bus.sv,,apb2per,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_event_unit/apb_event_unit.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_fll_if/src/apb_fll_if.sv,D:/pulpino_edu/submodules/pulpino/apb_event_unit/include/defines_event_unit.sv,apb_event_unit,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_event_unit/generic_service_unit.sv,1654189993,systemVerilog,,D:/pulpino_edu/tb/i2c_eeprom_model.sv,D:/pulpino_edu/submodules/pulpino/apb_event_unit/include/defines_event_unit.sv,generic_service_unit,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_event_unit/include/defines_event_unit.sv,1654189993,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_event_unit/sleep_unit.sv,1654189993,systemVerilog,,D:/pulpino_edu/rtl/components/sp_ram.sv,D:/pulpino_edu/submodules/pulpino/apb_event_unit/include/defines_event_unit.sv,sleep_unit,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_fll_if/src/apb_fll_if.sv,1654189993,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_gpio/rtl/apb_gpio.sv,,apb_fll_if,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_gpio/rtl/apb_gpio.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_i2c/apb_i2c.sv,,apb_gpio,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_i2c/apb_i2c.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_node/apb_node.sv,D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_defines.sv,apb_i2c,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_bit_ctrl.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_byte_ctrl.sv,D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_defines.sv,i2c_master_bit_ctrl,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_byte_ctrl.sv,1654189994,systemVerilog,,D:/pulpino_edu/tb/if_spi_slave.sv,D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_defines.sv,i2c_master_byte_ctrl,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_defines.sv,1654189994,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_kuznechik/kuznechik_cipher.v,1651911052,verilog,,D:/pulpino_edu/submodules/pulpino/apb_kuznechik/kuznechik_cipher_apb_wrapper.v,,kuznechik_cipher,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_kuznechik/kuznechik_cipher_apb_wrapper.v,1651908115,verilog,,,,kuznechik_cipher_apb_wrapper,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_node/apb_node.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_node/apb_node_wrap.sv,,apb_node,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_node/apb_node_wrap.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_pulpino/apb_pulpino.sv,,apb_node_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_pulpino/apb_pulpino.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_spi_master/apb_spi_master.sv,,apb_pulpino,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_spi_master/apb_spi_master.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_timer/apb_timer.sv,,apb_spi_master,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_spi_master/spi_master_apb_if.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_clkgen.sv,,spi_master_apb_if,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_timer/apb_timer.sv,1654189994,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb.sv,,apb_timer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_timer/timer.sv,1654189994,systemVerilog,,D:/pulpino_edu/tb/uart.sv,,timer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/apb_uart.vhd,1654189994,vhdl,,,,apb_uart,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_clock_div.vhd,1654189994,vhdl,,,,slib_clock_div,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_counter.vhd,1654189994,vhdl,,,,slib_counter,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_edge_detect.vhd,1654189994,vhdl,,,,slib_edge_detect,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_fifo.vhd,1654189994,vhdl,,,,slib_fifo,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_input_filter.vhd,1654189994,vhdl,,,,slib_input_filter,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_input_sync.vhd,1654189995,vhdl,,,,slib_input_sync,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/slib_mv_filter.vhd,1654189995,vhdl,,,,slib_mv_filter,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/uart_baudgen.vhd,1654189995,vhdl,,,,uart_baudgen,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/uart_interrupt.vhd,1654189995,vhdl,,,,uart_interrupt,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/uart_receiver.vhd,1654189995,vhdl,,,,uart_receiver,,,,,,,,
D:/pulpino_edu/submodules/pulpino/apb_uart/uart_transmitter.vhd,1654189995,vhdl,,,,uart_transmitter,,,,,,,,
D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb.sv,1654189995,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb32.sv,,axi2apb,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi2apb/axi2apb32.sv,1654189995,systemVerilog,,D:/pulpino_edu/rtl/axi2apb_wrap.sv,,axi2apb32,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_mem_if_SP.sv,1654189995,systemVerilog,,D:/pulpino_edu/rtl/axi_mem_if_SP_wrap.sv,,axi_mem_if_SP,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_read_only_ctrl.sv,1654189995,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_request_block.sv,,axi_read_only_ctrl,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_write_only_ctrl.sv,1654189995,systemVerilog,,D:/pulpino_edu/rtl/boot_code.sv,,axi_write_only_ctrl,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_AR_allocator.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_AW_allocator.sv,,axi_AR_allocator,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_AW_allocator.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_ArbitrationTree.sv,,axi_AW_allocator,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_ArbitrationTree.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_BR_allocator.sv,,axi_ArbitrationTree,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_BR_allocator.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_BW_allocator.sv,D:/pulpino_edu/submodules/pulpino/axi_node/defines.v,axi_BR_allocator,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_BW_allocator.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_DW_allocator.sv,D:/pulpino_edu/submodules/pulpino/axi_node/defines.v,axi_BW_allocator,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_DW_allocator.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_FanInPrimitive_Req.sv,,axi_DW_allocator,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_FanInPrimitive_Req.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_RR_Flag_Req.sv,,axi_FanInPrimitive_Req,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_RR_Flag_Req.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AR.sv,,axi_RR_Flag_Req,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AR.sv,1654189995,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AW.sv,,axi_address_decoder_AR,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_AW.sv,1654189995,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BR.sv,,axi_address_decoder_AW,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BR.sv,1654189995,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BW.sv,,axi_address_decoder_BR,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_BW.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_DW.sv,,axi_address_decoder_BW,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_address_decoder_DW.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_ar_buffer.sv,,axi_address_decoder_DW,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_multiplexer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_node.sv,,axi_multiplexer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_node.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_node_intf_wrap.sv,D:/pulpino_edu/submodules/pulpino/axi_node/defines.v,axi_node,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_node_intf_wrap.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_r_buffer.sv,,axi_node_intf_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_request_block.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_node/axi_response_block.sv,,axi_request_block,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/axi_response_block.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_single_slice.sv,,axi_response_block,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_node/defines.v,1654189996,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_ar_buffer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_aw_buffer.sv,,axi_ar_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_aw_buffer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_b_buffer.sv,,axi_aw_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_b_buffer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_mem_if_SP.sv,,axi_b_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_r_buffer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_read_only_ctrl.sv,,axi_r_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_single_slice.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice.sv,,axi_single_slice,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice_wrap.sv,,axi_slice,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_slice_wrap.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/axi_spi_slave.sv,,axi_slice_wrap,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice/src/axi_w_buffer.sv,1654189996,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_mem_if_DP/axi_write_only_ctrl.sv,,axi_w_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_data_buffer.sv,1654189997,systemVerilog,,D:/pulpino_edu/rtl/includes/debug_bus.sv,,dc_data_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_full_detector.v,1654189997,verilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_synchronizer.v,,dc_full_detector,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_synchronizer.v,1654189997,verilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring.v,,dc_synchronizer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring.v,1654189997,verilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring_fifo_din.v,,dc_token_ring,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring_fifo_din.v,1654189997,verilog,,D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring_fifo_dout.v,,dc_token_ring_fifo_din,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_slice_dc/dc_token_ring_fifo_dout.v,1654189997,verilog,,D:/pulpino_edu/submodules/pulpino/apb_kuznechik/kuznechik_cipher.v,,dc_token_ring_fifo_dout,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_clkgen.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_controller.sv,,spi_master_clkgen,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_controller.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_fifo.sv,,spi_master_controller,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_fifo.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_rx.sv,,spi_master_fifo,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_rx.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_tx.sv,,spi_master_rx,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_master/spi_master_tx.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_axi_plug.sv,,spi_master_tx,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/axi_spi_slave.sv,1654189997,systemVerilog,,D:/pulpino_edu/rtl/axi_spi_slave_wrap.sv,,axi_spi_slave,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_axi_plug.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_cmd_parser.sv,,spi_slave_axi_plug,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_cmd_parser.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_controller.sv,,spi_slave_cmd_parser,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_controller.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_dc_fifo.sv,,spi_slave_controller,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_dc_fifo.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_regs.sv,,spi_slave_dc_fifo,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_regs.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_rx.sv,,spi_slave_regs,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_rx.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_syncro.sv,,spi_slave_rx,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_syncro.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_tx.sv,,spi_slave_syncro,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/axi_spi_slave/spi_slave_tx.sv,1654189997,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_timer/timer.sv,,spi_slave_tx,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v1.sv,1654189999,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v2.sv,,fifo,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/fifo_v2.sv,1654189999,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/fifo_v3.sv,,fifo_v2,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/generic_fifo.sv,1654189999,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_event_unit/generic_service_unit.sv,,generic_fifo,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/fifo_v3.sv,1654189998,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/deprecated/generic_fifo.sv,,fifo_v3,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/onehot_to_bin.sv,1654189998,systemVerilog,,D:/pulpino_edu/rtl/periph_bus_wrap.sv,,onehot_to_bin,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen.sv,1654189998,systemVerilog,,D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen_bypass.sv,,rstgen,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/common_cells/src/rstgen_bypass.sv,1654189998,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_event_unit/sleep_unit.sv,,rstgen_bypass,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/core2axi/rtl/core2axi.sv,1654190000,systemVerilog,,D:/pulpino_edu/rtl/core2axi_wrap.sv,,core2axi,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,1654190003,verilog,,,,,,,,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_defines.sv,1654190003,systemVerilog,D:/pulpino_edu/submodules/pulpino/adv_dbg_if/rtl/adbg_axi_biu.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_alu.sv,,zeroriscy_defines,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_alu.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_compressed_decoder.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_alu,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_compressed_decoder.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_controller.sv,,zeroriscy_compressed_decoder,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_controller.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_core.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_controller,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_core.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_cs_registers.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_core,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_cs_registers.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_debug_unit.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_cs_registers,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_debug_unit.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_decoder.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_debug_unit,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_decoder.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_ex_block.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_decoder,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_ex_block.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_fetch_fifo.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_ex_block,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_fetch_fifo.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_id_stage.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_fetch_fifo,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_id_stage.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_if_stage.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_id_stage,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_if_stage.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_int_controller.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_if_stage,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_int_controller.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_load_store_unit.sv,,zeroriscy_int_controller,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_load_store_unit.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_fast.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_load_store_unit,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_fast.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_slow.sv,,zeroriscy_multdiv_fast,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_multdiv_slow.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_prefetch_buffer.sv,,zeroriscy_multdiv_slow,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_prefetch_buffer.sv,1654190003,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_register_file_ff.sv,,zeroriscy_prefetch_buffer,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/submodules/pulpino/zero-riscy/zeroriscy_register_file_ff.sv,1654190003,systemVerilog,,D:/pulpino_edu/tb/tb_pulpino.sv,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_config.sv,zeroriscy_register_file,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/tb/i2c_eeprom_model.sv,1654190004,systemVerilog,,D:/pulpino_edu/submodules/pulpino/apb_i2c/i2c_master_bit_ctrl.sv,,i2c_buf;i2c_eeprom_model;i2c_model_phy;pkg_i2c_model,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/tb/if_spi_slave.sv,1654190004,systemVerilog,,D:/pulpino_edu/rtl/instr_ram_wrap.sv,,spi_slave,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/tb/mem_dpi.svh,1654190005,verilog,,,,,,,,,,,,
D:/pulpino_edu/tb/spi_debug_test.svh,1654190005,verilog,,,,,,,,,,,,
D:/pulpino_edu/tb/tb_jtag_pkg.sv,1654190005,verilog,,,,jtag_i,,,,,,,,
D:/pulpino_edu/tb/tb_mem_pkg.sv,1654190005,verilog,,,,,,,,,,,,
D:/pulpino_edu/tb/tb_pulpino.sv,1654190005,systemVerilog,,,D:/pulpino_edu/rtl/includes/config.sv;D:/pulpino_edu/tb/tb_jtag_pkg.sv;D:/pulpino_edu/tb/tb_spi_pkg.sv;D:/pulpino_edu/tb/tb_mem_pkg.sv;D:/pulpino_edu/tb/spi_debug_test.svh;D:/pulpino_edu/tb/mem_dpi.svh,tb_pulpino,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/tb/tb_spi_pkg.sv,1654190005,verilog,,,,,,,,,,,,
D:/pulpino_edu/tb/uart.sv,1654190005,systemVerilog,,D:/pulpino_edu/submodules/pulpino/zero-riscy/include/zeroriscy_defines.sv,,uart_bus,,uvm,../../../../../../rtl/includes;../../../../../../submodules/pulpino/apb_event_unit/include;../../../../../../submodules/pulpino/common_cells/include/common_cells;../../../../../../submodules/pulpino/riscv/rtl/include;../../../../../../submodules/pulpino/zero-riscy/include;../../../../../../tb,,,,,
D:/pulpino_edu/tmp/pulpino_edu/pulpino_edu.sim/sim_1/behav/xsim/glbl.v,1654190005,verilog,,,,glbl,,uvm,,,,,,
