{"vcs1":{"timestamp_begin":1699977098.792700477, "rt":0.92, "ut":0.15, "st":0.14}}
{"vcselab":{"timestamp_begin":1699977099.794153728, "rt":0.66, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1699977100.526227309, "rt":0.26, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699977098.341620417}
{"VCS_COMP_START_TIME": 1699977098.341620417}
{"VCS_COMP_END_TIME": 1699977101.833813669}
{"VCS_USER_OPTIONS": "/home/Ethanchen/verilog/vloglab_21f/Lab1/mux.v /home/Ethanchen/verilog/vloglab_21f/Lab1/mux_test.v -R -full64 -xprop +v2k -debug_access+all"}
{"vcs1": {"peak_mem": 324044}}
{"stitch_vcselab": {"peak_mem": 207464}}
