==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21776 ; free virtual = 44645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21776 ; free virtual = 44645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21778 ; free virtual = 44647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21778 ; free virtual = 44647
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:28:29) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:55:5) in function 'calc_value4'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:64:9) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:67:9) in function 'calc_value4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:82:9) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:85:9) in function 'calc_value4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:68:13) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:72:9) in function 'calc_value4'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21778 ; free virtual = 44647
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:02:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21778 ; free virtual = 44647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.98 seconds; current allocated memory: 114.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 114.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 114.342 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:02:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21776 ; free virtual = 44646
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversstagingmediadavinci_vpfedm365_resizer.c_configure_resizer_out_params_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversstagingmediadavinci_vpfedm365_resizer.c_configure_resizer_out_params_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversstagingmediadavinci_vpfedm365_resizer.c_configure_resizer_out_params_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27309 ; free virtual = 37502
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:01:43 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27309 ; free virtual = 37502
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:01:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27308 ; free virtual = 37502
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:01:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27308 ; free virtual = 37502
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:27:29) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:54:5) in function 'calc_value4'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:63:9) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:66:9) in function 'calc_value4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:81:9) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:84:9) in function 'calc_value4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:67:13) to (extr_.BGAQRCode-Androidzbarsrcmainjnizbardecoderdatabar.c_calc_value4_with_main.c:71:9) in function 'calc_value4'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27290 ; free virtual = 37484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27290 ; free virtual = 37483
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_value4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_value4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.22 seconds; current allocated memory: 97.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 98.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_value4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_value4/sig' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_value4/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_value4/wmax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_value4/nonarrow' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_value4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_value4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 99.783 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:48 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27280 ; free virtual = 37477
INFO: [VHDL 208-304] Generating VHDL RTL for calc_value4.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_value4.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.ccvlibccv_util.c__ccv_sparse_matrix_index_for_hash_with_main.c/solution1'.
