##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (timer_clock_1(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (timer_clock_1(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CapSense_IntClock          | Frequency: 28.55 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 31.42 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL                     | N/A                   | Target: 24.00 MHz  | 
Clock: WaveDAC8_1_DacClk          | N/A                   | Target: 0.01 MHz   | 
Clock: WaveDAC8_1_DacClk(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock_1              | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock_1(routed)      | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_IntClock      CapSense_IntClock  41666.7          6638        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK          41666.7          9841        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1(routed)  CyBUS_CLK          41666.7          13343       N/A              N/A         N/A              N/A         41666.7          13343       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
PWM_Output(0)_PAD  25961         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 28.55 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28969
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1                macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell15     3396  17680   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell15     3350  21030   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell17     2295  23325   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell17     3350  26675   6638  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  28969   6638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 31.42 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27595
-------------------------------------   ----- 
End-of-path arrival time (ps)           27595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  27595   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  27595   9841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (timer_clock_1(routed):R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -4230
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24093
-------------------------------------   ----- 
End-of-path arrival time (ps)           24093
 
Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                          clockblockcell      0      0   COMP  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_2          macrocell35      5537   5537  13343  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35      3350   8887  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6    3476  12363  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6    5130  17493  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7       0  17493  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7    3300  20793  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8       0  20793  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8    3300  24093  13343  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9       0  24093  13343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1(routed):F vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13343p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (timer_clock_1(routed):F#1 vs. CyBUS_CLK:R#1202)   50041667
- Setup time                                                         -4230
---------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    50037437

Launch Clock Arrival Time                   50000000
+ Clock path delay                             0
+ Data path delay                          24093
-------------------------------------   -------- 
End-of-path arrival time (ps)           50024093
 
Data path
pin name                                                   model name      delay        AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                                          clockblockcell      0  50000000   COMP  FALL       1
\HeartbeatCounter:CounterUDB:count_enable\/main_2          macrocell35      5537  50005537  13343  FALL       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35      3350  50008887  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6    3476  50012363  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6    5130  50017493  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7       0  50017493  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7    3300  50020793  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8       0  50020793  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8    3300  50024093  13343  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9       0  50024093  13343  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27595
-------------------------------------   ----- 
End-of-path arrival time (ps)           27595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  27595   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  27595   9841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28969
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1                macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell15     3396  17680   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell15     3350  21030   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell17     2295  23325   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell17     3350  26675   6638  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  28969   6638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28969
-------------------------------------   ----- 
End-of-path arrival time (ps)           28969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1                macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell15     3396  17680   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell15     3350  21030   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell17     2295  23325   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell17     3350  26675   6638  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  28969   6638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28967
-------------------------------------   ----- 
End-of-path arrival time (ps)           28967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1                macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell15     3396  17680   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell15     3350  21030   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_2      macrocell16     2295  23325   6640  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell16     3350  26675   6640  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2292  28967   6640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28965
-------------------------------------   ----- 
End-of-path arrival time (ps)           28965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb     datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1                macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell15     3396  17680   6638  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell15     3350  21030   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell18     2295  23325   6642  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell18     3350  26675   6642  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell4   2290  28965   6642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27595
-------------------------------------   ----- 
End-of-path arrival time (ps)           27595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  27595   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  27595   9841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 13034p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22573
-------------------------------------   ----- 
End-of-path arrival time (ps)           22573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1               macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell21     2636  16921  13034  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell21     3350  20271  13034  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell5   2302  22573  13034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 13036p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22570
-------------------------------------   ----- 
End-of-path arrival time (ps)           22570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1               macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_2     macrocell20     2636  16921  13036  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell20     3350  20271  13036  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell5   2300  22570  13036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 13044p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22563
-------------------------------------   ----- 
End-of-path arrival time (ps)           22563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1               macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell23     2581  10934   6638  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell23     3350  14284   6638  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_2     macrocell19     2636  16921  13044  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell19     3350  20271  13044  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell5   2292  22563  13044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 13141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24295
-------------------------------------   ----- 
End-of-path arrival time (ps)           24295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  24295   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  24295  13141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 16441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20995
-------------------------------------   ----- 
End-of-path arrival time (ps)           20995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  20995   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  20995  16441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:tc_reg_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:tc_reg_i\/clock_0
Path slack     : 16642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21514
-------------------------------------   ----- 
End-of-path arrival time (ps)           21514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell43     4128  10048  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell43     3350  13398  16642  RISE       1
\HeartbeatCounter:CounterUDB:tc_i\/main_0                macrocell41     2530  15928  16642  RISE       1
\HeartbeatCounter:CounterUDB:tc_i\/q                     macrocell41     3350  19278  16642  RISE       1
\HeartbeatCounter:CounterUDB:tc_reg_i\/main_0            macrocell42     2236  21514  16642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:tc_reg_i\/clock_0              macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:dith_count_0\/q
Path End       : \PWM:PWMUDB:dith_count_1\/main_0
Capture Clock  : \PWM:PWMUDB:dith_count_1\/clock_0
Path slack     : 17062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21094
-------------------------------------   ----- 
End-of-path arrival time (ps)           21094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:dith_count_0\/q                            macrocell49   1250   1250  17062  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\/main_0  macrocell45   2590   3840  17062  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\/q       macrocell45   3350   7190  17062  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\/main_1                 macrocell48   2593   9783  17062  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\/q                      macrocell48   3350  13133  17062  RISE       1
\PWM:PWMUDB:dith_count_1\\D\/main_2                    macrocell52   2304  15438  17062  RISE       1
\PWM:PWMUDB:dith_count_1\\D\/q                         macrocell52   3350  18788  17062  RISE       1
\PWM:PWMUDB:dith_count_1\/main_0                       macrocell51   2307  21094  17062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 18289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17318
-------------------------------------   ----- 
End-of-path arrival time (ps)           17318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell8   4929  17318  18289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 19204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16403
-------------------------------------   ----- 
End-of-path arrival time (ps)           16403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell9   4014  16403  19204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 19207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16399
-------------------------------------   ----- 
End-of-path arrival time (ps)           16399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell7   4010  16399  19207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 19631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21535
-------------------------------------   ----- 
End-of-path arrival time (ps)           21535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell43     4128  10048  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell43     3350  13398  16642  RISE       1
\HeartbeatCounter:CounterUDB:status_3\/main_0            macrocell40     2530  15928  19631  RISE       1
\HeartbeatCounter:CounterUDB:status_3\/q                 macrocell40     3350  19278  19631  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2257  21535  19631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 19741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15865
-------------------------------------   ----- 
End-of-path arrival time (ps)           15865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell37     2240   3450   9841  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell37     3350   6800   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell35     2239   9039   9841  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell35     3350  12389   9841  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   3476  15865  19741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1668/main_0
Capture Clock  : Net_1668/clock_0
Path slack     : 20219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17937
-------------------------------------   ----- 
End-of-path arrival time (ps)           17937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  20219  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  20219  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  20219  RISE       1
\PWM:PWMUDB:pwm_temp\/main_0         macrocell56      2290   6040  20219  RISE       1
\PWM:PWMUDB:pwm_temp\/q              macrocell56      3350   9390  20219  RISE       1
\PWM:PWMUDB:pwm_i\/main_1            macrocell55      2304  11694  20219  RISE       1
\PWM:PWMUDB:pwm_i\/q                 macrocell55      3350  15044  20219  RISE       1
Net_1668/main_0                      macrocell2       2893  17937  20219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1668/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 20962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17195
-------------------------------------   ----- 
End-of-path arrival time (ps)           17195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1             macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                  macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:wndState_3\\D\/main_4   macrocell30     2581  10934  20962  RISE       1
\CapSense:MeasureCH0:wndState_3\\D\/q        macrocell30     3350  14284  20962  RISE       1
\CapSense:Net_1603\/main_0                   macrocell32     2910  17195  20962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell32         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 21555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16601
-------------------------------------   ----- 
End-of-path arrival time (ps)           16601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell5   2220   2220   6638  RISE       1
\CapSense:MeasureCH0:int\/main_1             macrocell22     2783   5003   6638  RISE       1
\CapSense:MeasureCH0:int\/q                  macrocell22     3350   8353   6638  RISE       1
\CapSense:MeasureCH0:wndState_1\\D\/main_5   macrocell27     2588  10942  21555  RISE       1
\CapSense:MeasureCH0:wndState_1\\D\/q        macrocell27     3350  14292  21555  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0      macrocell26     2310  16601  21555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 22223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15934
-------------------------------------   ----- 
End-of-path arrival time (ps)           15934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell43     4128  10048  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell43     3350  13398  16642  RISE       1
\HeartbeatCounter:CounterUDB:underflow_reg_i\/main_0     macrocell44     2536  15934  22223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:underflow_reg_i\/clock_0       macrocell44         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 22807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15350
-------------------------------------   ----- 
End-of-path arrival time (ps)           15350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q              macrocell7    1250   1250  21304  RISE       1
\CapSense:Net_1350\/main_1                  macrocell31   2809   4059  21304  RISE       1
\CapSense:Net_1350\/q                       macrocell31   3350   7409  21304  RISE       1
\CapSense:MeasureCH0:wndState_0\\D\/main_4  macrocell25   2294   9703  22807  RISE       1
\CapSense:MeasureCH0:wndState_0\\D\/q       macrocell25   3350  13053  22807  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0     macrocell24   2297  15350  22807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:dith_count_0\/q
Path End       : \PWM:PWMUDB:dith_count_0\/main_0
Capture Clock  : \PWM:PWMUDB:dith_count_0\/clock_0
Path slack     : 23014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15143
-------------------------------------   ----- 
End-of-path arrival time (ps)           15143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:dith_count_0\/q             macrocell49   1250   1250  17062  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\/main_0  macrocell47   2596   3846  23014  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\/q       macrocell47   3350   7196  23014  RISE       1
\PWM:PWMUDB:dith_count_0\\D\/main_2     macrocell50   2287   9483  23014  RISE       1
\PWM:PWMUDB:dith_count_0\\D\/q          macrocell50   3350  12833  23014  RISE       1
\PWM:PWMUDB:dith_count_0\/main_0        macrocell49   2310  15143  23014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 25158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell38     2227   3477  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell38     3350   6827  16198  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell8   3621  10448  25158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 25180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10426
-------------------------------------   ----- 
End-of-path arrival time (ps)           10426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell38     2227   3477  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell38     3350   6827  16198  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell9   3599  10426  25180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 25460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q          macrocell24   1250   1250  23468  RISE       1
\CapSense:MeasureCH0:wndState_2\\D\/main_4  macrocell29   5797   7047  25460  RISE       1
\CapSense:MeasureCH0:wndState_2\\D\/q       macrocell29   3350  10397  25460  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0     macrocell28   2300  12697  25460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3093   6593  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   5130  11723  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  11723  25714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \PWM:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 25903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12254
-------------------------------------   ----- 
End-of-path arrival time (ps)           12254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell10    760    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell11      0    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell11   2740   3500  25714  RISE       1
\PWM:PWMUDB:sc_kill_tmp\\D\/main_0  macrocell60      3097   6597  25903  RISE       1
\PWM:PWMUDB:sc_kill_tmp\\D\/q       macrocell60      3350   9947  25903  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/main_0     macrocell59      2306  12254  25903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:tc_i_reg\/main_0
Capture Clock  : \PWM:PWMUDB:tc_i_reg\/clock_0
Path slack     : 25914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12242
-------------------------------------   ----- 
End-of-path arrival time (ps)           12242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell10    760    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell11      0    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell11   2740   3500  25714  RISE       1
\PWM:PWMUDB:tc_i_reg\\D\/main_1     macrocell62      3097   6597  25914  RISE       1
\PWM:PWMUDB:tc_i_reg\\D\/q          macrocell62      3350   9947  25914  RISE       1
\PWM:PWMUDB:tc_i_reg\/main_0        macrocell61      2295  12242  25914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:tc_i_reg\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 26078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell38     2227   3477  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell38     3350   6827  16198  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell7   2702   9529  26078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 26098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell38     2227   3477  16198  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell38     3350   6827  16198  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2681   9509  26098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 26209p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12437
-------------------------------------   ----- 
End-of-path arrival time (ps)           12437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell9      1250   1250  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4227   5477  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell2   6960  12437  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell3      0  12437  26209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14921
-------------------------------------   ----- 
End-of-path arrival time (ps)           14921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell6   1600   1600  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell7      0   1600  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell7   1280   2880  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell8      0   2880  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell8   1280   4160  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell9      0   4160  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell9   2270   6430  26246  RISE       1
\HeartbeatCounter:CounterUDB:status_0\/main_1             macrocell39     2887   9317  26246  RISE       1
\HeartbeatCounter:CounterUDB:status_0\/q                  macrocell39     3350  12667  26246  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2254  14921  26246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 26434p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell1   2430   2430  26434  RISE       1
\CapSense:ClockGen:tmp_ppulse_udb\/main_0        macrocell12     2289   4719  26434  RISE       1
\CapSense:ClockGen:tmp_ppulse_udb\/q             macrocell12     3350   8069  26434  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0        macrocell11     3653  11722  26434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 26849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35777

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8927
-------------------------------------   ---- 
End-of-path arrival time (ps)           8927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell9      1250   1250  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4227   5477  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell2   3450   8927  26849  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell3      0   8927  26849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 27456p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell9    1250   1250  26209  RISE       1
\CapSense:ClockGen:cstate_0\\D\/main_2  macrocell5    3783   5033  27456  RISE       1
\CapSense:ClockGen:cstate_0\\D\/q       macrocell5    3350   8383  27456  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell9    2318  10700  27456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 27464p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell9    1250   1250  26209  RISE       1
\CapSense:ClockGen:cstate_1\\D\/main_2  macrocell6    3796   5046  27464  RISE       1
\CapSense:ClockGen:cstate_1\\D\/q       macrocell6    3350   8396  27464  RISE       1
\CapSense:mrst\/main_0                  macrocell34   2297  10693  27464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 27483p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell9    1250   1250  26209  RISE       1
\CapSense:ClockGen:cstate_2\\D\/main_3  macrocell8    3783   5033  27483  RISE       1
\CapSense:ClockGen:cstate_2\\D\/q       macrocell8    3350   8383  27483  RISE       1
\CapSense:ClockGen:cstate_2\/main_0     macrocell7    2291  10674  27483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell7          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 27515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell9      1250   1250  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell3   4771   6021  27515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 27738p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell9      1250   1250  26209  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell1   6618   7868  27738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 27881p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell4          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell4      1250   1250  26582  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell3   4406   5656  27881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 28059p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell9      1250   1250  26209  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4227   5477  28059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 28432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell4          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell4      1250   1250  26582  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell2   3855   5105  28432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : Net_1542/main_0
Capture Clock  : Net_1542/clock_0
Path slack     : 28840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell6   1600   1600  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell7      0   1600  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell7   1280   2880  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell8      0   2880  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell8   1280   4160  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell9      0   4160  26246  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell9   2270   6430  26246  RISE       1
Net_1542/main_0                                           macrocell1      2887   9317  28840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 28946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell10   1250   1250  28946  RISE       1
\CapSense:ClockGen:clock_detect\/main_1      macrocell3    2314   3564  28946  RISE       1
\CapSense:ClockGen:clock_detect\/q           macrocell3    3350   6914  28946  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell4    2297   9211  28946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell4          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 28950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  28950  RISE       1
\PWM:PWMUDB:runmode_enable\\D\/main_0   macrocell58    2346   3556  28950  RISE       1
\PWM:PWMUDB:runmode_enable\\D\/q        macrocell58    3350   6906  28950  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell57    2301   9207  28950  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3093   6593  29014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  25714  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2947   6447  29159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11485
-------------------------------------   ----- 
End-of-path arrival time (ps)           11485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16642  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16642  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5565  11485  29682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell57      1250   1250  27221  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   3581   4831  30775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell57      1250   1250  27221  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   3464   4714  30893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 31032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell1   2290   2290  31032  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell1   2285   4575  31032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 32630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (timer_clock_1(routed):F#1 vs. CyBUS_CLK:R#1202)   50041667
- Setup time                                                         -3510
---------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    50038157

Launch Clock Arrival Time                   50000000
+ Clock path delay                             0
+ Data path delay                           5527
-------------------------------------   -------- 
End-of-path arrival time (ps)           50005527
 
Data path
pin name                                             model name      delay        AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  50000000   COMP  FALL       1
\HeartbeatCounter:CounterUDB:count_stored_i\/main_0  macrocell36      5527  50005527  32630  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:count_stored_i\/clock_0        macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 32816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  26331  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      4701   6751  32816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 33224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell9    1250   1250  26209  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    7192   8442  33224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 33397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34937

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell3   1540   1540  31547  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell2      0   1540  33397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : Net_1668/clk_en
Capture Clock  : Net_1668/clock_0
Path slack     : 34194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out  synccell      1020   1020  34194  RISE       1
Net_1668/clk_en            macrocell2    4353   5373  34194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1668/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:ltch_kill_reg\/clk_en
Capture Clock  : \PWM:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5373
-------------------------------------   ---- 
End-of-path arrival time (ps)           5373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:ltch_kill_reg\/clk_en  macrocell53   4353   5373  34194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:ltch_kill_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell11   1250   1250  28965  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell10   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 35117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell         1020   1020  34194  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell10   3429   4449  35117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 35122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out            synccell       1020   1020  34194  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   3425   4445  35122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                          controlcell3        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 35122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out           synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:runmode_enable\/clk_en  macrocell57   3425   4445  35122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell         1020   1020  34194  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell11   3425   4445  35122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sc_kill_tmp\/clk_en
Capture Clock  : \PWM:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 35122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out        synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clk_en  macrocell59   3425   4445  35122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:tc_i_reg\/clk_en
Capture Clock  : \PWM:PWMUDB:tc_i_reg\/clock_0
Path slack     : 35122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out     synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:tc_i_reg\/clk_en  macrocell61   3425   4445  35122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:tc_i_reg\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:dith_count_0\/clk_en
Capture Clock  : \PWM:PWMUDB:dith_count_0\/clock_0
Path slack     : 36227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3340
-------------------------------------   ---- 
End-of-path arrival time (ps)           3340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out         synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:dith_count_0\/clk_en  macrocell49   2320   3340  36227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:dith_count_1\/clk_en
Capture Clock  : \PWM:PWMUDB:dith_count_1\/clock_0
Path slack     : 36227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3340
-------------------------------------   ---- 
End-of-path arrival time (ps)           3340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out         synccell      1020   1020  34194  RISE       1
\PWM:PWMUDB:dith_count_1\/clk_en  macrocell51   2320   3340  36227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_1\/clock_0                           macrocell51         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

