<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>LD00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>LD00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\dataLCD00.vhdl&quot;:39:2:39:3|Pruning register bit 7 of outchar(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\dataLCD00.vhdl</Navigation>
            <Navigation>39</Navigation>
            <Navigation>2</Navigation>
            <Navigation>39</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 7 of outchar(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\1\div00\osc00.vhdl&quot;:21:0:21:7|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\1\div00\osc00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>0</Navigation>
            <Navigation>21</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\topLCD00.vhdl&quot;:25:2:25:10|Signal outRWLED0 is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\topLCD00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Signal outRWLED0 is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\topLCD00.vhdl&quot;:23:2:23:10|Signal outRSLCD0 is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\topLCD00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>2</Navigation>
            <Navigation>23</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Signal outRSLCD0 is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl&quot;:27:2:27:3|Removing register 'RScf' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RScf' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl&quot;:27:2:27:3|Removing register 'RWcf' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWcf' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl&quot;:27:2:27:3|Pruning register bits 7 to 6 of commandcf(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 7 to 6 of commandcf(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\contdataLCD00.vhdl&quot;:27:2:27:3|Removing register 'RWcd' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Ariadna Gracida\Documents\arqui2020\2\lcd00\contdataLCD00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>2</Navigation>
            <Navigation>27</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWcd' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\ariadna gracida\documents\arqui2020\1\div00\div00.vhdl&quot;:20:2:20:3|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including LD00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\ariadna gracida\documents\arqui2020\1\div00\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>2</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including LD00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl&quot;:44:16:44:20|ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>20</Navigation>
            <Navigation>ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl&quot;:44:16:44:20|ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>20</Navigation>
            <Navigation>ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl&quot;:44:16:44:20|ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>20</Navigation>
            <Navigation>ROM outchar_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl&quot;:44:16:44:20|ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\ariadna gracida\documents\arqui2020\2\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>16</Navigation>
            <Navigation>44</Navigation>
            <Navigation>20</Navigation>
            <Navigation>ROM outchar_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:LD00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:LD00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>