

================================================================
== Vitis HLS Report for 'feature_concate_layer_stream_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.607 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %feature_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ipd_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %len_x_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_0_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_0" [./ComponentStream.h:52]   --->   Operation 29 'read' 'len_x_embedding_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_0_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_0" [./ComponentStream.h:53]   --->   Operation 30 'read' 'ipd_x_embedding_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_0_read, i320 %len_x_embedding_0_read" [./ComponentStream.h:59]   --->   Operation 31 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_0, i576 %p_s" [./ComponentStream.h:59]   --->   Operation 32 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_1_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_1" [./ComponentStream.h:52]   --->   Operation 33 'read' 'len_x_embedding_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_1_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_1" [./ComponentStream.h:53]   --->   Operation 34 'read' 'ipd_x_embedding_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_17 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_1_read, i320 %len_x_embedding_1_read" [./ComponentStream.h:59]   --->   Operation 35 'bitconcatenate' 'p_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_1, i576 %p_17" [./ComponentStream.h:59]   --->   Operation 36 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_2_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_2" [./ComponentStream.h:52]   --->   Operation 37 'read' 'len_x_embedding_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 38 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_2_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_2" [./ComponentStream.h:53]   --->   Operation 38 'read' 'ipd_x_embedding_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_18 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_2_read, i320 %len_x_embedding_2_read" [./ComponentStream.h:59]   --->   Operation 39 'bitconcatenate' 'p_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_2, i576 %p_18" [./ComponentStream.h:59]   --->   Operation 40 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_3_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_3" [./ComponentStream.h:52]   --->   Operation 41 'read' 'len_x_embedding_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_3_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_3" [./ComponentStream.h:53]   --->   Operation 42 'read' 'ipd_x_embedding_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_19 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_3_read, i320 %len_x_embedding_3_read" [./ComponentStream.h:59]   --->   Operation 43 'bitconcatenate' 'p_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_3, i576 %p_19" [./ComponentStream.h:59]   --->   Operation 44 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_4_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_4" [./ComponentStream.h:52]   --->   Operation 45 'read' 'len_x_embedding_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_4_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_4" [./ComponentStream.h:53]   --->   Operation 46 'read' 'ipd_x_embedding_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_20 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_4_read, i320 %len_x_embedding_4_read" [./ComponentStream.h:59]   --->   Operation 47 'bitconcatenate' 'p_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_4, i576 %p_20" [./ComponentStream.h:59]   --->   Operation 48 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 49 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_5_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_5" [./ComponentStream.h:52]   --->   Operation 49 'read' 'len_x_embedding_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 50 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_5_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_5" [./ComponentStream.h:53]   --->   Operation 50 'read' 'ipd_x_embedding_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_21 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_5_read, i320 %len_x_embedding_5_read" [./ComponentStream.h:59]   --->   Operation 51 'bitconcatenate' 'p_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_5, i576 %p_21" [./ComponentStream.h:59]   --->   Operation 52 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_6_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_6" [./ComponentStream.h:52]   --->   Operation 53 'read' 'len_x_embedding_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_6_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_6" [./ComponentStream.h:53]   --->   Operation 54 'read' 'ipd_x_embedding_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_22 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_6_read, i320 %len_x_embedding_6_read" [./ComponentStream.h:59]   --->   Operation 55 'bitconcatenate' 'p_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_6, i576 %p_22" [./ComponentStream.h:59]   --->   Operation 56 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 57 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_7_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_7" [./ComponentStream.h:52]   --->   Operation 57 'read' 'len_x_embedding_7_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 58 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_7_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_7" [./ComponentStream.h:53]   --->   Operation 58 'read' 'ipd_x_embedding_7_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_23 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_7_read, i320 %len_x_embedding_7_read" [./ComponentStream.h:59]   --->   Operation 59 'bitconcatenate' 'p_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_7, i576 %p_23" [./ComponentStream.h:59]   --->   Operation 60 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 61 [1/1] ( I:1.30ns O:1.30ns )   --->   "%len_x_embedding_8_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %len_x_embedding_8" [./ComponentStream.h:52]   --->   Operation 61 'read' 'len_x_embedding_8_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 4> <FIFO>
ST_1 : Operation 62 [1/1] ( I:1.30ns O:1.30ns )   --->   "%ipd_x_embedding_8_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ipd_x_embedding_8" [./ComponentStream.h:53]   --->   Operation 62 'read' 'ipd_x_embedding_8_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i256.i320, i256 %ipd_x_embedding_8_read, i320 %len_x_embedding_8_read" [./ComponentStream.h:59]   --->   Operation 63 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i576P0A, i576 %feature_embedding_8, i576 %p_0" [./ComponentStream.h:59]   --->   Operation 64 'write' 'write_ln59' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 576> <Depth = 4> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [./ComponentStream.h:61]   --->   Operation 65 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ len_x_embedding_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ len_x_embedding_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipd_x_embedding_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature_embedding_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
specinterface_ln0      (specinterface ) [ 00]
len_x_embedding_0_read (read          ) [ 00]
ipd_x_embedding_0_read (read          ) [ 00]
p_s                    (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_1_read (read          ) [ 00]
ipd_x_embedding_1_read (read          ) [ 00]
p_17                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_2_read (read          ) [ 00]
ipd_x_embedding_2_read (read          ) [ 00]
p_18                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_3_read (read          ) [ 00]
ipd_x_embedding_3_read (read          ) [ 00]
p_19                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_4_read (read          ) [ 00]
ipd_x_embedding_4_read (read          ) [ 00]
p_20                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_5_read (read          ) [ 00]
ipd_x_embedding_5_read (read          ) [ 00]
p_21                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_6_read (read          ) [ 00]
ipd_x_embedding_6_read (read          ) [ 00]
p_22                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_7_read (read          ) [ 00]
ipd_x_embedding_7_read (read          ) [ 00]
p_23                   (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
len_x_embedding_8_read (read          ) [ 00]
ipd_x_embedding_8_read (read          ) [ 00]
p_0                    (bitconcatenate) [ 00]
write_ln59             (write         ) [ 00]
ret_ln61               (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="len_x_embedding_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="len_x_embedding_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="len_x_embedding_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="len_x_embedding_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="len_x_embedding_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="len_x_embedding_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="len_x_embedding_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="len_x_embedding_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="len_x_embedding_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_x_embedding_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ipd_x_embedding_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ipd_x_embedding_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ipd_x_embedding_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ipd_x_embedding_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ipd_x_embedding_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ipd_x_embedding_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ipd_x_embedding_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ipd_x_embedding_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ipd_x_embedding_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipd_x_embedding_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="feature_embedding_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="feature_embedding_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="feature_embedding_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="feature_embedding_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="feature_embedding_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="feature_embedding_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="feature_embedding_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="feature_embedding_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="feature_embedding_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_embedding_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i320P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i576.i256.i320"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i576P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="len_x_embedding_0_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="320" slack="0"/>
<pin id="74" dir="0" index="1" bw="320" slack="0"/>
<pin id="75" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_0_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ipd_x_embedding_0_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="256" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_0_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln59_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="576" slack="0"/>
<pin id="87" dir="0" index="2" bw="576" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="len_x_embedding_1_read_read_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="320" slack="0"/>
<pin id="93" dir="0" index="1" bw="320" slack="0"/>
<pin id="94" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_1_read/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="ipd_x_embedding_1_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="256" slack="0"/>
<pin id="99" dir="0" index="1" bw="256" slack="0"/>
<pin id="100" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_1_read/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln59_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="576" slack="0"/>
<pin id="106" dir="0" index="2" bw="576" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="len_x_embedding_2_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="320" slack="0"/>
<pin id="112" dir="0" index="1" bw="320" slack="0"/>
<pin id="113" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_2_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ipd_x_embedding_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="0" index="1" bw="256" slack="0"/>
<pin id="119" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln59_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="576" slack="0"/>
<pin id="125" dir="0" index="2" bw="576" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="len_x_embedding_3_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="320" slack="0"/>
<pin id="131" dir="0" index="1" bw="320" slack="0"/>
<pin id="132" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_3_read/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ipd_x_embedding_3_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="256" slack="0"/>
<pin id="137" dir="0" index="1" bw="256" slack="0"/>
<pin id="138" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_3_read/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln59_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="576" slack="0"/>
<pin id="144" dir="0" index="2" bw="576" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="len_x_embedding_4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="320" slack="0"/>
<pin id="150" dir="0" index="1" bw="320" slack="0"/>
<pin id="151" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_4_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ipd_x_embedding_4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="256" slack="0"/>
<pin id="156" dir="0" index="1" bw="256" slack="0"/>
<pin id="157" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_4_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln59_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="576" slack="0"/>
<pin id="163" dir="0" index="2" bw="576" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="len_x_embedding_5_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="320" slack="0"/>
<pin id="169" dir="0" index="1" bw="320" slack="0"/>
<pin id="170" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_5_read/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="ipd_x_embedding_5_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="0"/>
<pin id="175" dir="0" index="1" bw="256" slack="0"/>
<pin id="176" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_5_read/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln59_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="576" slack="0"/>
<pin id="182" dir="0" index="2" bw="576" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="len_x_embedding_6_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="320" slack="0"/>
<pin id="188" dir="0" index="1" bw="320" slack="0"/>
<pin id="189" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_6_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ipd_x_embedding_6_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="0" index="1" bw="256" slack="0"/>
<pin id="195" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_6_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln59_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="576" slack="0"/>
<pin id="201" dir="0" index="2" bw="576" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="len_x_embedding_7_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="320" slack="0"/>
<pin id="207" dir="0" index="1" bw="320" slack="0"/>
<pin id="208" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_7_read/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ipd_x_embedding_7_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="256" slack="0"/>
<pin id="213" dir="0" index="1" bw="256" slack="0"/>
<pin id="214" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_7_read/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln59_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="576" slack="0"/>
<pin id="220" dir="0" index="2" bw="576" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="len_x_embedding_8_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="320" slack="0"/>
<pin id="226" dir="0" index="1" bw="320" slack="0"/>
<pin id="227" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_x_embedding_8_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ipd_x_embedding_8_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="256" slack="0"/>
<pin id="232" dir="0" index="1" bw="256" slack="0"/>
<pin id="233" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipd_x_embedding_8_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln59_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="576" slack="0"/>
<pin id="239" dir="0" index="2" bw="576" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="576" slack="0"/>
<pin id="245" dir="0" index="1" bw="256" slack="0"/>
<pin id="246" dir="0" index="2" bw="320" slack="0"/>
<pin id="247" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_17_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="576" slack="0"/>
<pin id="254" dir="0" index="1" bw="256" slack="0"/>
<pin id="255" dir="0" index="2" bw="320" slack="0"/>
<pin id="256" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_17/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_18_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="576" slack="0"/>
<pin id="263" dir="0" index="1" bw="256" slack="0"/>
<pin id="264" dir="0" index="2" bw="320" slack="0"/>
<pin id="265" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_18/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_19_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="576" slack="0"/>
<pin id="272" dir="0" index="1" bw="256" slack="0"/>
<pin id="273" dir="0" index="2" bw="320" slack="0"/>
<pin id="274" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_19/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_20_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="576" slack="0"/>
<pin id="281" dir="0" index="1" bw="256" slack="0"/>
<pin id="282" dir="0" index="2" bw="320" slack="0"/>
<pin id="283" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_20/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_21_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="576" slack="0"/>
<pin id="290" dir="0" index="1" bw="256" slack="0"/>
<pin id="291" dir="0" index="2" bw="320" slack="0"/>
<pin id="292" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_21/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_22_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="576" slack="0"/>
<pin id="299" dir="0" index="1" bw="256" slack="0"/>
<pin id="300" dir="0" index="2" bw="320" slack="0"/>
<pin id="301" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_22/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_23_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="576" slack="0"/>
<pin id="308" dir="0" index="1" bw="256" slack="0"/>
<pin id="309" dir="0" index="2" bw="320" slack="0"/>
<pin id="310" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_23/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_0_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="576" slack="0"/>
<pin id="317" dir="0" index="1" bw="256" slack="0"/>
<pin id="318" dir="0" index="2" bw="320" slack="0"/>
<pin id="319" dir="1" index="3" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="78" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="72" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="97" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="91" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="116" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="110" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="135" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="129" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="154" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="148" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="173" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="167" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="192" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="186" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="297" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="211" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="205" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="230" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="224" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="236" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: feature_embedding_0 | {1 }
	Port: feature_embedding_1 | {1 }
	Port: feature_embedding_2 | {1 }
	Port: feature_embedding_3 | {1 }
	Port: feature_embedding_4 | {1 }
	Port: feature_embedding_5 | {1 }
	Port: feature_embedding_6 | {1 }
	Port: feature_embedding_7 | {1 }
	Port: feature_embedding_8 | {1 }
 - Input state : 
	Port: feature_concate_layer_stream<9u> : len_x_embedding_0 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_1 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_2 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_3 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_4 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_5 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_6 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_7 | {1 }
	Port: feature_concate_layer_stream<9u> : len_x_embedding_8 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_0 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_1 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_2 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_3 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_4 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_5 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_6 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_7 | {1 }
	Port: feature_concate_layer_stream<9u> : ipd_x_embedding_8 | {1 }
  - Chain level:
	State 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1
		write_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|
| Operation|           Functional Unit          |
|----------|------------------------------------|
|          |  len_x_embedding_0_read_read_fu_72 |
|          |  ipd_x_embedding_0_read_read_fu_78 |
|          |  len_x_embedding_1_read_read_fu_91 |
|          |  ipd_x_embedding_1_read_read_fu_97 |
|          | len_x_embedding_2_read_read_fu_110 |
|          | ipd_x_embedding_2_read_read_fu_116 |
|          | len_x_embedding_3_read_read_fu_129 |
|          | ipd_x_embedding_3_read_read_fu_135 |
|   read   | len_x_embedding_4_read_read_fu_148 |
|          | ipd_x_embedding_4_read_read_fu_154 |
|          | len_x_embedding_5_read_read_fu_167 |
|          | ipd_x_embedding_5_read_read_fu_173 |
|          | len_x_embedding_6_read_read_fu_186 |
|          | ipd_x_embedding_6_read_read_fu_192 |
|          | len_x_embedding_7_read_read_fu_205 |
|          | ipd_x_embedding_7_read_read_fu_211 |
|          | len_x_embedding_8_read_read_fu_224 |
|          | ipd_x_embedding_8_read_read_fu_230 |
|----------|------------------------------------|
|          |       write_ln59_write_fu_84       |
|          |       write_ln59_write_fu_103      |
|          |       write_ln59_write_fu_122      |
|          |       write_ln59_write_fu_141      |
|   write  |       write_ln59_write_fu_160      |
|          |       write_ln59_write_fu_179      |
|          |       write_ln59_write_fu_198      |
|          |       write_ln59_write_fu_217      |
|          |       write_ln59_write_fu_236      |
|----------|------------------------------------|
|          |             p_s_fu_243             |
|          |             p_17_fu_252            |
|          |             p_18_fu_261            |
|          |             p_19_fu_270            |
|bitconcatenate|             p_20_fu_279            |
|          |             p_21_fu_288            |
|          |             p_22_fu_297            |
|          |             p_23_fu_306            |
|          |             p_0_fu_315             |
|----------|------------------------------------|
|   Total  |                                    |
|----------|------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
