<profile>

<section name = "Vitis HLS Report for 'calculateLayer4'" level="0">
<item name = "Date">Thu Jan 16 14:20:45 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_lenet5</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 13.981 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2773, 2773, 55.460 us, 55.460 us, 2774, 2774, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334">calculateLayer4_Pipeline_calculateLayer4_loop, 2747, 2747, 54.940 us, 54.940 us, 2747, 2747, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">267, 74, 13836, 14588, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 242, -</column>
<column name="Register">-, -, 1596, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">95, 33, 14, 27, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_bus_s_axi_U">CTRL_bus_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334">calculateLayer4_Pipeline_calculateLayer4_loop, 5, 74, 13530, 14298, 0</column>
<column name="control_s_axi_U">control_s_axi, 262, 0, 270, 250, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer3_Neurons_CPU_address0">117, 26, 11, 286</column>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer3_Neurons_CPU_load_10_reg_579">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_11_reg_589">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_12_reg_599">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_13_reg_609">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_14_reg_619">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_15_reg_629">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_16_reg_639">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_17_reg_649">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_18_reg_659">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_19_reg_669">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_1_reg_489">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_20_reg_679">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_21_reg_689">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_22_reg_699">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_23_reg_709">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_2_reg_499">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_3_reg_509">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_4_reg_519">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_5_reg_529">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_6_reg_539">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_7_reg_549">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_8_reg_559">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_9_reg_569">32, 0, 32, 0</column>
<column name="Layer3_Neurons_CPU_load_reg_479">32, 0, 32, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="empty_61_reg_724">32, 0, 32, 0</column>
<column name="empty_62_reg_729">32, 0, 32, 0</column>
<column name="empty_63_reg_734">32, 0, 32, 0</column>
<column name="empty_64_reg_739">32, 0, 32, 0</column>
<column name="empty_65_reg_744">32, 0, 32, 0</column>
<column name="empty_66_reg_749">32, 0, 32, 0</column>
<column name="empty_67_reg_754">32, 0, 32, 0</column>
<column name="empty_68_reg_759">32, 0, 32, 0</column>
<column name="empty_69_reg_764">32, 0, 32, 0</column>
<column name="empty_70_reg_769">32, 0, 32, 0</column>
<column name="empty_71_reg_774">32, 0, 32, 0</column>
<column name="empty_72_reg_779">32, 0, 32, 0</column>
<column name="empty_73_reg_784">32, 0, 32, 0</column>
<column name="empty_74_reg_789">32, 0, 32, 0</column>
<column name="empty_75_reg_794">32, 0, 32, 0</column>
<column name="empty_76_reg_799">32, 0, 32, 0</column>
<column name="empty_77_reg_804">32, 0, 32, 0</column>
<column name="empty_78_reg_809">32, 0, 32, 0</column>
<column name="empty_79_reg_814">32, 0, 32, 0</column>
<column name="empty_80_reg_819">32, 0, 32, 0</column>
<column name="empty_81_reg_824">32, 0, 32, 0</column>
<column name="empty_82_reg_829">32, 0, 32, 0</column>
<column name="empty_83_reg_834">32, 0, 32, 0</column>
<column name="empty_84_reg_839">32, 0, 32, 0</column>
<column name="empty_reg_719">32, 0, 32, 0</column>
<column name="grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_bus_AWVALID">in, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_AWREADY">out, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_AWADDR">in, 4, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_WVALID">in, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_WREADY">out, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_WDATA">in, 32, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_WSTRB">in, 4, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_ARVALID">in, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_ARREADY">out, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_ARADDR">in, 4, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_RVALID">out, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_RREADY">in, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_RDATA">out, 32, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_RRESP">out, 2, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_BVALID">out, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_BREADY">in, 1, s_axi, CTRL_bus, return void</column>
<column name="s_axi_CTRL_bus_BRESP">out, 2, s_axi, CTRL_bus, return void</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 20, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 20, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, calculateLayer4, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, calculateLayer4, return value</column>
</table>
</item>
</section>
</profile>
