<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AND.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AND.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Contrler.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Contrler.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Contrler.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dreg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dreg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dreg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ereg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ereg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ereg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Freg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Freg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Freg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="GRF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IFU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_4_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_4_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_4_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mreg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mreg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mreg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPI.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TCODE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TCODE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TCODE.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hazard.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="hazard.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="hazard.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mip_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mip_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mip_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mip_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stalld.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="stalld.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="stalld.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1562345118" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1562345118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562506472" xil_pn:in_ck="-5141994013874837830" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1562506472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CPU/AND.v"/>
      <outfile xil_pn:name="../CPU/Ctrl.v"/>
      <outfile xil_pn:name="../CPU/OR.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BLINK.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Contrler.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Ereg.v"/>
      <outfile xil_pn:name="Feg.v"/>
      <outfile xil_pn:name="Forward.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MUXCL.v"/>
      <outfile xil_pn:name="MUX_2_32.v"/>
      <outfile xil_pn:name="MUX_2_5.v"/>
      <outfile xil_pn:name="MUX_3_32.v"/>
      <outfile xil_pn:name="MUX_3_5.v"/>
      <outfile xil_pn:name="MUX_4_32.v"/>
      <outfile xil_pn:name="Mreg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SPI.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="TCODE.v"/>
      <outfile xil_pn:name="Wreg.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="mip_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="stalld.v"/>
    </transform>
    <transform xil_pn:end_ts="1562481955" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-859839589099153742" xil_pn:start_ts="1562481955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481955" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7076296148149114280" xil_pn:start_ts="1562481955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562342390" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1562342390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562506473" xil_pn:in_ck="-5141994013874837830" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1562506472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CPU/AND.v"/>
      <outfile xil_pn:name="../CPU/Ctrl.v"/>
      <outfile xil_pn:name="../CPU/OR.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BLINK.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="Contrler.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Ereg.v"/>
      <outfile xil_pn:name="Feg.v"/>
      <outfile xil_pn:name="Forward.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MUXCL.v"/>
      <outfile xil_pn:name="MUX_2_32.v"/>
      <outfile xil_pn:name="MUX_2_5.v"/>
      <outfile xil_pn:name="MUX_3_32.v"/>
      <outfile xil_pn:name="MUX_3_5.v"/>
      <outfile xil_pn:name="MUX_4_32.v"/>
      <outfile xil_pn:name="Mreg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="SPI.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="TCODE.v"/>
      <outfile xil_pn:name="Wreg.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="mip_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="stalld.v"/>
    </transform>
    <transform xil_pn:end_ts="1562506476" xil_pn:in_ck="-5141994013874837830" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8166469793586015553" xil_pn:start_ts="1562506473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mip_tb_beh.prj"/>
      <outfile xil_pn:name="mip_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1562506476" xil_pn:in_ck="3201814421354339346" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4158794700134964324" xil_pn:start_ts="1562506476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mip_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1562481126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7098935455041611030" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5586979983773051280" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481127" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6019760216988849820" xil_pn:start_ts="1562481127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562481133" xil_pn:in_ck="-3957174419552657303" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1005024594606734649" xil_pn:start_ts="1562481127">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_stx_beh.prj"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
