{"vcs1":{"timestamp_begin":1700291666.595696151, "rt":34.04, "ut":33.09, "st":1.20}}
{"vcselab":{"timestamp_begin":1700291700.712713415, "rt":2.65, "ut":1.80, "st":0.09}}
{"link":{"timestamp_begin":1700291703.431797066, "rt":0.53, "ut":0.32, "st":0.49}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700291665.822247149}
{"VCS_COMP_START_TIME": 1700291665.822247149}
{"VCS_COMP_END_TIME": 1700291871.986630272}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 535020}}
{"stitch_vcselab": {"peak_mem": 320860}}
