Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 13 16:23:56 2022
| Host         : CSE-P07-2168-66 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.883        0.000                      0                   39        0.265        0.000                      0                   39        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.883        0.000                      0                   39        0.265        0.000                      0                   39        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.186%)  route 2.644ns (74.814%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.794     8.848    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[10]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.731    exp1/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.186%)  route 2.644ns (74.814%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.794     8.848    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.731    exp1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.186%)  route 2.644ns (74.814%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.794     8.848    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.731    exp1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.186%)  route 2.644ns (74.814%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.794     8.848    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[9]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.731    exp1/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.890ns (25.695%)  route 2.574ns (74.305%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.724     8.778    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    exp1/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.890ns (25.695%)  route 2.574ns (74.305%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.724     8.778    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[2]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    exp1/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.890ns (25.695%)  route 2.574ns (74.305%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.724     8.778    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    exp1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.890ns (25.695%)  route 2.574ns (74.305%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.724     8.778    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.590    15.013    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[4]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.728    exp1/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.890ns (27.442%)  route 2.353ns (72.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.503     8.558    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[5]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    exp1/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.890ns (27.442%)  route 2.353ns (72.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.810     6.643    exp1/refresh_counter[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.767 f  exp1/refresh_counter[19]_i_5/O
                         net (fo=1, routed)           0.636     7.403    exp1/refresh_counter[19]_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  exp1/refresh_counter[19]_i_3/O
                         net (fo=1, routed)           0.404     7.931    exp1/refresh_counter[19]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.055 r  exp1/refresh_counter[19]_i_1/O
                         net (fo=19, routed)          0.503     8.558    exp1/refresh_counter[19]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.591    15.014    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[6]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    exp1/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  exp1/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.803    exp1/refresh_counter[11]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  exp1/refresh_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.913    exp1/data0[11]
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    exp1/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.805    exp1/refresh_counter[15]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  exp1/refresh_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.915    exp1/data0[15]
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    exp1/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  exp1/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.804    exp1/refresh_counter[7]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  exp1/refresh_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.914    exp1/data0[7]
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    exp1/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.127     1.806    exp1/refresh_counter_reg[19]_0[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  exp1/refresh_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.916    exp1/data0[19]
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    exp1/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  exp1/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  exp1/refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.831    exp1/refresh_counter[0]
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  exp1/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    exp1/refresh_counter_0[0]
    SLICE_X3Y76          FDRE                                         r  exp1/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  exp1/refresh_counter_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.091     1.602    exp1/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.202%)  route 0.139ns (31.798%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  exp1/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  exp1/refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.139     1.792    exp1/refresh_counter[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.950 r  exp1/refresh_counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.950    exp1/data0[1]
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.658    exp1/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  exp1/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.803    exp1/refresh_counter[11]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  exp1/refresh_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.949    exp1/data0[12]
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  exp1/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    exp1/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  exp1/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.805    exp1/refresh_counter[15]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  exp1/refresh_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.951    exp1/data0[16]
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  exp1/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    exp1/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  exp1/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.804    exp1/refresh_counter[7]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  exp1/refresh_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.950    exp1/data0[8]
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  exp1/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    exp1/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 exp1/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exp1/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.313ns (69.186%)  route 0.139ns (30.814%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  exp1/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  exp1/refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.139     1.792    exp1/refresh_counter[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.964 r  exp1/refresh_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.964    exp1/data0[3]
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  exp1/refresh_counter_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.658    exp1/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     exp1/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     exp1/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     exp1/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     exp1/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     exp1/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     exp1/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     exp1/refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     exp1/refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     exp1/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     exp1/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     exp1/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     exp1/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     exp1/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     exp1/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     exp1/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     exp1/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     exp1/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     exp1/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.283ns  (logic 6.435ns (35.198%)  route 11.848ns (64.802%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 f  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.121    11.732    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124    11.856 r  ad1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.877    14.733    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    18.283 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.283    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.801ns  (logic 6.441ns (36.180%)  route 11.361ns (63.820%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 f  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.949    11.560    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124    11.684 r  ad1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.562    14.246    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.801 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.801    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.659ns  (logic 6.462ns (36.595%)  route 11.197ns (63.405%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 f  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    11.441    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124    11.565 r  ad1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.516    14.082    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.659 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.659    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.593ns  (logic 6.606ns (37.550%)  route 10.987ns (62.450%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 r  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 f  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667    11.277    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.150    11.427 r  ad1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470    13.898    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    17.593 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.593    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.290ns  (logic 6.658ns (38.510%)  route 10.632ns (61.490%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 f  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.659    11.270    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.152    11.422 r  ad1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.123    13.545    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    17.290 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.290    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.074ns  (logic 6.446ns (37.751%)  route 10.628ns (62.249%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 r  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 f  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667    11.277    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.124    11.401 r  ad1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    13.514    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.074 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.074    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.628ns  (logic 6.419ns (38.600%)  route 10.210ns (61.400%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=1, routed)           4.456     5.439    ad1/B_IBUF[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     5.563 r  ad1/Sum_carry_i_4/O
                         net (fo=1, routed)           0.000     5.563    ad1/Sum_carry_i_4_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.095 r  ad1/Sum_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    ad1/Sum_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.317 r  ad1/Sum_carry__0/O[0]
                         net (fo=4, routed)           0.828     7.145    ad1/C[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.299     7.444 r  ad1/SEG_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.838     8.282    ad1/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  ad1/SEG_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           0.914     9.348    ad1/SEG_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.326     9.674 f  ad1/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813    10.487    ad1/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.659    11.270    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  ad1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.701    13.095    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.628 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.628    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.828ns (60.730%)  route 1.182ns (39.270%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 f  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.241     1.063    ad1/C[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.110     1.173 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.210     1.383    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.045     1.428 r  ad1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.775    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.009 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.009    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.242ns  (logic 1.855ns (57.213%)  route 1.387ns (42.787%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 f  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.241     1.063    ad1/C[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.110     1.173 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     1.392    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.045     1.437 r  ad1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.980    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.242 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.242    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.265ns  (logic 1.898ns (58.142%)  route 1.367ns (41.858%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 f  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.241     1.063    ad1/C[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.110     1.173 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.210     1.383    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.428 r  ad1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.960    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.265 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.265    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.322ns  (logic 1.871ns (56.312%)  route 1.451ns (43.688%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 r  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.241     1.063    ad1/C[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.110     1.173 r  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.132     1.304    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.349 r  ad1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.045    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.322 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.322    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.851ns (54.952%)  route 1.517ns (45.048%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 r  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.241     1.063    ad1/C[7]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.110     1.173 r  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     1.392    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.046     1.438 r  ad1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.111    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.368 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.368    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.599ns  (logic 1.889ns (52.494%)  route 1.710ns (47.506%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.822 r  ad1/Sum_carry__0/O[3]
                         net (fo=9, routed)           0.134     0.956    ad1/C[7]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.110     1.066 f  ad1/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.050     1.116    ad1/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.161 f  ad1/SEG_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.294     1.455    ad1/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.500 r  ad1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.848     2.348    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.599 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.599    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.837ns (50.481%)  route 1.802ns (49.519%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_IBUF[4]_inst/O
                         net (fo=2, routed)           0.384     0.644    ad1/A_IBUF[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.768 r  ad1/Sum_carry__0/O[1]
                         net (fo=6, routed)           0.129     0.897    ad1/C[5]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.107     1.004 f  ad1/SEG_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.207     1.211    ad1/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.256 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.352     1.609    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.654 r  ad1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.384    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.640 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.640    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.764ns  (logic 4.316ns (44.207%)  route 5.447ns (55.793%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          1.449     7.283    ad1/refresh_counter[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.121     8.528    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.652 r  ad1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.877    11.529    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.079 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.079    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.321ns (44.664%)  route 5.354ns (55.336%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.436     7.270    ad1/refresh_counter[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.356     8.750    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.124     8.874 r  ad1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.562    11.436    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.991 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.991    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.489ns (48.145%)  route 4.835ns (51.855%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.320     7.154    ad1/refresh_counter[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.278 f  ad1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.044     8.322    ad1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.152     8.474 r  ad1/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470    10.945    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.640 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.640    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.343ns (47.520%)  route 4.796ns (52.480%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          1.449     7.283    ad1/refresh_counter[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  ad1/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     8.238    ad1/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.124     8.362 r  ad1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.516    10.878    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.455 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.455    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.539ns (50.326%)  route 4.481ns (49.674%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.320     7.154    ad1/refresh_counter[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  ad1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.037     8.315    ad1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.152     8.467 r  ad1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.123    10.590    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.336 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.336    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.327ns (49.147%)  route 4.477ns (50.853%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.320     7.154    ad1/refresh_counter[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.278 f  ad1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.044     8.322    ad1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.124     8.446 r  ad1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    10.559    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.119 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.119    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.300ns (51.441%)  route 4.059ns (48.559%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.320     7.154    ad1/refresh_counter[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  ad1/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.037     8.315    ad1/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.124     8.439 r  ad1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.701    10.140    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.674 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.674    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 4.446ns (54.340%)  route 3.736ns (45.660%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.023     6.857    exp1/refresh_counter_reg[19]_0[1]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.152     7.009 r  exp1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713     9.722    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.498 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.498    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.408ns (54.974%)  route 3.610ns (45.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.998     6.831    exp1/refresh_counter_reg[19]_0[0]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.152     6.983 r  exp1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.612     9.596    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.333 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.333    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.194ns (53.421%)  route 3.657ns (46.579%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.023     6.857    exp1/refresh_counter_reg[19]_0[1]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  exp1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634     9.615    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.167 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.167    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.462ns (60.588%)  route 0.951ns (39.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.229     1.908    exp1/refresh_counter_reg[19]_0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  exp1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.675    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.928 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.928    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.512ns (62.638%)  route 0.902ns (37.362%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.220     1.899    exp1/refresh_counter_reg[19]_0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.944 r  exp1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.626    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     3.930 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.930    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.465ns (60.674%)  route 0.950ns (39.326%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.220     1.899    ad1/refresh_counter[0]
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  ad1/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.674    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.930 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.930    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.460ns (59.611%)  route 0.989ns (40.389%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.141     1.820    ad1/refresh_counter[0]
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  ad1/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.848     2.713    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.964 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.964    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.488ns (60.433%)  route 0.974ns (39.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.417     2.096    ad1/refresh_counter[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.141 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.210     2.352    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.045     2.397 r  ad1/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.744    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.978 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.978    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.547ns (60.520%)  route 1.009ns (39.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.229     1.908    exp1/refresh_counter_reg[19]_0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.046     1.954 r  exp1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.734    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.071 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.071    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.486ns (57.887%)  route 1.081ns (42.113%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.386     2.065    ad1/refresh_counter[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.045     2.110 r  ad1/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.695     2.806    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.083 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.083    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.508ns (58.242%)  route 1.081ns (41.758%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  exp1/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.349     2.029    exp1/refresh_counter_reg[19]_0[1]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.046     2.075 r  exp1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.807    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.105 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.105    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.515ns (56.229%)  route 1.180ns (43.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.417     2.096    ad1/refresh_counter[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.141 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.220     2.361    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  ad1/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.949    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.210 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.210    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 exp1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.559ns (57.353%)  route 1.159ns (42.647%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    exp1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  exp1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  exp1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.417     2.096    ad1/refresh_counter[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.141 f  ad1/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.210     2.352    ad1/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.045     2.397 r  ad1/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.929    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.234 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.234    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





