
*** Running vivado
    with args -log Basys3.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 264.188 ; gain = 93.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:52]
WARNING: [Synth 8-1565] actual for formal port up is neither a static name nor a globally static expression [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:139]
WARNING: [Synth 8-1565] actual for formal port down is neither a static name nor a globally static expression [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:140]
WARNING: [Synth 8-1565] actual for formal port up is neither a static name nor a globally static expression [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:151]
WARNING: [Synth 8-1565] actual for formal port down is neither a static name nor a globally static expression [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:15]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:7' bound to instance 'inst_reg_a' of component 'Reg' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:136]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reg' (1#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:7' bound to instance 'inst_reg_b' of component 'Reg' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:148]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:7' bound to instance 'inst_reg_resultado' of component 'Reg' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:160]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:4' bound to instance 'inst_ALU' of component 'ALU' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'Ful_adder_16' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:5' bound to instance 'inst_FullAdder1' of component 'Ful_adder_16' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Ful_adder_16' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:13]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA1' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:16]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Half_adder.vhd:5' bound to instance 'inst_Half_adder1' of component 'Half_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Half_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Half_adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Half_adder' (2#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Half_adder.vhd:14]
INFO: [Synth 8-3491] module 'Half_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Half_adder.vhd:5' bound to instance 'inst_Half_adder2' of component 'Half_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Full_adder' (3#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:16]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA2' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:46]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA3' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:47]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA4' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:48]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA5' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:49]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA6' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:50]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA7' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:51]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA8' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:52]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA9' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:53]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA10' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:54]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA11' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:55]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA12' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA13' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:57]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA14' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:58]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA15' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:59]
INFO: [Synth 8-3491] module 'Full_adder' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Full_adder.vhd:6' bound to instance 'FA16' of component 'Full_adder' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Ful_adder_16' (4#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:13]
INFO: [Synth 8-3491] module 'Ful_adder_16' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Ful_adder_16.vhd:5' bound to instance 'inst_FullAdder2' of component 'Ful_adder_16' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:50]
INFO: [Synth 8-226] default block is never used [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:62]
WARNING: [Synth 8-614] signal 'suma' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'resta' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'na' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'cs' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
WARNING: [Synth 8-614] signal 'cr' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:26' bound to instance 'inst_Mux' of component 'Multiplexor' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:38]
WARNING: [Synth 8-614] signal 'entrada1' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:36]
WARNING: [Synth 8-614] signal 'entrada2' is read in the process but is not in the sensitivity list [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (6#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Multiplexor.vhd:33]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:7' bound to instance 'inst_Clock_Divider' of component 'Clock_Divider' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (7#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:13]
INFO: [Synth 8-3491] module 'Display_Controller' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:7' bound to instance 'inst_Display_Controller' of component 'Display_Controller' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (8#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Display_Controller.vhd:19]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:42' bound to instance 'inst_Debouncer' of component 'Debouncer' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (9#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (10#1) [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Basys3.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 299.551 ; gain = 128.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 299.551 ; gain = 128.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 583.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/jnjor/Desktop/ob/Proyecto Base/Proyecto Base.srcs/sources_1/new/Reg.vhd:25]
INFO: [Synth 8-5546] ROM "z" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Multiplexor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
Module Display_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module Debouncer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst_ALU/z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Basys3 has port seg[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 583.727 ; gain = 412.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 583.727 ; gain = 412.688

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 583.727 ; gain = 412.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 588.063 ; gain = 417.023

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    50|
|3     |LUT1   |   127|
|4     |LUT2   |    41|
|5     |LUT3   |    42|
|6     |LUT4   |    56|
|7     |LUT5   |    29|
|8     |LUT6   |    77|
|9     |MUXF7  |    19|
|10    |FDRE   |   180|
|11    |IBUF   |     9|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |   648|
|2     |  inst_Clock_Divider      |Clock_Divider      |    86|
|3     |  inst_Debouncer          |Debouncer          |   247|
|4     |  inst_Display_Controller |Display_Controller |    49|
|5     |  inst_reg_a              |Reg                |   136|
|6     |  inst_reg_b              |Reg_0              |    68|
|7     |  inst_reg_resultado      |Reg_1              |    35|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 588.063 ; gain = 417.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 588.063 ; gain = 113.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 588.063 ; gain = 417.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 588.063 ; gain = 400.152
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 588.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 08 16:16:17 2016...
