<!DOCTYPE html>
<html lang="en">
<head>
    <title>
x86/x64 SIMD Instruction List (SSE to AVX512) -
linksfor.dev(s)
    </title>
    <link rel="alternate" type="application/rss+xml" title="Linksfor.dev(s) feed" href="https://linksfor.dev/feed.rss" />
    <meta charset="utf-8">
    <meta name="Description" content="A curated source of links that devs might find interesting. Updated around the clock." />
    <meta name="google" value="notranslate">
    <link rel="stylesheet" type="text/css" href="/style.css" />
    <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">
    <link rel="icon" href="/favicon.ico" type="image/x-icon">
</head>
<body>
    <div class="grid">
        
<div class="readable">
    <div id="readOverlay" class="style-ebook" xmlns=""><div id="readInner" class="margin-medium size-medium"><h1>x86/x64 SIMD Instruction List (SSE to AVX512)</h1><div><div><span xmlns="http://www.w3.org/1999/xhtml">English</span><a href="../simd512/simd.html" xmlns="http://www.w3.org/1999/xhtml">Japanese</a><h1 xmlns="http://www.w3.org/1999/xhtml">x86/x64 SIMD Instruction List (SSE to AVX512)</h1><p xmlns="http://www.w3.org/1999/xhtml">MMX register (64-bit) instructions are omitted.</p><p xmlns="http://www.w3.org/1999/xhtml">
        S1=SSE&nbsp; S2=SSE2 S3=SSE3 SS3=SSSE3 S4.1=SSE4.1 S4.2=SSE4.2 V1=AVX
        V2=AVX2 V5=AVX512
    </p><p xmlns="http://www.w3.org/1999/xhtml">Instructions marked * become scalar instructions (only the lowest element is calculated) when PS/PD/DQ is changed to SS/SD/SI.</p><p xmlns="http://www.w3.org/1999/xhtml">
        C/C++ intrinsic name is written below each instruction in blue.
    </p><p xmlns="http://www.w3.org/1999/xhtml"><strong>AVX/AVX2</strong></p><ul xmlns="http://www.w3.org/1999/xhtml"><li>Add prefix 'V' to change SSE instruction name to AVX instruction name.</li><li>FP AVX instructions can do 256-bit operations on YMM registers.</li><li>Integer AVX instructions can use YMM registers from AVX2.</li><li>To use 256-bit intrinsics, change prefix _mm to _mm256, and suffix si128 to si256.</li><li>Using YMM registers requires the support from OS (For Windows, 7 update 1 or later is required).</li><li>
            YMM register is basically separated into 2 lanes (upper 128-bit and lower 128-bit) and operates within each lane.  Horizontal operations (unpacks, shuffles,
            horizontal calculations, byte shifts, conversions) can be anomalous.  Check the manuals out carefully.
        </li></ul><p xmlns="http://www.w3.org/1999/xhtml"><strong>AVX512</strong></p><ul xmlns="http://www.w3.org/1999/xhtml"><li>Instructions noted only "(V5" can be used if CPUID AVX512F flag is on.</li><li>Instructions noted "(V5" and "+xx" can be used only if CPUID AVX512F flag is set and AVX512xx flag is also set.</li><li>Using AVX512 instructions requires the support from OS.</li><li>The features common to most AVX512 instructions ({k1}{z}, {er}/{sae}, bcst) are not mentioned in each instruction. See this -&gt; <a href="simdimg/avx512memo.html" target="_blank">AVX512 Memo</a></li><li>Opmask register instructions are <a href="simdimg/opmaskinst.html" target="_blank">here</a>.</li></ul><p xmlns="http://www.w3.org/1999/xhtml">This document is intended that you can find the correct instruction name that you are not sure of, and make it possible to search in the manuals.  Refer to the manuals before coding.</p><p xmlns="http://www.w3.org/1999/xhtml">
        Intel's manuals -&gt; <a href="https://software.intel.com/en-us/articles/intel-sdm">https://software.intel.com/en-us/articles/intel-sdm</a></p><p xmlns="http://www.w3.org/1999/xhtml">
        When you find any error or something please post <a href="/tips/simdfeedback/feedbackforme.php?src=simd.html" target="_blank">this feedback form</a> or email me to the address at the bottom of this page.
    </p><p xmlns="http://www.w3.org/1999/xhtml">
        Highlighter&nbsp;
        <select id="markerfrom" onchange="onmarker();"><option>&nbsp;</option><option>SSE</option><option>SSE2</option><option>SSE3</option><option>SSSE3</option><option>SSE4.1</option><option>SSE4.2</option><option>AVX</option><option>AVX2</option><option>AVX512</option></select>
        to
        <select id="markerto" onchange="onmarker();"><option>&nbsp;</option><option>SSE</option><option>SSE2</option><option>SSE3</option><option>SSSE3</option><option>SSE4.1</option><option>SSE4.2</option><option>AVX</option><option>AVX2</option><option>AVX512</option></select>
        &nbsp;
        Color
        &nbsp;
        <select id="markercolor" onchange="onmarker();"><option value="#C0FFA0">green</option><option value="#FFFF80">yellow</option><option value="#FFE0FF">pink</option><option value="#FFE0C0">orange</option></select>

        &nbsp;<span id="markerpagespan">To make these default, bookmark this page after clicking <a id="markerpage">here</a>.</span></p><h2 xmlns="http://www.w3.org/1999/xhtml">MOVE <span>&nbsp;&nbsp;&nbsp;&nbsp;?MM = XMM / YMM / ZMM</span></h2><h2 xmlns="http://www.w3.org/1999/xhtml">Conversions</h2><h2 xmlns="http://www.w3.org/1999/xhtml">Arithmetic Operations</h2><h2 xmlns="http://www.w3.org/1999/xhtml">Compare</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><th rowspan="2">&nbsp;</th><th colspan="3">Floating-Point</th></tr><tr><th>Double</th><th>Single</th><th>Half</th></tr><tr><th>
                compare scalar values<br>to set flag register
            </th><td><a href="simdimg/si.php?f=comisd" target="_blank" class="IL_S2">COMISD</a> (S2<br><span class="intr">
                    _mm_comieq_sd<br>_mm_comilt_sd<br>_mm_comile_sd<br>_mm_comigt_sd<br>_mm_comige_sd<br>_mm_comineq_sd
                </span><br><a href="simdimg/si.php?f=comisd" target="_blank" class="IL_S2">UCOMISD</a> (S2<br><span class="intr">
                    _mm_ucomieq_sd<br>_mm_ucomilt_sd<br>_mm_ucomile_sd<br>_mm_ucomigt_sd<br>_mm_ucomige_sd<br>_mm_ucomineq_sd
                </span></td><td><a href="simdimg/si.php?f=comisd" target="_blank" class="IL_S1">COMISS</a> (S1<br><span class="intr">
                    _mm_comieq_ss<br>_mm_comilt_ss<br>_mm_comile_ss<br>_mm_comigt_ss<br>_mm_comige_ss<br>_mm_comineq_ss
                </span><br><a href="simdimg/si.php?f=comisd" target="_blank" class="IL_S1">UCOMISS</a> (S1<br><span class="intr">
                    _mm_ucomieq_ss<br>_mm_ucomilt_ss<br>_mm_ucomile_ss<br>_mm_ucomigt_ss<br>_mm_ucomige_ss<br>_mm_ucomineq_ss
                </span></td><td>&nbsp;</td></tr></tbody></table><h2 xmlns="http://www.w3.org/1999/xhtml">Bitwise Logical Operations</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><th rowspan="2">&nbsp;</th><th colspan="4">Integer</th><th colspan="3">Floating-Point</th></tr><tr><th>QWORD</th><th>DWORD</th><th>WORD</th><th>BYTE</th><th>Double</th><th>Single</th><th>Half</th></tr><tr><th rowspan="2">and</th><td colspan="4"><a href="simdimg/binop.php?f=pand" target="_blank" class="IL_S2">PAND</a> (S2<br><span class="intr">_mm_and_si128</span></td><td rowspan="2"><a href="simdimg/binop.php?f=andpd" target="_blank" class="IL_S2">ANDPD</a> (S2<br><span class="intr">_mm_and_pd</span></td><td rowspan="2"><a href="simdimg/binop.php?f=andps" target="_blank" class="IL_S1">ANDPS</a> (S1<br><span class="intr">_mm_and_ps</span></td><td rowspan="2">&nbsp;</td></tr><tr><td><a href="simdimg/binopv5.php?f=vpandq" target="_blank" class="IL_V5">VPANDQ</a> (V5...<br><span class="intr">_mm512_and_epi64<br>etc</span></td><td><a href="simdimg/binopv5.php?f=vpandd" target="_blank" class="IL_V5">VPANDD</a> (V5...<br><span class="intr">_mm512_and_epi32<br>etc</span></td><td></td><td></td></tr><tr><th rowspan="2">and not</th><td colspan="4"><a href="simdimg/binop.php?f=pandn" target="_blank" class="IL_S2">PANDN</a> (S2<br><span class="intr">_mm_andnot_si128</span></td><td rowspan="2"><a href="simdimg/binop.php?f=andnpd" target="_blank" class="IL_S2">ANDNPD</a> (S2<br><span class="intr">_mm_andnot_pd</span></td><td rowspan="2"><a href="simdimg/binop.php?f=andnps" target="_blank" class="IL_S1">ANDNPS</a> (S1<br><span class="intr">_mm_andnot_ps</span></td><td rowspan="2">&nbsp;</td></tr><tr><td><a href="simdimg/binopv5.php?f=vpandnq" target="_blank" class="IL_V5">VPANDNQ</a> (V5...<br><span class="intr">_mm512_andnot_epi64<br>etc</span></td><td><a href="simdimg/binopv5.php?f=vpandnd" target="_blank" class="IL_V5">VPANDND</a> (V5...<br><span class="intr">_mm512_andnot_epi32<br>etc</span></td><td></td><td></td></tr><tr><th rowspan="2">or</th><td colspan="4"><a href="simdimg/binop.php?f=por" target="_blank" class="IL_S2">POR</a> (S2<br><span class="intr">_mm_or_si128</span></td><td rowspan="2"><a href="simdimg/binop.php?f=orpd" target="_blank" class="IL_S2">ORPD</a> (S2<br><span class="intr">_mm_or_pd</span></td><td rowspan="2"><a href="simdimg/binop.php?f=orps" target="_blank" class="IL_S1">ORPS</a> (S1<br><span class="intr">_mm_or_ps</span></td><td rowspan="2">&nbsp;</td></tr><tr><td><a href="simdimg/binopv5.php?f=vporq" target="_blank" class="IL_V5">VPORQ</a> (V5...<br><span class="intr">_mm512_or_epi64<br>etc</span></td><td><a href="simdimg/binopv5.php?f=vpord" target="_blank" class="IL_V5">VPORD</a> (V5...<br><span class="intr">_mm512_or_epi32<br>etc</span></td><td></td><td></td></tr><tr><th rowspan="2">xor</th><td colspan="4"><a href="simdimg/binop.php?f=pxor" target="_blank" class="IL_S2">PXOR</a> (S2<br><span class="intr">_mm_xor_si128</span></td><td rowspan="2"><a href="simdimg/binop.php?f=xorpd" target="_blank" class="IL_S2">XORPD</a> (S2<br><span class="intr">_mm_xor_pd</span></td><td rowspan="2"><a href="simdimg/binop.php?f=xorps" target="_blank" class="IL_S1">XORPS</a> (S1<br><span class="intr">_mm_xor_ps</span></td><td rowspan="2"></td></tr><tr><td><a href="simdimg/binopv5.php?f=vpxorq" target="_blank" class="IL_V5">VPXORQ</a> (V5...<br><span class="intr">_mm512_xor_epi64<br>etc</span></td><td><a href="simdimg/binopv5.php?f=vpxord" target="_blank" class="IL_V5">VPXORD</a> (V5...<br><span class="intr">_mm512_xor_epi32<br>etc</span></td><td></td><td></td></tr><tr><th rowspan="2">test</th><td colspan="4"><a href="simdimg/si.php?f=ptest" target="_blank" class="IL_S41">PTEST</a> (S4.1<br><span class="intr">
                    _mm_testz_si128<br>_mm_testc_si128<br>_mm_testnzc_si128
                </span></td><td><a href="simdimg/si.php?f=testpd" target="_blank" class="IL_V1">VTESTPD</a> (V1<br><span class="intr">
                    _mm_testz_pd<br>_mm_testc_pd<br>_mm_testnzc_pd
                </span></td><td><a href="simdimg/si.php?f=testps" target="_blank" class="IL_V1">VTESTPS</a> (V1<br><span class="intr">
                    _mm_testz_ps<br>_mm_testc_ps<br>_mm_testnzc_ps
                </span></td><td>&nbsp;</td></tr><tr><td><a href="simdimg/ptestv5.php?f=vptestmq" target="_blank" class="IL_V5">VPTESTMQ</a> (V5...<br><span class="intr">_mm_test_epi64_mask</span><br><a href="simdimg/ptestv5.php?f=vptestnmq" target="_blank" class="IL_V5">VPTESTNMQ</a> (V5...<br><span class="intr">_mm_testn_epi64_mask</span><br></td><td><a href="simdimg/ptestv5.php?f=vptestmd" target="_blank" class="IL_V5">VPTESTMD</a> (V5...<br><span class="intr">_mm_test_epi32_mask</span><br><a href="simdimg/ptestv5.php?f=vptestnmd" target="_blank" class="IL_V5">VPTESTNMD</a> (V5...<br><span class="intr">_mm_testn_epi32_mask</span><br></td><td><a href="simdimg/ptestv5.php?f=vptestmw" target="_blank" class="IL_V5">VPTESTMW</a> (V5+BW...<br><span class="intr">_mm_test_epi16_mask</span><br><a href="simdimg/ptestv5.php?f=vptestnmw" target="_blank" class="IL_V5">VPTESTNMW</a> (V5+BW...<br><span class="intr">_mm_testn_epi16_mask</span><br></td><td><a href="simdimg/ptestv5.php?f=vptestmb" target="_blank" class="IL_V5">VPTESTMB</a> (V5+BW...<br><span class="intr">_mm_test_epi8_mask</span><br><a href="simdimg/ptestv5.php?f=vptestnmb" target="_blank" class="IL_V5">VPTESTNMB</a> (V5+BW...<br><span class="intr">_mm_testn_epi8_mask</span><br></td><td></td><td></td><td></td></tr><tr><th>ternary operation</th><td><a href="simdimg/ternlog.php?f=vpternlogq" target="_blank" class="IL_V5">VPTERNLOGQ</a> (V5...<br><span class="intr">
                    _mm_ternarylogic_epi64<br></span></td><td><a href="simdimg/ternlog.php?f=vpternlogd" target="_blank" class="IL_V5">VPTERNLOGD</a> (V5...<br><span class="intr">
                    _mm_ternarylogic_epi32<br></span></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table><h2 xmlns="http://www.w3.org/1999/xhtml">Bit Shift / Rotate</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><th rowspan="2">&nbsp;</th><th colspan="4">Integer</th></tr><tr><th>QWORD</th><th>DWORD</th><th>WORD</th><th>BYTE</th></tr><tr><th rowspan="2">shift left logical</th><td><a href="simdimg/shift.php?f=psllq" target="_blank" class="IL_S2">PSLLQ</a> (S2<br><span class="intr">
                    _mm_slli_epi64<br>_mm_sll_epi64
                </span></td><td><a href="simdimg/shift.php?f=pslld" target="_blank" class="IL_S2">PSLLD</a> (S2<br><span class="intr">
                    _mm_slli_epi32<br>_mm_sll_epi32
                </span></td><td><a href="simdimg/shift.php?f=psllw" target="_blank" class="IL_S2">PSLLW</a> (S2<br><span class="intr">
                    _mm_slli_epi16<br>_mm_sll_epi16
                </span></td><td>&nbsp;</td></tr><tr><td><a href="simdimg/binop.php?f=vpsllvq" target="_blank" class="IL_V2">VPSLLVQ</a> (V2<br><span class="intr">_mm_sllv_epi64</span></td><td><a href="simdimg/binop.php?f=vpsllvd" target="_blank" class="IL_V2">VPSLLVD</a> (V2<br><span class="intr">_mm_sllv_epi32</span></td><td><a href="simdimg/binopv5.php?f=vpsllvw" target="_blank" class="IL_V5">VPSLLVW</a> (V5+BW...<br><span class="intr">_mm_sllv_epi16</span></td><td>&nbsp;</td></tr><tr><th rowspan="2">shift right logical</th><td><a href="simdimg/shift.php?f=psrlq" target="_blank" class="IL_S2">PSRLQ</a> (S2<br><span class="intr">
                    _mm_srli_epi64<br>_mm_srl_epi64
                </span></td><td><a href="simdimg/shift.php?f=psrld" target="_blank" class="IL_S2">PSRLD</a> (S2<br><span class="intr">
                    _mm_srli_epi32<br>_mm_srl_epi32
                </span></td><td><a href="simdimg/shift.php?f=psrlw" target="_blank" class="IL_S2">PSRLW</a> (S2<br><span class="intr">
                    _mm_srli_epi16<br>_mm_srl_epi16
                </span></td><td>&nbsp;</td></tr><tr><td><a href="simdimg/binop.php?f=vpsrlvq" target="_blank" class="IL_V2">VPSRLVQ</a> (V2<br><span class="intr">_mm_srlv_epi64</span></td><td><a href="simdimg/binop.php?f=vpsrlvd" target="_blank" class="IL_V2">VPSRLVD</a> (V2<br><span class="intr">_mm_srlv_epi32</span></td><td><a href="simdimg/binopv5.php?f=vpsrlvw" target="_blank" class="IL_V5">VPSRLVW</a> (V5+BW...<br><span class="intr">_mm_srlv_epi16</span></td><td>&nbsp;</td></tr><tr><th rowspan="2">shift right arithmetic</th><td><a href="simdimg/shiftv5.php?f=vpsraq" target="_blank" class="IL_V5">VPSRAQ</a> (V5...<br><span class="intr">
                    _mm_srai_epi64<br>_mm_sra_epi64
                </span></td><td><a href="simdimg/shift.php?f=psrad" target="_blank" class="IL_S2">PSRAD</a> (S2<br><span class="intr">
                    _mm_srai_epi32<br>_mm_sra_epi32
                </span></td><td><a href="simdimg/shift.php?f=psraw" target="_blank" class="IL_S2">PSRAW</a> (S2<br><span class="intr">
                    _mm_srai_epi16<br>_mm_sra_epi16
                </span></td><td>&nbsp;</td></tr><tr><td><a href="simdimg/binopv5.php?f=vpsravq" target="_blank" class="IL_V5">VPSRAVQ</a> (V5...<br><span class="intr">_mm_srav_epi64</span></td><td><a href="simdimg/binop.php?f=vpsravd" target="_blank" class="IL_V2">VPSRAVD</a> (V2<br><span class="intr">_mm_srav_epi32</span></td><td><a href="simdimg/binopv5.php?f=vpsravw" target="_blank" class="IL_V5">VPSRAVW</a> (V5+BW...<br><span class="intr">_mm_srav_epi16</span></td><td>&nbsp;</td></tr><tr><th rowspan="2">rotate left</th><td><a href="simdimg/rotate.php?f=vprolq" target="_blank" class="IL_V5">VPROLQ</a> (V5...<br><span class="intr">_mm_rol_epi64</span></td><td><a href="simdimg/rotate.php?f=vprold" target="_blank" class="IL_V5">VPROLD</a> (V5...<br><span class="intr">_mm_rol_epi32</span></td><td></td><td></td></tr><tr><td><a href="simdimg/binopv5.php?f=vprolvq" target="_blank" class="IL_V5">VPROLVQ</a> (V5...<br><span class="intr">_mm_rolv_epi64</span></td><td><a href="simdimg/binopv5.php?f=vprolvd" target="_blank" class="IL_V5">VPROLVD</a> (V5...<br><span class="intr">_mm_rolv_epi32</span></td><td></td><td></td></tr><tr><th rowspan="2">rotate right</th><td><a href="simdimg/rotate.php?f=vprorq" target="_blank" class="IL_V5">VPRORQ</a> (V5...<br><span class="intr">_mm_ror_epi64</span></td><td><a href="simdimg/rotate.php?f=vprord" target="_blank" class="IL_V5">VPRORD</a> (V5...<br><span class="intr">_mm_ror_epi32</span></td><td></td><td></td></tr><tr><td><a href="simdimg/binopv5.php?f=vprorvq" target="_blank" class="IL_V5">VPRORVQ</a> (V5...<br><span class="intr">_mm_rorv_epi64</span></td><td><a href="simdimg/binopv5.php?f=vprorvd" target="_blank" class="IL_V5">VPRORVD</a> (V5...<br><span class="intr">_mm_rorv_epi32</span></td><td></td><td></td></tr></tbody></table><h2 xmlns="http://www.w3.org/1999/xhtml">Byte Shift</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><th></th><th>128-bit</th></tr><tr><th>shift left logical</th><td><a href="simdimg/si.php?f=pslldq" target="_blank" class="IL_S2">PSLLDQ</a> (S2<br><span class="intr">_mm_slli_si128</span></td></tr><tr><th>shift right logical</th><td><a href="simdimg/si.php?f=psrldq" target="_blank" class="IL_S2">PSRLDQ</a> (S2<br><span class="intr">_mm_srli_si128</span></td></tr><tr><th>packed align right</th><td><a href="simdimg/si.php?f=palignr" target="_blank" class="IL_SS3">PALIGNR</a> (SS3<br><span class="intr">_mm_alignr_epi8</span></td></tr></tbody></table><h2 xmlns="http://www.w3.org/1999/xhtml">Compare Strings</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><th></th><th>explicit length</th><th>implicit length</th></tr><tr><th>return index</th><td><a href="simdimg/str.php?f=pcmpestri" target="_blank" class="IL_S42">PCMPESTRI</a> (S4.2<br><span class="intr">
                    _mm_cmpestri<br>_mm_cmpestra<br>_mm_cmpestrc<br>_mm_cmpestro<br>_mm_cmpestrs<br>_mm_cmpestrz
                </span></td><td><a href="simdimg/str.php?f=pcmpistri" target="_blank" class="IL_S42">PCMPISTRI</a> (S4.2<br><span class="intr">
                    _mm_cmpistri<br>_mm_cmpistra<br>_mm_cmpistrc<br>_mm_cmpistro<br>_mm_cmpistrs<br>_mm_cmpistrz
                </span></td></tr><tr><th>return mask</th><td><a href="simdimg/str.php?f=pcmpestrm" target="_blank" class="IL_S42">PCMPESTRM</a> (S4.2<br><span class="intr">
                    _mm_cmpestrm<br>_mm_cmpestra<br>_mm_cmpestrc<br>_mm_cmpestro<br>_mm_cmpestrs<br>_mm_cmpestrz
                </span></td><td><a href="simdimg/str.php?f=pcmpistrm" target="_blank" class="IL_S42">PCMPISTRM</a> (S4.2<br><span class="intr">
                    _mm_cmpistrm<br>_mm_cmpistra<br>_mm_cmpistrc<br>_mm_cmpistro<br>_mm_cmpistrs<br>_mm_cmpistrz
                </span></td></tr></tbody></table><h2 xmlns="http://www.w3.org/1999/xhtml">Others</h2><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/mxcsr.php?f=ldmxcsr" target="_blank" class="IL_S1">LDMXCSR</a> (S1<br><span class="intr">_mm_setcsr</span></td><td>Load MXCSR register</td></tr><tr><td><a href="simdimg/mxcsr.php?f=ldmxcsr" target="_blank" class="IL_S1">STMXCSR</a> (S1<br><span class="intr">_mm_getcsr</span></td><td>Save MXCSR register state</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/si.php?f=psadbw" target="_blank" class="IL_S2">PSADBW</a> (S2<br><span class="intr">_mm_sad_epu8</span></td><td>Compute sum of absolute differences</td></tr><tr><td><a href="simdimg/si.php?f=mpsadbw" target="_blank" class="IL_S41">MPSADBW</a> (S4.1<br><span class="intr">_mm_mpsadbw_epu8</span></td><td>
                Performs eight 4-byte wide Sum of Absolute Differences operations to produce
                eight word integers.
            </td></tr><tr><td><a href="simdimg/si.php?f=vdbpsadbw" target="_blank" class="IL_V5">VDBPSADBW</a> (V5+BW...<br><span class="intr">_mm_dbsad_epu8</span></td><td>
                Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
            </td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/binop.php?f=pmulhrsw" target="_blank" class="IL_SS3">PMULHRSW</a> (SS3<br><span class="intr">_mm_mulhrs_epi16</span></td><td>Packed Multiply High with Round and Scale</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/si.php?f=phminposuw" target="_blank" class="IL_S41">PHMINPOSUW</a> (S4.1<br><span class="intr">_mm_minpos_epu16</span></td><td>
                Finds the value and location of the minimum unsigned word from one of 8
                horizontally packed unsigned words. The resulting value and location (offset
                within the source) are packed into the low dword of the destination XMM
                register.
            </td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/si.php?f=vpconflictq" target="_blank" class="IL_V5">VPCONFLICTQ</a> (V5+CD...<br><span class="intr">_mm512_conflict_epi64</span><br><a href="simdimg/si.php?f=vpconflictd" target="_blank" class="IL_V5">VPCONFLICTD</a> (V5+CD...<br><span class="intr">_mm512_conflict_epi32</span><br></td><td>Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/unopv5.php?f=vplzcntq" target="_blank" class="IL_V5">VPLZCNTQ</a> (V5+CD...<br><span class="intr">_mm_lzcnt_epi64</span><br><a href="simdimg/unopv5.php?f=vplzcntd" target="_blank" class="IL_V5">VPLZCNTD</a> (V5+CD...<br><span class="intr">_mm_lzcnt_epi32</span><br></td><td>Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/fixup.php?f=vfixupimmpd" target="_blank" class="IL_V5">VFIXUPIMMPD</a>* (V5...<br><span class="intr">_mm512_fixupimm_pd</span><br><a href="simdimg/fixup.php?f=vfixupimmps" target="_blank" class="IL_V5">VFIXUPIMMPS</a>* (V5...<br><span class="intr">_mm512_fixupimm_ps</span><br></td><td>Fix Up Special Packed Float64/32 Values</td></tr><tr><td><a href="simdimg/fpclass.php?f=vfpclasspd" target="_blank" class="IL_V5">VFPCLASSPD</a>* (V5...<br><span class="intr">_mm512_fpclass_pd_mask</span><br><a href="simdimg/fpclass.php?f=vfpclassps" target="_blank" class="IL_V5">VFPCLASSSD</a>* (V5...<br><span class="intr">_mm512_fpclass_sd_mask</span><br></td><td>Tests Types Of a Packed Float64/32 Values</td></tr><tr><td><a href="simdimg/binopv5.php?f=vrangepd" target="_blank" class="IL_V5">VRANGEPD</a>* (V5+DQ...<br><span class="intr">_mm_range_pd</span><br><a href="simdimg/binopv5.php?f=vrangeps" target="_blank" class="IL_V5">VRANGEPS</a>* (V5+DQ...<br><span class="intr">_mm_range_pd</span><br></td><td>
                Range Restriction Calculation For Packed Pairs of Float64/32 Values
            </td></tr><tr><td><span class="IL_V5">VGETEXPPD</span>* (V5...<br><span class="intr">_mm512_getexp_pd</span><br><span class="IL_V5">VGETEXPPS</span>* (V5...<br><span class="intr">_mm512_getexp_ps</span><br></td><td>
                Convert Exponents of Packed DP/SP FP Values to FP Values
            </td></tr><tr><td><span class="IL_V5">VGETMANTPD</span>* (V5...<br><span class="intr">_mm512_getmant_pd</span><br><span class="IL_V5">VGETMANTPS</span>* (V5...<br><span class="intr">_mm512_getmant_ps</span><br></td><td>
                Extract Float64/32 Vector of Normalized Mantissas from Float64/32 Vector
            </td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/aes.php?f=aesdec" target="_blank" class="IL">AESDEC</a> (AESNI<br><span class="intr">_mm_aesdec_si128</span></td><td>Perform an AES decryption round using an 128-bit state and a round key</td></tr><tr><td><a href="simdimg/aes.php?f=aesdeclast" target="_blank" class="IL">AESDECLAST</a> (AESNI<br><span class="intr">_mm_aesdeclast_si128</span></td><td>Perform the last AES decryption round using an 128-bit state and a round key</td></tr><tr><td><a href="simdimg/aes.php?f=aesenc" target="_blank" class="IL">AESENC</a> (AESNI<br><span class="intr">_mm_aesenc_si128</span></td><td>Perform an AES encryption round using an 128-bit state and a round key</td></tr><tr><td><a href="simdimg/aes.php?f=aesenclast" target="_blank" class="IL">AESENCLAST</a> (AESNI<br><span class="intr">_mm_aesenclast_si128</span></td><td>Perform the last AES encryption round using an 128-bit state and a round key</td></tr><tr><td><a href="simdimg/aes.php?f=aesimc" target="_blank" class="IL">AESIMC</a> (AESNI<br><span class="intr">_mm_aesimc_si128</span></td><td>Perform an inverse mix column transformation primitive</td></tr><tr><td><a href="simdimg/aes.php?f=aeskeygenassist" target="_blank" class="IL">AESKEYGENASSIST</a> (AESNI<br><span class="intr">_mm_aeskeygenassist_si128</span></td><td>Assist the creation of round keys with a key expansion schedule</td></tr><tr><td><a href="simdimg/pclmulqdq.html" target="_blank" class="IL">PCLMULQDQ</a> (PCLMULQDQ<br><span class="intr">_mm_clmulepi64_si128</span></td><td>Perform carryless multiplication of two 64-bit numbers</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><a href="simdimg/sha1.html" target="_blank" class="IL">SHA1RNDS4</a> (SHA<br><span class="intr">_mm_sha1rnds4_epu32</span></td><td>Perform Four Rounds of SHA1 Operation</td></tr><tr><td><a href="simdimg/sha1.html" target="_blank" class="IL">SHA1NEXTE</a> (SHA<br><span class="intr">_mm_sha1nexte_epu32</span></td><td>Calculate SHA1 State Variable E after Four Rounds</td></tr><tr><td><a href="simdimg/sha1.html" target="_blank" class="IL">SHA1MSG1</a> (SHA<br><span class="intr">_mm_sha1msg1_epu32</span></td><td>Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords</td></tr><tr><td><a href="simdimg/sha1.html" target="_blank" class="IL">SHA1MSG2</a> (SHA<br><span class="intr">_mm_sha1msg2_epu32</span></td><td>Perform a Final Calculation for the Next Four SHA1 Message Dwords</td></tr><tr><td><a href="simdimg/sha256.html" target="_blank" class="IL">SHA256RNDS2</a> (SHA<br><span class="intr">_mm_sha256rnds2_epu32</span></td><td>Perform Two Rounds of SHA256 Operation</td></tr><tr><td><a href="simdimg/sha256.html" target="_blank" class="IL">SHA256MSG1</a> (SHA<br><span class="intr">_mm_sha256msg1_epu32</span></td><td>Perform an Intermediate Calculation for the Next Four SHA256 Message</td></tr><tr><td><a href="simdimg/sha256.html" target="_blank" class="IL">SHA256MSG2</a> (SHA<br><span class="intr">_mm_sha256msg2_epu32</span></td><td>Perform a Final Calculation for the Next Four SHA256 Message Dwords</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><span class="IL_V1">VZEROALL</span> (V1<br><span class="intr">_mm256_zeroall</span></td><td>Zero all YMM registers</td></tr><tr><td><span class="IL_V1">VZEROUPPER</span> (V1<br><span class="intr">_mm256_zeroupper</span></td><td>Zero upper 128 bits of all YMM registers</td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><span class="IL_S1">MOVNTPS</span> (S1<br><span class="intr">_mm_stream_ps</span></td><td>
                Non-temporal store of four packed single-precision floating-point values
                from an XMM register into memory
            </td></tr><tr><td><span class="IL_S2">MASKMOVDQU</span> (S2<br><span class="intr">_mm_maskmoveu_si128</span></td><td>Non-temporal store of selected bytes from an XMM register into memory</td></tr><tr><td><span class="IL_S2">MOVNTPD</span> (S2<br><span class="intr">_mm_stream_pd</span></td><td>
                Non-temporal store of two packed double-precision
                floating-point values from an XMM register into memory
            </td></tr><tr><td><span class="IL_S2">MOVNTDQ</span> (S2<br><span class="intr">_mm_stream_si128</span></td><td>Non-temporal store of double quadword from an XMM register into memory</td></tr><tr><td><span class="IL_S3">LDDQU</span> (S3<br><span class="intr">_mm_lddqu_si128</span></td><td>Special 128-bit unaligned load designed to avoid cache line splits</td></tr><tr><td><span class="IL_S41">MOVNTDQA</span> (S4.1<br><span class="intr">_mm_stream_load_si128 </span></td><td>
                Provides a non-temporal hint that can cause adjacent 16-byte items within an
                aligned 64-byte region (a streaming line) to be fetched and held in a small set
                of temporary buffers ("streaming load buffers"). Subsequent streaming loads to
                other aligned 16-byte items in the same streaming line may be supplied from the
                streaming load buffer and can improve throughput.
            </td></tr></tbody></table><table xmlns="http://www.w3.org/1999/xhtml"><tbody><tr><td><span class="IL_V5">VGATHERPFxDPS</span> (V5+PF<br><span class="intr">_mm512_mask_prefetch_i32gather_ps</span><br><span class="IL_V5">VGATHERPFxQPS</span> (V5+PF<br><span class="intr">_mm512_mask_prefetch_i64gather_ps</span><br><span class="IL_V5">VGATHERPFxDPD</span> (V5+PF<br><span class="intr">_mm512_mask_prefetch_i32gather_pd</span><br><span class="IL_V5">VGATHERPFxQPD</span> (V5+PF<br><span class="intr">_mm512_mask_prefetch_i64gather_pd</span><br>x=0/1
            </td><td>
                Sparse Prefetch
                Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint
            </td></tr><tr><td><span class="IL_V5">VSCATTERPFxDPS</span> (V5+PF<br><span class="intr">_mm512_prefetch_i32scatter_ps</span><br><span class="IL_V5">VSCATTERPFxQPS</span> (V5+PF<br><span class="intr">_mm512_prefetch_i64scatter_ps</span><br><span class="IL_V5">VSCATTERPFxDPD</span> (V5+PF<br><span class="intr">_mm512_prefetch_i32scatter_pd</span><br><span class="IL_V5">VSCATTERPFxQPD</span> (V5+PF<br><span class="intr">_mm512_prefetch_i64scatter_pd</span><br>x=0/1
            </td><td>
                Sparse Prefetch
                Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint with Intent
                to Write
            </td></tr></tbody></table><h1 xmlns="http://www.w3.org/1999/xhtml">TIPS</h1><h2 id="tip1" xmlns="http://www.w3.org/1999/xhtml">TIP 1: Zero Clear</h2><p xmlns="http://www.w3.org/1999/xhtml">
        XOR instructions do for both Integer and Floating-point.
    </p><p xmlns="http://www.w3.org/1999/xhtml">Example: Zero all of 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Set 0.0f to 4 floats in XMM1</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Set 0.0 to 2 doubles in XMM1</p><h2 id="tip2" xmlns="http://www.w3.org/1999/xhtml">TIP 2: Copy the lowest 1 element to other elements in XMM register</h2><p xmlns="http://www.w3.org/1999/xhtml">Shuffle instructions do.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Copy the lowest float element to other 3 elements in XMM1.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Copy the lowest WORD element to other 7 elements in XMM1</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Copy the lower QWORD element to the upper element in XMM1</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog"><a href="simdimg/si.php?f=pshufd" target="_blank" class="IL">pshufd</a>        xmm1, xmm1, 44h     ; 01 00 01 00 B = 44h
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">Is this better?</p><h2 id="tip3" xmlns="http://www.w3.org/1999/xhtml">TIP 3: Integer Sign Extension / Zero Extension</h2><p xmlns="http://www.w3.org/1999/xhtml">Unpack instructions do.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Zero extend 8 WORDS in XMM1 to DWORDS in XMM1 (lower 4) and XMM2 (upper 4).</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog">        movdqa     xmm2, xmm1     ; src data WORD[7] [6] [5] [4] [3] [2] [1] [0]
        <a href="simdimg/binop.php?f=pxor" target="_blank" class="IL">pxor</a>       xmm3, xmm3     ; upper 16-bit to attach to each WORD = all 0
        <a href="simdimg/unpack.php?f=punpcklwd" target="_blank" class="IL">punpcklwd</a>  xmm1, xmm3     ; lower 4 DWORDS:  0 [3] 0 [2] 0 [1] 0 [0] 
        <a href="simdimg/unpack.php?f=punpckhwd" target="_blank" class="IL">punpckhwd</a>  xmm2, xmm3     ; upper 4 DWORDS:  0 [7] 0 [6] 0 [5] 0 [4]
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">Example: Sign extend 16 BYTES in XMM1 to WORDS in XMM1 (lower 8) and XMM2 (upper 8).</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog"><a href="simdimg/binop.php?f=pxor" target="_blank" class="IL">pxor</a>       xmm3, xmm3
        movdqa     xmm2, xmm1
        <a href="simdimg/pcmp.php?f=pcmpgtb" target="_blank" class="IL">pcmpgtb</a>    xmm3, xmm1     ; upper 8-bit to attach to each BYTE = src &gt;= 0 ? 0 : -1
        <a href="simdimg/unpack.php?f=punpcklbw" target="_blank" class="IL">punpcklbw</a>  xmm1, xmm3     ; lower 8 WORDS
        <a href="simdimg/unpack.php?f=punpckhbw" target="_blank" class="IL">punpckhbw</a>  xmm2, xmm3     ; upper 8 WORDS
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">
        Example (intrinsics):
        Sign extend 8 WORDS in __m128i variable words8 to DWORDS in dwords4lo (lower 4) and dwords4hi (upper 4)
    </p><h2 id="tip4" xmlns="http://www.w3.org/1999/xhtml">TIP 4: Absolute Values of Integers</h2><p xmlns="http://www.w3.org/1999/xhtml">If an integer value is positive or zero, it is already the abosoute value. Else, adding 1 after complementing all bits makes the absolute value.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Set absolute values of 8 signed WORDS in XMM1 to XMM1</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog">                                  ; if src is positive or 0; if src is negative
        <a href="simdimg/binop.php?f=pxor" target="_blank" class="IL">pxor</a>      xmm2, xmm2      
        <a href="simdimg/pcmp.php?f=pcmpgtw" target="_blank" class="IL">pcmpgtw</a>   xmm2, xmm1      ; xmm2 &lt;- 0              ; xmm2 &lt;- 1
        <a href="simdimg/binop.php?f=pxor" target="_blank" class="IL">pxor</a>      xmm1, xmm2      ; xor with 0(do nothing) ; xor with -1(complement all bits)
        <a href="simdimg/binop.php?f=psubw" target="_blank" class="IL">psubw</a>     xmm1, xmm2      ; subtract 0(do nothing) ; subtract -1(add 1)
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">Example (intrinsics): Set abosolute values of 4 DWORDS in __m128i variable dwords4 to dwords4</p><h2 id="tip5" xmlns="http://www.w3.org/1999/xhtml">TIPS 5: Absolute Values of Floating-Points</h2><p xmlns="http://www.w3.org/1999/xhtml">Floating-Points are not complemented so just clearing sign (the highest) bit makes the absolute value.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Set absolute values of 4 floats in XMM1 to XMM1</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog">; data
              align   16
signoffmask   dd      4 dup (7fffffffH)       ; mask for clearing the highest bit
        
; code
        <a href="simdimg/binop.php?f=andps" target="_blank" class="IL">andps</a>   xmm1, xmmword ptr signoffmask        
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">Example (intrinsics): Set absolute values of 4 floats in __m128 variable floats4 to floats4</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog">        const __m128 signmask = _mm_set1_ps(-0.0f); // 0x80000000

        floats4 = <a href="simdimg/binop.php?f=andnps" target="_blank" class="IL">_mm_andnot_ps</a>(signmask, floats4);</pre></div><h2 xmlns="http://www.w3.org/1999/xhtml">TIP 6: Lacking some integer MUL instructions?</h2><p xmlns="http://www.w3.org/1999/xhtml">Signed/unsigned makes difference only for the calculation of the upper part. Fot the lower part, the same instruction can be used both for signed and unsigned.</p><p xmlns="http://www.w3.org/1999/xhtml">unsigned WORD * unsigned WORD -&gt; Upper WORD: PMULHUW, Lower WORD: PMULLW</p><p xmlns="http://www.w3.org/1999/xhtml">singed WORD * signed WORD -&gt; Upper WORD: PMULHW, Lower WORD: PMULLW</p><h2 id="tip8" xmlns="http://www.w3.org/1999/xhtml">TIP 8: max / min</h2><p xmlns="http://www.w3.org/1999/xhtml">Bitwise operation after getting mask by compararison does.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: Compare each signed DWORD in XMM1 and XMM2 and set smaller one to XMM1</p><div class="srcprogdiv" xmlns="http://www.w3.org/1999/xhtml"><pre class="srcprog">; A=xmm1  B=xmm2                    ; if A&gt;B        ; if A&lt;=B
        movdqa      xmm0, xmm1
        <a href="simdimg/pcmp.php?f=pcmpgtd" target="_blank" class="IL">pcmpgtd</a>     xmm1, xmm2      ; xmm1=-1       ; xmm1=0
        <a href="simdimg/binop.php?f=pand" target="_blank" class="IL">pand</a>        xmm2, xmm1      ; xmm2=B        ; xmm2=0
        <a href="simdimg/binop.php?f=pandn" target="_blank" class="IL">pandn</a>       xmm1, xmm0      ; xmm1=0        ; xmm1=A
        <a href="simdimg/binop.php?f=por" target="_blank" class="IL">por</a>         xmm1, xmm2      ; xmm1=B        ; xmm1=A
</pre></div><p xmlns="http://www.w3.org/1999/xhtml">Example (intrinsics): Compare each signed byte in __m128i variables a, b and set larger one to maxAB</p><h2 xmlns="http://www.w3.org/1999/xhtml">TIP 10: Set all bits</h2><p xmlns="http://www.w3.org/1999/xhtml">PCMPEQx instruction does.</p><p xmlns="http://www.w3.org/1999/xhtml">Example: set -1 to all of the 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1.</p><hr xmlns="http://www.w3.org/1999/xhtml">
    ver 2019101400<br xmlns="http://www.w3.org/1999/xhtml"></div></div></div></div>
</div>
    </div>
    <footer>
        <div>created by buildstarted &copy; 2020 <a href="/about">about</a></div>
        <div>Share this page on social media: copy and paste this url https://linksfor.dev/</div>
        <div>If you prefer RSS: <a href="https://linksfor.dev/feed.xml">https://linksfor.dev/feed.xml</a></div>
    </footer>
    
    <script>
        (function () {
            var COLLECT_URL = "https://dna.buildstarted.com/t";
            var SITE_ID = "linksfor.devs";
            var GLOBAL_VAR_NAME = "__DNA__";

            window[GLOBAL_VAR_NAME] = {};

            window[GLOBAL_VAR_NAME].sendPageView = function () {
                var path = location.pathname;
                var referrer = document.referrer;

                var url = COLLECT_URL + "?siteid=" + SITE_ID + "&p=" + encodeURIComponent(path) + "&r=" + encodeURIComponent(referrer);

                try { fetch(url, { method: "GET" }); } catch (e) { }
            };

            window[GLOBAL_VAR_NAME].sendPageView();
        })();
    </script>
</body>
</html>