<!DOCTYPE html>
<html lang="ja">
  <head><meta charset="utf-8">
  <meta name="viewport" content="width=device-width,initial-scale=1">
  <meta name="format-detection" content="telephone=no, address=no, email=no">
  <base href="https://www.coelacanth-dream.com/posts/2022/01/16/xe_hpg-hpc-eu-inst/">
  <meta property="og:site_name" content="Coelacanth&#39;s Dream">
  <meta name="twitter:card" content="summary">
  <meta property="og:type" content="article">
  <title>DG2-G12, DG2 L3 banks, SIMD width | Coelacanth&#39;s Dream</title>
  <meta property="og:title" content="DG2-G12, DG2 L3 banks, SIMD width | Coelacanth&#39;s Dream">
  <meta name="twitter:title" content="DG2-G12, DG2 L3 banks, SIMD width | Coelacanth&#39;s Dream"><link rel="canonical" href="https://www.coelacanth-dream.com/posts/2022/01/16/xe_hpg-hpc-eu-inst/">
  <meta property="og:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="twitter:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="url" content="https://www.coelacanth-dream.com/posts/2022/01/16/xe_hpg-hpc-eu-inst/">
  <meta property="og:url" content="https://www.coelacanth-dream.com/posts/2022/01/16/xe_hpg-hpc-eu-inst/">
  <meta property="og:locale" content="ja_JP">
  <meta name="author" content="Umio Yasuno">
  <meta name="copyright" content="&copy; 2019 - 2022 Umio-Yasuno">
  <meta name="keywords" content="Xe-HPG, Xe-HPC, DG2, Xe-HP, Gen12, Coelacanth&#39;s Dream">
    <link rel="preload" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style"><link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style"><style>html{background:#0b4050 fixed no-repeat;font-size:.95rem}body{display:grid;grid-template:var(--body-grid,repeat(4,auto) 2rem/auto .5rem .25rem);gap:1rem 0;scrollbar-width:thin;scrollbar-color:rgba(17,100,125,.9)#0000}.site-title{grid-row:1/2;grid-column:1/-3;margin:.5rem 0 0;font:2rem/1 monospace;word-spacing:100vw;text-align:right;isolation:isolate;text-shadow:.1em 0 .8em #f1f4f3}.site-title-link{color:#b7c8c4;text-decoration:none;padding:0}.site-title-link:hover{color:#d4dedc}.lain-e{display:inline-block;font:700 .7em monospace;margin:0 -.2em 0 -.1em;padding:0 .3em .2em;background-color:#0004;clip-path:circle(.45em);transform:rotate(-24deg)}.text{display:grid;grid-row:var(--text-row,2/3);grid-column:var(--text-column,1/-2);color:#fffefe;line-height:1.6;grid-template:auto/.5% .5% auto 1%;gap:.6rem 0;overflow:hidden;overflow-wrap:anywhere;word-break:break-word}footer{display:var(--f-disp,grid);grid-row:3/4;grid-column:1/-1;contain:content}.side,.slide{position:fixed;contain:content}.side{display:var(--side-disp,none)}.slide{display:grid;visibility:var(--slide-vis,hidden)}a{color:#b7ffff;text-decoration:none;margin:0;padding:0 .2rem}hr{background-color:#17736b;padding:0;border-width:0;width:99%;height:1px}::-webkit-scrollbar{width:.2rem;height:.2rem;background-color:#0000}::-webkit-scrollbar-thumb{background-color:rgba(17,100,125,.9)}::-webkit-scrollbar-corner,::-webkit-scrollbar-resizer{display:none}.crt{background:radial-gradient(#eee1 0%,#0000 76%,#0000 95%,#111 99%)50%/contain fixed no-repeat,linear-gradient(to bottom,#0000 50%,#0002 50%)50%/100% .6rem fixed repeat-y,linear-gradient(to right,#d001 33.4%,#0d01 33.4%,#0d01 66.8%,#00d1 66.8%)50%/.2rem 100% fixed repeat-x;opacity:.4;width:100%;height:100%;position:fixed;inset:0;z-index:2;pointer-events:none;isolation:isolate;contain:strict}.sb{display:inline-block;font:.8rem/1.2 sans-serif;margin:auto 0;padding:.12rem .5rem .24rem;max-width:max-content;text-align:center;cursor:pointer;color:#eff;border:1px solid #0d4e62;border-color:#105d74 #09323e #09323e #105d74;border-radius:.1rem;text-decoration:none;background-color:var(--sb-bg,#0d4e62);contain:content}.sb:active{--sb-bg:#0b4050}.sb::before{content:attr(data-btn-txt)}.rss::before{content:"RSS: " attr(data-rss-name)}.rss-block{display:flex;gap:.2rem}.share-block{display:flex;flex-flow:row wrap;gap:.2rem .1rem;justify-content:flex-end}@media(min-width:840px){body{--body-grid:repeat(5, auto) 6vh / calc(160px + 1rem) 0.2rem 0.6rem auto 0 0.5rem}.text{--text-row:auto;--text-column:2/-2}.side{--side-disp:block;height:98vh;width:160px;inset:1vh 0 0;padding:0 .5rem;color:#0ad1c1;border-right:1px solid #17736b;font-size:1rem;overflow:scroll}.slide{display:none}footer{--f-disp:none}}.page-title{grid-column:2/-2;font:1.1rem sans-serif;color:#e5ebea;margin:0;padding:0}.sect-title{font-size:1rem;margin:0}.delay-ds{visibility:var(--ds,hidden)}.home,.posts,.cat-tag,.tag-comple{grid-column:2/-1}.text{gap:1.2rem 0}datalist{display:none}.page-main{font-size:.95rem;grid-column:2/-1;overflow:hidden;contain:content;display:flex;flex-flow:column nowrap;gap:.6rem 0}.page-main>p{margin:.3rem 0}.page-main>p::before{content:'';padding:0 .25rem}.delay-page{visibility:var(--dp,hidden)}.page-title{color:#ffaa37;font:1.1rem/1.4 sans-serif;grid-column:2/-2;margin:0;overflow-wrap:break-word;word-break:break-word}figure{width:98%;height:54vh}.article-time{grid-column:3/-1;display:flex;text-align:end;margin:0;flex-flow:column nowrap;gap:.1rem 0;color:#0ad1c1;font:.9rem/1.1 monospace}</style>

    <link rel="icon" href="https://www.coelacanth-dream.com/favicon.ico">
    <link rel="icon" type="image/png" sizes="196x196" href="https://www.coelacanth-dream.com/image/coelacanth_dream-196x196.png">
    <link rel="apple-touch-icon" sizes="196x196" href="https://www.coelacanth-dream.com/image/coelacanth_dream-196x196.png"><link rel="preload" href="https://www.coelacanth-dream.com/js/main.min.js" as="script">
    <script type="application/ld+json">{
  "@context" : "https://schema.org/",
  "@type" : "Article",
  "name"     : "DG2-G12, DG2 L3 banks, SIMD width",
  "headline" : "DG2-G12, DG2 L3 banks, SIMD width",
  "author" : {
    "@type" : "Person",
    "name"  : "Umio Yasuno"
  },
    "dateCreated"   : "2022-01-16",
    "datePublished" : "2022-01-16",
    "dateModified"  : "2022-06-29",
  "image" : "https://www.coelacanth-dream.com/image/coelacanth_dream.png"
}
</script>
  </head>
  <body><header class="site-title" title="Coelacanth&#39;s Dream">
  <a href="https://www.coelacanth-dream.com/" class="site-title-link">Co<span class="lain-e">e</span>lacanth's Dream</a>
</header>
<link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">

    <main class="text"><h1 class="page-title">DG2-G12, DG2 L3 banks, SIMD width</h1>


  <article class="page-main delay-page"><aside class="share-block">
<button
    type="button"
    class="share-copy-button sb cp-url-title"
    onclick="copy_url({ url: true, title: true })"
    tabindex="0"
    aria-label="Copy URL button"
    data-btn-txt="Copy URL &amp; Title"
  ></button><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></aside><aside class="article-time">
    <time datetime="2022-01-16 18:58 +0900">Post: 2022/01/16 18:58 &#43;0900</time>
    <aside class="update">Update: 2022/06/29 08:00 &#43;0900</aside>
  </aside><p><em>DG2/Alchemist (<span class="xe-gpu-arch">X<sup>e</sup>-HPG</span>)</em> や <em>Ponte Vecchio (<span class="xe-gpu-arch">X<sup>e</sup>-HPC</span>)</em> に関するメモ書き。</p>
<section class="page-index"><h2 id="page-index">Index<a href="#page-index" class="head-cur-link"></a>
</h2>
<ul>
<li><a href="#dg2-12"  title="DG2-G12">DG2-G12</a></li>
<li><a href="#dg2-l3-banks"  title="DG2 L3 banks">DG2 L3 banks</a></li>
<li><a href="#simd_width"  title="SIMD width">SIMD width</a>
<ul>
<li><a href="#dpas_w"  title="DPAS/DPASW">DPAS/DPASW</a></li>
</ul>
</li>
</ul>
</section>

<h2 id="dg2-12">DG2-G12<a href="#dg2-12" class="head-cur-link"></a>
</h2>
<p>Linux Kernel に <em>DG2-G12</em> バリアント (サブプラットフォーム) 関連のパッチが投稿された。<br>
以前から <a href="https://github.com/intel/intel-graphics-compiler" target="_blank" rel="noopener noreferrer" title="IGC (intel-graphics-compiler)">IGC (intel-graphics-compiler)</a>、<a href="https://github.com/intel/compute-runtime" target="_blank" rel="noopener noreferrer" title="compute-runtime">compute-runtime</a> に取り込まれた変更から、<em>DG2</em> には <em>G10/G11</em> に加え、<em>G12</em> バリアント (サブプラットフォーム) も存在することが示唆されていた。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2021/12/17/dg2_g10-g11-g12/#dg2"  title="3種類存在するかも知れない Intel Alchemist/DG2 と 2種類存在する Ponte Vecchio | Coelacanth&rsquo;s Dream">3種類存在するかも知れない Intel Alchemist/DG2 と 2種類存在する Ponte Vecchio | Coelacanth&rsquo;s Dream</a></span>

今回のパッチで、ひとまず <em>G12</em> バリアントの存在が確定したと言える。<br>
パッチの内容は初期的なサポートを追加するもので、現時点で <em>G12</em> はハードウェアに存在するバグへの回避策や機能面において、<em>G10/G11</em> と共通していると推察される。</p>
<ul>
<li><a href="https://lists.freedesktop.org/archives/intel-gfx/2022-January/287309.html" target="_blank" rel="noopener noreferrer" title="[Intel-gfx] [PATCH] drm/i915: Introduce G12 subplatform of DG2">[Intel-gfx] [PATCH] drm/i915: Introduce G12 subplatform of DG2</a></li>
</ul>
<h2 id="dg2-l3-banks">DG2 L3 banks<a href="#dg2-l3-banks" class="head-cur-link"></a>
</h2>
<p>最近の Mesa3D へのパッチの中に、<em>DG2</em> の L3キャッシュバンク数に関するものがあった。</p>
<p>補足すると、Intel はこれまで GPU が持つキャッシュについて、サンプラーごとに持つリードオンリーキャッシュを L2、GPU全体で共有するプログラマブルなキャッシュを L3 としていた。<br>
それが <span class="xe-gpu-arch">X<sup>e</sup></span>-Core、Vector Engine、Matrix Engine といった用語を打ち出すとともに、キャッシュ階層の呼称が整理され、従来の L3キャッシュを L2キャッシュとするようになった。<span class="xe-gpu-arch">X<sup>e</sup></span>-Core が Sub-Slice、Vector Engine + Matirx Engine が EU に相当する。<br>
しかし、ドライバ等のシェーダコンパイラ、GPU に最適化されたソフトウェアでは従来の用語を使い続けている。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2021/08/26/intel-arch-day-2021-xe-gpu/"  title="Intel Architecture Day 2021 個人的まとめ　―― 用語が整理された Xe GPU | Coelacanth&rsquo;s Dream">Intel Architecture Day 2021 個人的まとめ　―― 用語が整理された Xe GPU | Coelacanth&rsquo;s Dream</a></span>
</p>
<ul>
<li><a href="https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14297" target="_blank" rel="noopener noreferrer" title="intel/devinfo: updates for gfx12.5 (!14297) · Merge requests · Mesa / mesa · GitLab">intel/devinfo: updates for gfx12.5 (!14297) · Merge requests · Mesa / mesa · GitLab</a></li>
</ul>
<p>以下引用部によれば、<em>DG2</em> では Sub-Slice (<span class="xe-gpu-arch">X<sup>e</sup></span>-Core) の有効数が L3キャッシュバンク数と結びついている。<br>
<em>DG2 (<span class="xe-gpu-arch">X<sup>e</sup>-HPG</span>)</em> では Sub-Slice あたり EU 16基 (SP 128基) を持ち、また最近 <a href="https://github.com/intel/media-driver" target="_blank" rel="noopener noreferrer" title="Intel(R) Media Driver">Intel(R) Media Driver</a> に追加された記述から、L3キャッシュバンクあたりのキャッシュサイズは 512KB とされる。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2021/12/19/intel-dg2-av1-encode/#l3c"  title="Intel Alchemist/DG2 は AV1エンコードをサポートか | Coelacanth&rsquo;s Dream">Intel Alchemist/DG2 は AV1エンコードをサポートか | Coelacanth&rsquo;s Dream</a></span>

以上の情報を合わせると、Sub-Slice 17-32基 (EU 272-512基) は L3キャッシュバンク 32基 (16MB)、Sub-Slice 9-16基 (EU 144-256基) は L3キャッシュバンク 16基 (8MB)、Sub-Slice 8基以下 (EU 128基以下) は L3キャッシュバンク 8基 (4MB) を持つという構成が考えられる。</p>
<table>
<thead>
<tr>
<th style="text-align:left">DG2<br>Sub-Slice</th>
<th style="text-align:center">16&lt; (&lt;=32)</th>
<th style="text-align:center">8&lt; (&lt;=16)</th>
<th style="text-align:center">&lt;=8</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">EU</td>
<td style="text-align:center">272-512</td>
<td style="text-align:center">144-256</td>
<td style="text-align:center">&lt;=128</td>
</tr>
<tr>
<td style="text-align:left">L3cache</td>
<td style="text-align:center">32 Banks<br> (16MB?)</td>
<td style="text-align:center">16 Banks<br> (8MB?)</td>
<td style="text-align:center">8 Banks<br> (4MB?)</td>
</tr>
</tbody>
</table>
<blockquote>
<pre><code> +static void
 +update_l3_banks(struct intel_device_info *devinfo)
 +{
 +   if (devinfo-&gt;ver != 12 || devinfo-&gt;num_slices != 1)
 +      return;
 +
 +   if (devinfo-&gt;verx10 &gt;= 125) {
 +      if (devinfo-&gt;subslice_total &gt; 16) {
 +         assert(devinfo-&gt;subslice_total &lt;= 32);
 +         devinfo-&gt;l3_banks = 32;
 +      } else if (devinfo-&gt;subslice_total &gt; 8) {
 +         devinfo-&gt;l3_banks = 16;
 +      } else {
 +         devinfo-&gt;l3_banks = 8;
 +      }
 +   } else {
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://gitlab.freedesktop.org/mesa/mesa/-/commit/7609e88d5fae3b93dd2b70dc5b96066f020f8d11" target="_blank" rel="noopener noreferrer" title="intel/devinfo: Adjust L3 banks for DG2 (7609e88d) · Commits · Mesa / mesa · GitLab">intel/devinfo: Adjust L3 banks for DG2 (7609e88d) · Commits · Mesa / mesa · GitLab</a></cite>
</div>

</blockquote>
<p>L3キャッシュバンク数の構成が 3種類あり、バリアント (サブプラットフォーム) 数と一致するが、ダイ自体のスペックが実際そのようになっているかはまだ不明。<br>
上位ダイの一部 Sub-Slice と L3キャッシュバンクを無効化し、製品化するというパターンも考えられる。</p>
<h2 id="simd_width">SIMD width<a href="#simd_width" class="head-cur-link"></a>
</h2>
<p><em><span class="xe-gpu-arch">X<sup>e</sup>-LP</span></em> では EU内に、8-wide FP32/Int32 ALU と 2-wide Extened Math (EM) ALU を持つことが Intel Architecture Day 2020 ですでに発表されている。<br>
<span class="thread-link"><a target="_blank" rel="noopener noreferrer" href="https://www.coelacanth-dream.com/posts/2020/08/14/intel-architecture-day-2020/#xe-lp-detail"  title="Intel Architecture Day 2020 個人的まとめ　―― XeHP は 1-Tile 512EU、XeLPアーキテクチャ詳細 | Coelacanth&rsquo;s Dream">Intel Architecture Day 2020 個人的まとめ　―― XeHP は 1-Tile 512EU、XeLPアーキテクチャ詳細 | Coelacanth&rsquo;s Dream</a></span>

<em><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></em> 、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> はまだ EU (Vector Engine) の詳細な構成は明かされていないが、SIMD幅 (要素数) については OSS のコードから読み取ることができる。</p>
<p>OneDNN、IGC に記述されている情報によると、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPG</span></em> は 8-wide、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> は 16-wide だとされている。</p>
<blockquote>
<pre><code>     int hw_simd() const {
         switch (hw) {
             case ngen::HW::Gen9:
             case ngen::HW::Gen10:
             case ngen::HW::Gen11:
             case ngen::HW::XeLP:
             case ngen::HW::XeHP:
             case ngen::HW::XeHPG: return 8;
             case ngen::HW::XeHPC: return 16;
             default: ir_error_not_expected();
         }
         return -1;
     }
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/oneapi-src/oneDNN/blob/e3d0d9ed009a03dc72230037ce39bae1f61d109f/src/gpu/jit/conv/bank_conflict_allocation.cpp#L81-L93" target="_blank" rel="noopener noreferrer" title="oneDNN/bank_conflict_allocation.cpp at e3d0d9ed009a03dc72230037ce39bae1f61d109f · oneapi-src/oneDNN">oneDNN/bank_conflict_allocation.cpp at e3d0d9ed009a03dc72230037ce39bae1f61d109f · oneapi-src/oneDNN</a></cite>
</div>

</blockquote>
<p>これは <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> とそれ以外 (<em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP/HPG</span></em>) で異なる特性、方向性を示している。<br>
<em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> は 16-wide化とともに、倍精度 (FP64/Int64) にネイティブで対応しており (早期ステッピングでは部分的に非対応)、EU あたりの演算性能は倍以上になっている。GRF (General Register File) も、従来の 32 Bytes から 64 Bytes の増やされている。<sup id="fnref:1"><a href="#fn:1" class="footnote-ref" role="doc-noteref">1</a></sup><br>
<em><span class="xe-gpu-arch">X<sup>e</sup>-HP</span></em> も倍精度演算にネイティブで対応しているが、SIMD幅は 8-wide に留めている。GRF も 32 Bytes のままだ。<br>
しかし、<span class="xe-gpu-arch">X<sup>e</sup></span>-Core、ドライバ中では従来通り Sub-Slice(s) と呼ぶユニットあたりの EU数では、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> は 8基、<em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP/HPG</span></em> では 16基となっており、Sub-Slice あたりで見たときのスループットはそう変わらない。<br>
また、<em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP/HPG</span></em> では、EU 2基をペアとし、スレッドコントロールを共通化する Fused EU (EU fusion とも) が実装されている。だが <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> は Fused EU が実装されておらず、EU が単体で扱われる。</p>
<p>オタクの戯言であるから、確かな考えではないだろうが、SIMD幅を広げることでスレッドあたりの性能を上げたのが <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> 、スレッドコントロールを共通化することで効率を上げたのが <em><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP/HPG</span></em> と見られるのだろうか？</p>
<table>
<thead>
<tr>
<th style="text-align:left">EU</th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-LP/HP/HPG</span></th>
<th style="text-align:center"><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">SIMD ALU width</td>
<td style="text-align:center">8-wide</td>
<td style="text-align:center">16-wide</td>
</tr>
<tr>
<td style="text-align:left">GRF size per entry</td>
<td style="text-align:center">32 Bytes</td>
<td style="text-align:center">64 Bytes</td>
</tr>
<tr>
<td style="text-align:left">EU per Sub-Slice</td>
<td style="text-align:center">16 EU</td>
<td style="text-align:center">8 EU</td>
</tr>
<tr>
<td style="text-align:left">Fused EU</td>
<td style="text-align:center">Y</td>
<td style="text-align:center">N</td>
</tr>
</tbody>
</table>
<h3 id="dpas_w">DPAS/DPASW<a href="#dpas_w" class="head-cur-link"></a>
</h3>
<p><em><span class="xe-gpu-arch">X<sup>e</sup>-HP</span></em> から行列演算のための命令として、DPAS/DPASW (Dot Product Accumulate Systolic /Wide) が用意されている。<br>
<em><span class="xe-gpu-arch">X<sup>e</sup>-HP/HPG</span></em> では DPAS/DPASW をサポートするが、<em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> は DPAS のみをサポートする。<br>
これは DPASW が Fused EU を想定した命令であるため、その関係で <em><span class="xe-gpu-arch">X<sup>e</sup>-HPC</span></em> ではサポートされてない。</p>
<blockquote>
<pre><code> bool supportDpaswInstruction() const
 {
     return hasFusedEU() &amp;&amp; supportDpasInstruction();
 }
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/intel/intel-graphics-compiler/blob/aee335103dd48a7451f36e3b711c649660ec6dc5/IGC/Compiler/CISACodeGen/Platform.hpp#L890-L893" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler">intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler</a></cite>
</div>

</blockquote>
<p>oneDNN 内のコメントから、DPASW では内部的に行列ブロックを 2つに分解し、それを Fused EU によってペアとなる EU 2基でそれぞれ実行するものと推察される。<br>
スレッドコントロールを共通化した Fused EU において、行列演算の性能を向上させるための命令が DPASW だと言えるだろう。</p>
<blockquote>
<pre><code>     // C is arranged in 8x8 column major blocks organized in a 4x6 row major array (allowing a tile size of up to 32x48).
     // Each 8x8 block is split in two 8x4 blocks (due to dpasw).
     // Rearrange into contiguous columns and use hword x4 stores, taking 4 columns at a time.
     //   (effectively a 4x4 whole-register transpose)
     // This burns through icache -- consider rewriting with indirect accesses.
</code></pre>
<div class="quote-source">引用元:<cite class="source-link"><a href="https://github.com/oneapi-src/oneDNN/blob/72e9993236c10bd2d676896b600fac05bdcfa2e1/src/gpu/jit/gemm/xe_hp_systolic_gemm_kernel.cpp#L897-L901" target="_blank" rel="noopener noreferrer" title="oneDNN/xe_hp_systolic_gemm_kernel.cpp at 72e9993236c10bd2d676896b600fac05bdcfa2e1 · oneapi-src/oneDNN">oneDNN/xe_hp_systolic_gemm_kernel.cpp at 72e9993236c10bd2d676896b600fac05bdcfa2e1 · oneapi-src/oneDNN</a></cite>
</div>

</blockquote>
<section class="reference"><h3 id="reference_title">参考リンク<a href="#reference_title" class="head-cur-link"></a>
</h3>
<ul>
<li>GRF Size: <a href="https://github.com/intel/intel-graphics-compiler/blob/aee335103dd48a7451f36e3b711c649660ec6dc5/IGC/Compiler/CISACodeGen/Platform.hpp#L928-L937" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler">intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler</a></li>
<li>Gen12 FusedEU description: <a href="https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5910/" target="_blank" rel="noopener noreferrer" title="intel/ir/gen12&#43;: Work around FS performance regressions due to SIMD32 discard divergence. (!5910) · Merge requests · Mesa / mesa · GitLab">intel/ir/gen12+: Work around FS performance regressions due to SIMD32 discard divergence. (!5910) · Merge requests · Mesa / mesa · GitLab</a></li>
<li>HC33 PVC: <a href="https://hc33.hotchips.org/assets/program/conference/day2/hc2021_pvc_final.pdf" target="_blank" rel="noopener noreferrer" title="Intel&rsquo;s Ponte Vecchio GPU Architecture - hc2021_pvc_final.pdf">Intel&rsquo;s Ponte Vecchio GPU Architecture - hc2021_pvc_final.pdf</a></li>
<li>DPASW FusedEU: <a href="https://github.com/oneapi-src/oneDNN/blob/72e9993236c10bd2d676896b600fac05bdcfa2e1/src/gpu/jit/gemm/xe_hp_systolic_gemm_kernel.cpp#L897-L901" target="_blank" rel="noopener noreferrer" title="oneDNN/xe_hp_systolic_gemm_kernel.cpp at 72e9993236c10bd2d676896b600fac05bdcfa2e1 · oneapi-src/oneDNN">oneDNN/xe_hp_systolic_gemm_kernel.cpp at 72e9993236c10bd2d676896b600fac05bdcfa2e1 · oneapi-src/oneDNN</a></li>
<li>Gen12 PDF: <a href="https://www.intel.com/content/dam/develop/external/us/en/documents/pdf/july-gdc-2021-developing-for-intel-graphics-today-and-into-the-future.pdf" target="_blank" rel="noopener noreferrer" title="Develop for Intel Graphics—Today and into the Future Presentation - july-gdc-2021-developing-for-intel-graphics-today-and-into-the-future.pdf">Develop for Intel Graphics—Today and into the Future Presentation - july-gdc-2021-developing-for-intel-graphics-today-and-into-the-future.pdf</a></li>
<li><a href="https://www.intel.com/content/dam/develop/external/us/en/documents/the-compute-architecture-of-intel-processor-graphics-gen9-v1d0.pdf" target="_blank" rel="noopener noreferrer" title="the-compute-architecture-of-intel-processor-graphics-gen9-v1d0.pdf">the-compute-architecture-of-intel-processor-graphics-gen9-v1d0.pdf</a></li>
</ul>
</section>

<div class="footnotes" role="doc-endnotes">
<hr>
<ol>
<li id="fn:1">
<p><a href="https://github.com/intel/intel-graphics-compiler/blob/aee335103dd48a7451f36e3b711c649660ec6dc5/IGC/Compiler/CISACodeGen/Platform.hpp#L928-L937" target="_blank" rel="noopener noreferrer" title="intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler">intel-graphics-compiler/Platform.hpp at aee335103dd48a7451f36e3b711c649660ec6dc5 · intel/intel-graphics-compiler</a>&#160;<a href="#fnref:1" class="footnote-backref" role="doc-backlink">&#x21a9;&#xfe0e;</a></p>
</li>
</ol>
</div>
</article><nav class="article-bottom-tags delay-page"><a href="https://www.coelacanth-dream.com/tags/xe-hpg" class="bottom-tag-link"  title="Xe-HPG">#Xe-HPG</a><a href="https://www.coelacanth-dream.com/tags/xe-hpc" class="bottom-tag-link"  title="Xe-HPC">#Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/dg2" class="bottom-tag-link"  title="DG2">#DG2</a><a href="https://www.coelacanth-dream.com/tags/xe-hp" class="bottom-tag-link"  title="Xe-HP">#Xe-HP</a><a href="https://www.coelacanth-dream.com/tags/gen12" class="bottom-tag-link"  title="Gen12">#Gen12</a></nav><aside class="article-bottom-misc delay-page"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a><a href="https://www.coelacanth-dream.com/about/#contact" class="sb" target="_blank" rel="noopener noreferrer">Feedback</a>
<a href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2022/01/16/xe_hpg-hpc-eu-inst.md" class="changelog sb" target="_blank" rel="noopener noreferrer">Changelog</a>
</aside></main><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/ds.min.css"><footer class="delay-ds"><hr><nav class="foot-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a><a href="https://www.coelacanth-dream.com/categories/">Category</a>
    <a href="https://www.coelacanth-dream.com/tags/">Tag</a><button
    type="button"
    class="sb"
    onclick="random_page()"
    tabindex=""
  >Random</button>
</nav>
<nav class="foot-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#activitypub">ActivityPub</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>
<a href="#" class="pagetop">Page Top</a></nav>

<aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" target="_blank" rel="noopener noreferrer">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" target="_blank" rel="noopener noreferrer">Hugo 0.101.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
</footer>
<aside class="side">
  <aside class="side-block delay-ds" id="side-menu" role="menu"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a><button
    type="button"
    class="sb"
    onclick="random_page()"
    tabindex=""
  >Random</button>
</nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-tag-lower">GPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/dg2/" class="menu-cat-tag-lower">DG2</a><a href="https://www.coelacanth-dream.com/tags/gen12/" class="menu-cat-tag-lower">Gen12</a><a href="https://www.coelacanth-dream.com/tags/xe-hp/" class="menu-cat-tag-lower">Xe-HP</a><a href="https://www.coelacanth-dream.com/tags/xe-hpc/" class="menu-cat-tag-lower">Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/xe-hpg/" class="menu-cat-tag-lower">Xe-HPG</a>
  </nav></nav><nav class="rss-block"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></nav>
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#activitypub">ActivityPub</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>
</nav><aside class="site-desc"><aside class="hosted">Hosted by <a href="https://github.com/Umio-Yasuno/umio-yasuno.github.io" target="_blank" rel="noopener noreferrer">Github Pages</a>
</aside><aside class="hosted powered">Powered by <a href="https://github.com/gohugoio/hugo" target="_blank" rel="noopener noreferrer">Hugo 0.101.0</a>
</aside></aside><aside class="copyright">&copy; 2019 - 2022 Umio-Yasuno</aside>
  </aside>
</aside>
<aside class="slide"><input
      type="radio"
      name="menu-open-close"
      id="menu-open"
      value="open"
      class="menu-open-input"
      ZgotmplZ
    >

    <label
      class="menu-open-label menu-label"
      data-label="MENU"
      for="menu-open"
    ></label><input
      type="radio"
      name="menu-open-close"
      id="menu-close"
      value="close"
      class="menu-close-input"
      checked
    >

    <label
      class="menu-close-label menu-label"
      data-label="X"
      for="menu-close"
    ></label>

  <nav class="slide-menu-block"><nav class="menu-links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Posts</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Updated</a>
  <a href="https://www.coelacanth-dream.com/categories/database/">Database</a>
  <a href="https://www.coelacanth-dream.com/gh-search/">Search</a><button
    type="button"
    class="sb"
    onclick="random_page()"
    tabindex=""
  >Random</button>
</nav>
<nav class="menu-cat-tag"><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/categories/" class="menu-cat-tag-title">Category</a><a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu-cat-tag-lower">GPU</a><a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu-cat-tag-lower">Hardware</a><a href="https://www.coelacanth-dream.com/categories/intel/" class="menu-cat-tag-lower">Intel</a>
  </nav><nav class="menu-cat-tag-block"><a href="https://www.coelacanth-dream.com/tags/" class="menu-cat-tag-title">Tag</a><a href="https://www.coelacanth-dream.com/tags/dg2/" class="menu-cat-tag-lower">DG2</a><a href="https://www.coelacanth-dream.com/tags/gen12/" class="menu-cat-tag-lower">Gen12</a><a href="https://www.coelacanth-dream.com/tags/xe-hp/" class="menu-cat-tag-lower">Xe-HP</a><a href="https://www.coelacanth-dream.com/tags/xe-hpc/" class="menu-cat-tag-lower">Xe-HPC</a><a href="https://www.coelacanth-dream.com/tags/xe-hpg/" class="menu-cat-tag-lower">Xe-HPG</a>
  </nav></nav><nav class="rss-block"><a
    href="https://www.coelacanth-dream.com/posts/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Home"
    aria-label="RSS: Home"
  ></a><a
    href="https://www.coelacanth-dream.com/lastmod/index.xml"
    class="rss sb"
    target="_blank"
    tabindex="0"
    role="button"
    data-rss-name="Updated"
    aria-label="RSS: Updated"
  ></a></nav>
    <nav class="menu-about"><a href="https://www.coelacanth-dream.com/about/#about">About</a>
<a href="https://www.coelacanth-dream.com/about/#contact">Contact</a>
<a href="https://www.coelacanth-dream.com/about/#activitypub">ActivityPub</a>
<a href="https://www.coelacanth-dream.com/webring">Webring</a>

    </nav>
  </nav>
</aside>
<div class="crt"></div>
    <script defer src="https://www.coelacanth-dream.com/js/main.min.js"></script>

    <template id="msg_tmp">
      <div id="toast_msg" class="toast_msg"></div>
    </template>
  </body>
</html>