let g:netrw_dirhistmax  =10
let g:netrw_dirhist_cnt =8
let g:netrw_dirhist_1='/tools/designs/ISG/isg_chips/projects/ephi_lidar/user/taehwan/ephi_lidar_src/verilog/CMOS_lidar_top/build/icc-par/current-iccdp'
let g:netrw_dirhist_2='/tools/designs/taehwan/project/st28_mpc/lef'
let g:netrw_dirhist_3='/tools/designs/ISG/isg_chips/projects/ephi_lidar/cad/lib/c4pads/lib/c4_io_custom'
let g:netrw_dirhist_4='/tools/designs/ISG/isg_chips/projects/ephi_lidar/user/taehwan/ephi_lidar_src/verilog/CMOS_lidar_top/build/icc-par/icc_scripts'
let g:netrw_dirhist_5='/tools/designs/taehwan/project/experimental/chips/eos24'
let g:netrw_dirhist_6='/tools/designs/taehwan/project/experimental/chips/eos24/platform/chip'
let g:netrw_dirhist_7='/tools/designs/taehwan/project/experimental/chips/eos24b/platform/chip'
let g:netrw_dirhist_8='/tools/designs/ISG/isg_chips/projects/mpc_equalizer/user/taehwan/mpc_equalizer_synopsys/verilog/core4b/src/rtl/submodules'
