-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1 is
port (
    clk: in std_logic;
    rst: in std_logic;
    ce: in std_logic;
    a: in std_logic_vector(18 - 1 downto 0);
    b: in std_logic_vector(18 - 1 downto 0);
    c: in std_logic_vector(16 - 1 downto 0);
    d: in std_logic_vector(32 - 1 downto 0);
    p: out std_logic_vector(32 - 1 downto 0));

end entity;

architecture behav of duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1 is
    signal a_cvt: signed(19 - 1 downto 0);
    signal b_cvt: signed(19 - 1 downto 0);
    signal c_cvt: signed(16 - 1 downto 0);
    signal d_cvt: signed(32 - 1 downto 0);
    signal p_cvt: signed(32 - 1 downto 0);

    signal ad_reg: signed(19 - 1 downto 0) ; 
    signal c_reg: signed(16 - 1 downto 0) ; 
    signal m_reg: signed(35 - 1 downto 0) ; 
begin

    a_cvt <= resize(signed(a), 19);
    b_cvt <= resize(signed(b), 19);
    c_cvt <= signed(c);
    d_cvt <= resize(signed(d), 32);

    process(clk)
    begin
        if (clk'event and clk = '1') then
        if rst = '1' then
            ad_reg <= (others => '0');
            c_reg <= (others => '0');
            m_reg <= (others => '0');
        else
            if (ce = '1') then
                ad_reg <= resize((signed ( a_cvt) + signed (b_cvt)), 19);
                c_reg <= c_cvt;
                m_reg <= resize((signed (ad_reg) * signed (c_reg)), 35);
            end if;
        end if;
        end if;
    end process;

    p_cvt <= resize((signed ( m_reg) + signed (d_cvt)), 32);
    p <= std_logic_vector(p_cvt);

end architecture;

Library IEEE;
use IEEE.std_logic_1164.all;

entity duc_ama_addmuladd_18s_18s_16s_32s_32_3 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        ce : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        din2 : IN STD_LOGIC_VECTOR(din2_WIDTH - 1 DOWNTO 0);
        din3 : IN STD_LOGIC_VECTOR(din3_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of duc_ama_addmuladd_18s_18s_16s_32s_32_3 is
    component duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1 is
        port (
            clk : IN STD_LOGIC;
            rst : IN STD_LOGIC;
            ce : IN STD_LOGIC;
            a : IN STD_LOGIC_VECTOR;
            b : IN STD_LOGIC_VECTOR;
            c : IN STD_LOGIC_VECTOR;
            d : IN STD_LOGIC_VECTOR;
            p : OUT STD_LOGIC_VECTOR);
    end component;



begin
    duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1_U :  component duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1
    port map (
        clk => clk,
        rst => reset,
        ce => ce,
        a => din0,
        b => din1,
        c => din2,
        d => din3,
        p => dout);

end architecture;


