#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Oct 13 14:46:18 2023
# Process ID: 6596
# Current directory: C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1
# Command line: vivado.exe -log ram_test.vds -mode batch -messageDb vivado.pb -notrace -source ram_test.tcl
# Log file: C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1/ram_test.vds
# Journal file: C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ram_test.tcl -notrace
Command: synth_design -top ram_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 308.043 ; gain = 101.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_test' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:51]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:71' bound to instance 'debouncer1' of component 'debouncer' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:93]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:79]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:71' bound to instance 'debouncer2' of component 'debouncer' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:100]
INFO: [Synth 8-3491] module 'ff_sync' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:143' bound to instance 'sync1' of component 'ff_sync' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ff_sync' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'ff_sync' (2#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:150]
INFO: [Synth 8-3491] module 'ff_sync' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:143' bound to instance 'sync2' of component 'ff_sync' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:114]
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:175' bound to instance 'edge1' of component 'rising_edge_detector' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:121]
INFO: [Synth 8-638] synthesizing module 'rising_edge_detector' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detector' (3#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:185]
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:175' bound to instance 'edge2' of component 'rising_edge_detector' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:128]
INFO: [Synth 8-3491] module 'keyboard' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:39' bound to instance 'inst_keyboard' of component 'keyboard' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:149]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:50]
INFO: [Synth 8-3491] module 'sync_keyboard' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/sync_keyboard.vhd:10' bound to instance 'sync_keyboard_inst' of component 'sync_keyboard' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:113]
INFO: [Synth 8-638] synthesizing module 'sync_keyboard' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/sync_keyboard.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sync_keyboard' (4#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/sync_keyboard.vhd:20]
INFO: [Synth 8-3491] module 'falling_edge_detector' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:207' bound to instance 'falling_edge_detector_inst' of component 'falling_edge_detector' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:124]
INFO: [Synth 8-638] synthesizing module 'falling_edge_detector' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'falling_edge_detector' (5#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/ALU_components.vhd:217]
INFO: [Synth 8-3491] module 'convert_scancode' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_scancode.vhd:16' bound to instance 'convert_scancode_inst' of component 'convert_scancode' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:135]
INFO: [Synth 8-638] synthesizing module 'convert_scancode' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_scancode.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'convert_scancode' (6#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_scancode.vhd:27]
INFO: [Synth 8-3491] module 'keyboard_ctrl' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/keyboard_ctrl.vhd:17' bound to instance 'keyboard_ctrl_inst' of component 'keyboard_ctrl' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:146]
INFO: [Synth 8-638] synthesizing module 'keyboard_ctrl' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/keyboard_ctrl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keyboard_ctrl' (7#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/keyboard_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'convert_to_binary' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_to_binary.vhd:17' bound to instance 'convert_to_binary_inst' of component 'convert_to_binary' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:157]
INFO: [Synth 8-638] synthesizing module 'convert_to_binary' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_to_binary.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convert_to_binary' (8#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/imports/Lab4/convert_to_binary.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (9#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/keyboard.vhd:50]
INFO: [Synth 8-3491] module 'ram_8kB' declared at 'C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1/.Xil/Vivado-6596-pax-6/realtime/ram_8kB_stub.vhdl:5' bound to instance 'inst_ram_8kB' of component 'ram_8kB' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ram_8kB' [C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1/.Xil/Vivado-6596-pax-6/realtime/ram_8kB_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'ram_test' (10#1) [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 345.277 ; gain = 139.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 345.277 ; gain = 139.000
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ram_8kB' instantiated as 'inst_ram_8kB' [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:160]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1/.Xil/Vivado-6596-pax-6/dcp/ram_8kB_in_context.xdc] for cell 'inst_ram_8kB'
Finished Parsing XDC File [C:/Users/fu6315ma-s/Lab4/Lab4.runs/synth_1/.Xil/Vivado-6596-pax-6/dcp/ram_8kB_in_context.xdc] for cell 'inst_ram_8kB'
Parsing XDC File [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/constrs_1/imports/Downloads/Nexys4Master.xdc]
Finished Parsing XDC File [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/constrs_1/imports/Downloads/Nexys4Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/constrs_1/imports/Downloads/Nexys4Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ram_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ram_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 646.207 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_ram_8kB' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "valid_scan_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "binary_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fu6315ma-s/Lab4/Lab4.srcs/sources_1/new/ram_test.vhd:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_test 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ff_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rising_edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync_keyboard 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module falling_edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module convert_scancode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module keyboard_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module convert_to_binary 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debouncer1/button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer2/button_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_keyboard/keyboard_ctrl_inst/seg_en_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "inst_keyboard/convert_to_binary_inst/binary_out" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[31]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[30]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[29]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[28]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[27]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[26]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[25]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[24]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[23]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[22]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[21]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[20]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[19]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[18]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[17]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[16]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[15]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[14]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[13]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[12]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[11]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[10]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[9]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/keys_reg_reg[8]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[0]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[1]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[2]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[3]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[4]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[5]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[6]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[7]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[8]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[9]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[10]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[11]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[12]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[13]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[14]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/cnt_reg_reg[15]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/seg_en_reg_reg[3]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/seg_en_reg_reg[2]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/seg_en_reg_reg[1]) is unused and will be removed from module ram_test.
WARNING: [Synth 8-3332] Sequential element (inst_keyboard/keyboard_ctrl_inst/seg_en_reg_reg[0]) is unused and will be removed from module ram_test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 439.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 646.207 ; gain = 439.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram_8kB       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ram_8kB_bbox |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     9|
|4     |LUT1         |    21|
|5     |LUT2         |     3|
|6     |LUT3         |    14|
|7     |LUT4         |    20|
|8     |LUT5         |     1|
|9     |LUT6         |     5|
|10    |FDCE         |    27|
|11    |FDRE         |    45|
|12    |IBUF         |     7|
|13    |OBUF         |     8|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------------------+-----------------------+------+
|      |Instance                       |Module                 |Cells |
+------+-------------------------------+-----------------------+------+
|1     |top                            |                       |   169|
|2     |  debouncer1                   |debouncer              |    53|
|3     |  debouncer2                   |debouncer_0            |     2|
|4     |  edge1                        |rising_edge_detector   |     1|
|5     |  edge2                        |rising_edge_detector_1 |    14|
|6     |  inst_keyboard                |keyboard               |    40|
|7     |    convert_scancode_inst      |convert_scancode       |    24|
|8     |    falling_edge_detector_inst |falling_edge_detector  |     2|
|9     |    keyboard_ctrl_inst         |keyboard_ctrl          |    10|
|10    |    sync_keyboard_inst         |sync_keyboard          |     4|
|11    |  sync1                        |ff_sync                |     3|
|12    |  sync2                        |ff_sync_2              |    19|
+------+-------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 646.207 ; gain = 108.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.207 ; gain = 439.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 646.207 ; gain = 413.160
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 646.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 14:46:42 2023...
