INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sim_1/new/axi4Lite_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sources_1/new/axi_timebase_wdt_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_timebase_wdt_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sim_1/new/environment.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sim_1/new/testbench.sv:56]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'assign' used in incorrect context [C:/Users/denis/Verilog_projects/Verification/Watchdog_timer/Watchdog_timer.srcs/sim_1/new/testbench.sv:56]
