Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\Switcher.v" into library work
Parsing module <Switcher>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\StatusRegister.v" into library work
Parsing module <StatusRegister>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\InstructionDecoder.v" into library work
Parsing module <InstructionDecoder>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\IndexRegister.v" into library work
Parsing module <IndexRegister>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\DispSelector.v" into library work
Parsing module <DispSelector>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\DFCLW100.v" into library work
Parsing module <DFCLW100>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\Decoder8.v" into library work
Parsing module <Decoder8>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\CLKCounter.v" into library work
Parsing module <CLKCounter>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\Accumulator.v" into library work
Parsing module <Accumulator>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\ALUDev\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <Accumulator>.

Elaborating module <IndexRegister>.

Elaborating module <CLKCounter>.
WARNING:HDLCompiler:413 - "C:\Code\Kosen\4th\Verilog\ALUDev\CLKCounter.v" Line 57: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Code\Kosen\4th\Verilog\ALUDev\CLKCounter.v" Line 62: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Code\Kosen\4th\Verilog\ALUDev\CLKCounter.v" Line 68: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <InstructionDecoder>.

Elaborating module <ALU>.

Elaborating module <StatusRegister>.

Elaborating module <Selector>.

Elaborating module <DFCLW100>.

Elaborating module <Switcher>.

Elaborating module <DispSelector>.

Elaborating module <Decoder8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\Main.v".
INFO:Xst:3210 - "C:\Code\Kosen\4th\Verilog\ALUDev\Main.v" line 57: Output port <ST_INST> of the instance <clkcounter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Main> synthesized.

Synthesizing Unit <Accumulator>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\Accumulator.v".
    Found 4-bit register for signal <register>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Accumulator> synthesized.

Synthesizing Unit <IndexRegister>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\IndexRegister.v".
    Found 16x4-bit dual-port RAM <Mram_register> for signal <register>.
    Summary:
	inferred   1 RAM(s).
Unit <IndexRegister> synthesized.

Synthesizing Unit <CLKCounter>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\CLKCounter.v".
    Found 8-bit register for signal <INST>.
    Found 1-bit register for signal <sw_status>.
    Found 2-bit register for signal <cnt>.
    Found 1-bit register for signal <DEC_CLK>.
    Found 1-bit register for signal <ALU_CLK>.
    Found 1-bit register for signal <WRI_CLK>.
    Found 1-bit register for signal <ST_INST>.
    Found 2-bit adder for signal <cnt[1]_GND_4_o_add_11_OUT> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <CLKCounter> synthesized.

Synthesizing Unit <InstructionDecoder>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\InstructionDecoder.v".
    Found 4-bit register for signal <DATA2[3]_dff_38_OUT>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_20>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_21>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_22>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_23>.
    Found 4-bit register for signal <IW_ADDR[3]_dff_39_OUT>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_24>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_25>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_26>.
    Found 1-bit register for signal <INST[7]_CLK_DFF_27>.
    Found 1-bit register for signal <IS>.
    Found 1-bit register for signal <AS>.
    Found 4-bit register for signal <DATA1>.
    Found 1-bit tristate buffer for signal <DATA2<3>> created at line 38
    Found 1-bit tristate buffer for signal <DATA2<2>> created at line 38
    Found 1-bit tristate buffer for signal <DATA2<1>> created at line 38
    Found 1-bit tristate buffer for signal <DATA2<0>> created at line 38
    Found 1-bit tristate buffer for signal <IW_ADDR<3>> created at line 38
    Found 1-bit tristate buffer for signal <IW_ADDR<2>> created at line 38
    Found 1-bit tristate buffer for signal <IW_ADDR<1>> created at line 38
    Found 1-bit tristate buffer for signal <IW_ADDR<0>> created at line 38
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <InstructionDecoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\ALU.v".
    Found 1-bit register for signal <C>.
    Found 4-bit register for signal <OUT_DATA>.
    Found 5-bit subtractor for signal <GND_22_o_GND_22_o_sub_9_OUT> created at line 50.
    Found 5-bit adder for signal <n0073> created at line 44.
    Found 4-bit comparator lessequal for signal <n0000> created at line 35
    Found 4-bit comparator lessequal for signal <n0002> created at line 35
    Found 4-bit comparator lessequal for signal <n0005> created at line 42
    Found 4-bit comparator lessequal for signal <n0007> created at line 42
    Found 4-bit comparator lessequal for signal <n0011> created at line 48
    Found 4-bit comparator lessequal for signal <n0013> created at line 48
    Found 4-bit comparator lessequal for signal <n0017> created at line 54
    Found 4-bit comparator lessequal for signal <n0019> created at line 54
    Found 4-bit comparator lessequal for signal <n0023> created at line 61
    Found 4-bit comparator lessequal for signal <n0025> created at line 61
    Found 4-bit comparator lessequal for signal <n0029> created at line 68
    Found 4-bit comparator greater for signal <n0033> created at line 75
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <StatusRegister>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\StatusRegister.v".
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <C>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <StatusRegister> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\Selector.v".
    Found 10-bit 3-to-1 multiplexer for signal <n0007> created at line 39.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Selector> synthesized.

Synthesizing Unit <DFCLW100>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\DFCLW100.v".
    Found 1-bit register for signal <S_CLK>.
    Found 26-bit register for signal <CEOUT>.
    Found 26-bit adder for signal <CEOUT[25]_GND_25_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DFCLW100> synthesized.

Synthesizing Unit <Switcher>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\Switcher.v".
    Summary:
	no macro.
Unit <Switcher> synthesized.

Synthesizing Unit <DispSelector>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\DispSelector.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DispSelector> synthesized.

Synthesizing Unit <Decoder8>.
    Related source file is "C:\Code\Kosen\4th\Verilog\ALUDev\Decoder8.v".
    Found 16x8-bit Read Only RAM for signal <DOUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port RAM                                : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 27
 1-bit register                                        : 19
 2-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 12
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 11
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 3-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <INST[7]_CLK_DFF_20> in Unit <instructiondecoder> is equivalent to the following 3 FFs/Latches, which will be removed : <INST[7]_CLK_DFF_21> <INST[7]_CLK_DFF_22> <INST[7]_CLK_DFF_23> 
INFO:Xst:2261 - The FF/Latch <INST[7]_CLK_DFF_25> in Unit <instructiondecoder> is equivalent to the following 3 FFs/Latches, which will be removed : <INST[7]_CLK_DFF_24> <INST[7]_CLK_DFF_26> <INST[7]_CLK_DFF_27> 

Synthesizing (advanced) Unit <CLKCounter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <CLKCounter> synthesized (advanced).

Synthesizing (advanced) Unit <DFCLW100>.
The following registers are absorbed into counter <CEOUT>: 1 register on signal <CEOUT>.
Unit <DFCLW100> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DOUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CNT>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
Unit <Decoder8> synthesized (advanced).

Synthesizing (advanced) Unit <IndexRegister>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <S>             | high     |
    |     addrA          | connected to signal <W_ADDR>        |          |
    |     diA            | connected to signal <W_DATA>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <R_ADDR>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <IndexRegister> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port distributed RAM                    : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 12
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 11
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <INST[7]_CLK_DFF_20> in Unit <InstructionDecoder> is equivalent to the following 3 FFs/Latches, which will be removed : <INST[7]_CLK_DFF_21> <INST[7]_CLK_DFF_22> <INST[7]_CLK_DFF_23> 
INFO:Xst:2261 - The FF/Latch <INST[7]_CLK_DFF_25> in Unit <InstructionDecoder> is equivalent to the following 3 FFs/Latches, which will be removed : <INST[7]_CLK_DFF_24> <INST[7]_CLK_DFF_26> <INST[7]_CLK_DFF_27> 
WARNING:Xst:2042 - Unit InstructionDecoder: 8 internal tristates are replaced by logic (pull-up yes): DATA2<0>, DATA2<1>, DATA2<2>, DATA2<3>, IW_ADDR<0>, IW_ADDR<1>, IW_ADDR<2>, IW_ADDR<3>.

Optimizing unit <Main> ...

Optimizing unit <CLKCounter> ...

Optimizing unit <InstructionDecoder> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <dfclw100/CEOUT_15> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_16> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_17> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_18> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_19> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_20> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_21> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_22> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_23> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_24> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dfclw100/CEOUT_25> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <instructiondecoder/AS> in Unit <Main> is the opposite to the following 2 FFs/Latches, which will be removed : <instructiondecoder/IS> <instructiondecoder/INST[7]_CLK_DFF_25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 14
#      LUT2                        : 12
#      LUT3                        : 21
#      LUT4                        : 20
#      LUT5                        : 2
#      LUT6                        : 49
#      MUXCY                       : 14
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 56
#      FD                          : 25
#      FDE                         : 27
#      FDR                         : 2
#      FDRE                        : 1
#      FDSE                        : 1
# RAMS                             : 4
#      RAM16X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 11
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  11440     0%  
 Number of Slice LUTs:                  132  out of   5720     2%  
    Number used as Logic:               124  out of   5720     2%  
    Number used as Memory:                8  out of   1440     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    139
   Number with an unused Flip Flop:      83  out of    139    59%  
   Number with an unused LUT:             7  out of    139     5%  
   Number of fully used LUT-FF pairs:    49  out of    139    35%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
CLK                                | BUFGP                           | 31    |
clkcounter/WRI_CLK                 | NONE(accumulator/register_3)    | 10    |
clkcounter/DEC_CLK                 | NONE(instructiondecoder/DATA1_3)| 14    |
clkcounter/ALU_CLK                 | NONE(alu/OUT_DATA_3)            | 5     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.679ns (Maximum Frequency: 271.813MHz)
   Minimum input arrival time before clock: 3.593ns
   Maximum output required time after clock: 7.996ns
   Maximum combinational path delay: 8.727ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.679ns (frequency: 271.813MHz)
  Total number of paths / destination ports: 392 / 37
-------------------------------------------------------------------------
Delay:               3.679ns (Levels of Logic = 2)
  Source:            dfclw100/CEOUT_2 (FF)
  Destination:       dfclw100/CEOUT_12 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: dfclw100/CEOUT_2 to dfclw100/CEOUT_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  dfclw100/CEOUT_2 (dfclw100/CEOUT_2)
     LUT6:I0->O           16   0.254   1.410  dfclw100/CEOUT[25]_GND_25_o_equal_2_o<25>2 (dfclw100/CEOUT[25]_GND_25_o_equal_2_o<25>1)
     LUT6:I3->O            1   0.235   0.000  dfclw100/Mcount_CEOUT_eqn_121 (dfclw100/Mcount_CEOUT_eqn_12)
     FD:D                      0.074          dfclw100/CEOUT_12
    ----------------------------------------
    Total                      3.679ns (1.088ns logic, 2.591ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcounter/DEC_CLK'
  Clock period: 3.093ns (frequency: 323.311MHz)
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               3.093ns (Levels of Logic = 2)
  Source:            instructiondecoder/INST[7]_CLK_DFF_20 (FF)
  Destination:       instructiondecoder/DATA2_3 (FF)
  Source Clock:      clkcounter/DEC_CLK rising
  Destination Clock: clkcounter/DEC_CLK rising

  Data Path: instructiondecoder/INST[7]_CLK_DFF_20 to instructiondecoder/DATA2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.182  instructiondecoder/INST[7]_CLK_DFF_20 (instructiondecoder/INST[7]_CLK_DFF_20)
     LUT2:I1->O            4   0.254   0.804  instructiondecoder/DATA2<1>LogicTrst1 (in_data2<1>)
     LUT6:I5->O            1   0.254   0.000  instructiondecoder/Mmux_n011722 (instructiondecoder/n0117<1>)
     FD:D                      0.074          instructiondecoder/DATA2_1
    ----------------------------------------
    Total                      3.093ns (1.107ns logic, 1.986ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcounter/WRI_CLK'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.203ns (Levels of Logic = 1)
  Source:            SW_INST<0> (PAD)
  Destination:       indexregister/Mram_register2 (RAM)
  Destination Clock: clkcounter/WRI_CLK rising

  Data Path: SW_INST<0> to indexregister/Mram_register2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  SW_INST_0_IBUF (SW_INST_0_IBUF)
     RAM16X1D:DPRA0            0.000          indexregister/Mram_register2
    ----------------------------------------
    Total                      2.203ns (1.328ns logic, 0.875ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.593ns (Levels of Logic = 2)
  Source:            SW_START (PAD)
  Destination:       clkcounter/INST_7 (FF)
  Destination Clock: CLK rising

  Data Path: SW_START to clkcounter/INST_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  SW_START_IBUF (SW_START_IBUF)
     LUT2:I1->O            8   0.254   0.943  clkcounter/_n0080_inv1 (clkcounter/_n0080_inv)
     FDE:CE                    0.302          clkcounter/INST_0
    ----------------------------------------
    Total                      3.593ns (1.884ns logic, 1.709ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcounter/DEC_CLK'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              3.492ns (Levels of Logic = 3)
  Source:            SW_INST<0> (PAD)
  Destination:       instructiondecoder/DATA1_3 (FF)
  Destination Clock: clkcounter/DEC_CLK rising

  Data Path: SW_INST<0> to instructiondecoder/DATA1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  SW_INST_0_IBUF (SW_INST_0_IBUF)
     RAM16X1D:DPRA0->DPO    2   0.235   0.726  indexregister/Mram_register2 (ir_data<1>)
     LUT6:I5->O            1   0.254   0.000  instructiondecoder/Mmux_DATA1[3]_INST[3]_mux_34_OUT4 (instructiondecoder/DATA1[3]_INST[3]_mux_34_OUT<1>)
     FDE:D                     0.074          instructiondecoder/DATA1_1
    ----------------------------------------
    Total                      3.492ns (1.891ns logic, 1.601ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 58 / 9
-------------------------------------------------------------------------
Offset:              7.996ns (Levels of Logic = 4)
  Source:            dfclw100/S_CLK (FF)
  Destination:       SEG_PATTERN<6> (PAD)
  Source Clock:      CLK rising

  Data Path: dfclw100/S_CLK to SEG_PATTERN<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.525   1.267  dfclw100/S_CLK (dfclw100/S_CLK)
     LUT3:I0->O            1   0.235   0.682  dispselector/Mmux_DISP1_SW0 (N3)
     LUT6:I5->O            7   0.254   1.186  dispselector/Mmux_DISP1 (disp<0>)
     LUT4:I0->O            1   0.254   0.681  decorder8/Mram_DOUT21 (SEG_PATTERN_2_OBUF)
     OBUF:I->O                 2.912          SEG_PATTERN_2_OBUF (SEG_PATTERN<2>)
    ----------------------------------------
    Total                      7.996ns (4.180ns logic, 3.816ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcounter/WRI_CLK'
  Total number of paths / destination ports: 58 / 9
-------------------------------------------------------------------------
Offset:              7.471ns (Levels of Logic = 3)
  Source:            indexregister/Mram_register2 (RAM)
  Destination:       SEG_PATTERN<6> (PAD)
  Source Clock:      clkcounter/WRI_CLK rising

  Data Path: indexregister/Mram_register2 to SEG_PATTERN<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    2   1.182   1.002  indexregister/Mram_register2 (ir_data<1>)
     LUT6:I2->O            7   0.254   1.186  dispselector/Mmux_DISP2 (disp<1>)
     LUT4:I0->O            1   0.254   0.681  decorder8/Mram_DOUT61 (SEG_PATTERN_6_OBUF)
     OBUF:I->O                 2.912          SEG_PATTERN_6_OBUF (SEG_PATTERN<6>)
    ----------------------------------------
    Total                      7.471ns (4.602ns logic, 2.869ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 228 / 9
-------------------------------------------------------------------------
Delay:               8.727ns (Levels of Logic = 5)
  Source:            SW_INST<0> (PAD)
  Destination:       SEG_PATTERN<6> (PAD)

  Data Path: SW_INST<0> to SEG_PATTERN<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  SW_INST_0_IBUF (SW_INST_0_IBUF)
     RAM16X1D:DPRA0->DPO    2   0.235   1.002  indexregister/Mram_register2 (ir_data<1>)
     LUT6:I2->O            7   0.254   1.186  dispselector/Mmux_DISP2 (disp<1>)
     LUT4:I0->O            1   0.254   0.681  decorder8/Mram_DOUT61 (SEG_PATTERN_6_OBUF)
     OBUF:I->O                 2.912          SEG_PATTERN_6_OBUF (SEG_PATTERN<6>)
    ----------------------------------------
    Total                      8.727ns (4.983ns logic, 3.744ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.679|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcounter/ALU_CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK               |    6.021|         |         |         |
clkcounter/DEC_CLK|    5.609|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcounter/DEC_CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK               |    4.038|         |         |         |
clkcounter/DEC_CLK|    3.093|         |         |         |
clkcounter/WRI_CLK|    3.465|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcounter/WRI_CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clkcounter/ALU_CLK|    1.895|         |         |         |
clkcounter/DEC_CLK|    3.134|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.47 secs
 
--> 

Total memory usage is 4494544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    9 (   0 filtered)

