// Seed: 2871355995
module module_0 (
    output wire id_0,
    input  wand id_1
);
  logic id_3;
  ;
  assign module_2.id_3 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4
);
  tri0 id_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    output logic id_1,
    input tri id_2,
    input wor id_3
);
  always @(posedge -1) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
