<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom2.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom2.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__sercom2_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_SERCOM2_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_SERCOM2_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for SERCOM2 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM2_I2CM_CTRLA     (0x42001000U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_SERCOM2_I2CM_CTRLB     (0x42001004U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_SERCOM2_I2CM_BAUD      (0x4200100CU) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_SERCOM2_I2CM_INTENCLR  (0x42001014U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_SERCOM2_I2CM_INTENSET  (0x42001016U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_SERCOM2_I2CM_INTFLAG   (0x42001018U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_SERCOM2_I2CM_STATUS    (0x4200101AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_SERCOM2_I2CM_SYNCBUSY  (0x4200101CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_SERCOM2_I2CM_ADDR      (0x42001024U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_SERCOM2_I2CM_DATA      (0x42001028U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_SERCOM2_I2CM_DBGCTRL   (0x42001030U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_SERCOM2_I2CS_CTRLA     (0x42001000U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_SERCOM2_I2CS_CTRLB     (0x42001004U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_SERCOM2_I2CS_INTENCLR  (0x42001014U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_SERCOM2_I2CS_INTENSET  (0x42001016U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_SERCOM2_I2CS_INTFLAG   (0x42001018U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_SERCOM2_I2CS_STATUS    (0x4200101AU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_SERCOM2_I2CS_SYNCBUSY  (0x4200101CU) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_SERCOM2_I2CS_ADDR      (0x42001024U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_SERCOM2_I2CS_DATA      (0x42001028U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_SERCOM2_SPI_CTRLA      (0x42001000U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_SERCOM2_SPI_CTRLB      (0x42001004U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_SERCOM2_SPI_BAUD       (0x4200100CU) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_SERCOM2_SPI_INTENCLR   (0x42001014U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_SERCOM2_SPI_INTENSET   (0x42001016U) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_SERCOM2_SPI_INTFLAG    (0x42001018U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_SERCOM2_SPI_STATUS     (0x4200101AU) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_SERCOM2_SPI_SYNCBUSY   (0x4200101CU) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_SERCOM2_SPI_ADDR       (0x42001024U) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#define REG_SERCOM2_SPI_DATA       (0x42001028U) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define REG_SERCOM2_SPI_DBGCTRL    (0x42001030U) </span>
<a name="l00080"></a>00080 <span class="preprocessor">#define REG_SERCOM2_USART_CTRLA    (0x42001000U) </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define REG_SERCOM2_USART_CTRLB    (0x42001004U) </span>
<a name="l00082"></a>00082 <span class="preprocessor">#define REG_SERCOM2_USART_BAUD     (0x4200100CU) </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define REG_SERCOM2_USART_RXPL     (0x4200100EU) </span>
<a name="l00084"></a>00084 <span class="preprocessor">#define REG_SERCOM2_USART_INTENCLR (0x42001014U) </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define REG_SERCOM2_USART_INTENSET (0x42001016U) </span>
<a name="l00086"></a>00086 <span class="preprocessor">#define REG_SERCOM2_USART_INTFLAG  (0x42001018U) </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define REG_SERCOM2_USART_STATUS   (0x4200101AU) </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define REG_SERCOM2_USART_SYNCBUSY (0x4200101CU) </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define REG_SERCOM2_USART_DATA     (0x42001028U) </span>
<a name="l00090"></a>00090 <span class="preprocessor">#define REG_SERCOM2_USART_DBGCTRL  (0x42001030U) </span>
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="ins__sercom2_8h.html#a1bdbfff5e0becd3a72b10c84ac074767">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM2_I2CM_CTRLA     (*(RwReg  *)0x42001000U) </span>
<a name="l00093"></a><a class="code" href="ins__sercom2_8h.html#a1fb8870a044a6bc2fac420a0995795bd">00093</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_CTRLB     (*(RwReg  *)0x42001004U) </span>
<a name="l00094"></a><a class="code" href="ins__sercom2_8h.html#ad80683a1bb10d49af39e619d3b231981">00094</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_BAUD      (*(RwReg  *)0x4200100CU) </span>
<a name="l00095"></a><a class="code" href="ins__sercom2_8h.html#aca960f2e5fde2013c5c0a8218b9c4db9">00095</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_INTENCLR  (*(RwReg8 *)0x42001014U) </span>
<a name="l00096"></a><a class="code" href="ins__sercom2_8h.html#afe6542d2e7cec137fcde4a74b41c3431">00096</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_INTENSET  (*(RwReg8 *)0x42001016U) </span>
<a name="l00097"></a><a class="code" href="ins__sercom2_8h.html#afd3cbc9a2eac10699638ab8dda071442">00097</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_INTFLAG   (*(RwReg8 *)0x42001018U) </span>
<a name="l00098"></a><a class="code" href="ins__sercom2_8h.html#aeb1c18d17cc71e64731571cd8863a2e8">00098</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_STATUS    (*(RwReg16*)0x4200101AU) </span>
<a name="l00099"></a><a class="code" href="ins__sercom2_8h.html#acf9bef42ed884cefe081e6a979ff9e8e">00099</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_SYNCBUSY  (*(RoReg  *)0x4200101CU) </span>
<a name="l00100"></a><a class="code" href="ins__sercom2_8h.html#a7c2c36c17a267d11848859c76ec59f82">00100</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_ADDR      (*(RwReg  *)0x42001024U) </span>
<a name="l00101"></a><a class="code" href="ins__sercom2_8h.html#a133ab118251ddec4411bdc4f1ae6515e">00101</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_DATA      (*(RwReg8 *)0x42001028U) </span>
<a name="l00102"></a><a class="code" href="ins__sercom2_8h.html#a002c10f256905a6d82755b2ca374c2b5">00102</a> <span class="preprocessor">#define REG_SERCOM2_I2CM_DBGCTRL   (*(RwReg8 *)0x42001030U) </span>
<a name="l00103"></a><a class="code" href="ins__sercom2_8h.html#a58dd8f13a98c1de24c6fb6682f581d13">00103</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_CTRLA     (*(RwReg  *)0x42001000U) </span>
<a name="l00104"></a><a class="code" href="ins__sercom2_8h.html#a330c20ae7a6e6c03b23f59ecd6540af6">00104</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_CTRLB     (*(RwReg  *)0x42001004U) </span>
<a name="l00105"></a><a class="code" href="ins__sercom2_8h.html#afaeb244a4a48439ec7b618699581e7b2">00105</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_INTENCLR  (*(RwReg8 *)0x42001014U) </span>
<a name="l00106"></a><a class="code" href="ins__sercom2_8h.html#aff78471dab1f1e15aa4bcb62d19c4f7a">00106</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_INTENSET  (*(RwReg8 *)0x42001016U) </span>
<a name="l00107"></a><a class="code" href="ins__sercom2_8h.html#ae388ee3cdc7923edb21608a408ddf15f">00107</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_INTFLAG   (*(RwReg8 *)0x42001018U) </span>
<a name="l00108"></a><a class="code" href="ins__sercom2_8h.html#ad5575ef78b98ae948a590af8430594b5">00108</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_STATUS    (*(RwReg16*)0x4200101AU) </span>
<a name="l00109"></a><a class="code" href="ins__sercom2_8h.html#a984d24c309d19f905b92581a3baaa2a4">00109</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_SYNCBUSY  (*(RoReg  *)0x4200101CU) </span>
<a name="l00110"></a><a class="code" href="ins__sercom2_8h.html#a09582437711f7e26dea1fa8fd03b395b">00110</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_ADDR      (*(RwReg  *)0x42001024U) </span>
<a name="l00111"></a><a class="code" href="ins__sercom2_8h.html#ac15eaa036a0a717873579ccf91d59878">00111</a> <span class="preprocessor">#define REG_SERCOM2_I2CS_DATA      (*(RwReg8 *)0x42001028U) </span>
<a name="l00112"></a><a class="code" href="ins__sercom2_8h.html#a1e942e7cf8e389a04c50a4960a8df287">00112</a> <span class="preprocessor">#define REG_SERCOM2_SPI_CTRLA      (*(RwReg  *)0x42001000U) </span>
<a name="l00113"></a><a class="code" href="ins__sercom2_8h.html#a1b143b9beb08b9e1b754cf842d1dd5ce">00113</a> <span class="preprocessor">#define REG_SERCOM2_SPI_CTRLB      (*(RwReg  *)0x42001004U) </span>
<a name="l00114"></a><a class="code" href="ins__sercom2_8h.html#a3426c780c763d9422efb2f74a7b00bc0">00114</a> <span class="preprocessor">#define REG_SERCOM2_SPI_BAUD       (*(RwReg8 *)0x4200100CU) </span>
<a name="l00115"></a><a class="code" href="ins__sercom2_8h.html#ae89022e1704c1504870c5642ff1e89ed">00115</a> <span class="preprocessor">#define REG_SERCOM2_SPI_INTENCLR   (*(RwReg8 *)0x42001014U) </span>
<a name="l00116"></a><a class="code" href="ins__sercom2_8h.html#a29069a731bed4bd8c69c3560a2669bff">00116</a> <span class="preprocessor">#define REG_SERCOM2_SPI_INTENSET   (*(RwReg8 *)0x42001016U) </span>
<a name="l00117"></a><a class="code" href="ins__sercom2_8h.html#af6742b430df71a87862d7663fa7a000c">00117</a> <span class="preprocessor">#define REG_SERCOM2_SPI_INTFLAG    (*(RwReg8 *)0x42001018U) </span>
<a name="l00118"></a><a class="code" href="ins__sercom2_8h.html#a653c2a9299a932b5e09ed56f756948fb">00118</a> <span class="preprocessor">#define REG_SERCOM2_SPI_STATUS     (*(RwReg16*)0x4200101AU) </span>
<a name="l00119"></a><a class="code" href="ins__sercom2_8h.html#a6332acea31b32ce2122591c47a53f594">00119</a> <span class="preprocessor">#define REG_SERCOM2_SPI_SYNCBUSY   (*(RoReg  *)0x4200101CU) </span>
<a name="l00120"></a><a class="code" href="ins__sercom2_8h.html#a9449825d316508a23b8738b300370836">00120</a> <span class="preprocessor">#define REG_SERCOM2_SPI_ADDR       (*(RwReg  *)0x42001024U) </span>
<a name="l00121"></a><a class="code" href="ins__sercom2_8h.html#aa384eb924312f2ce13405a54449ac00d">00121</a> <span class="preprocessor">#define REG_SERCOM2_SPI_DATA       (*(RwReg  *)0x42001028U) </span>
<a name="l00122"></a><a class="code" href="ins__sercom2_8h.html#ae63f865dd0b65bb9289e2a8a58aaf260">00122</a> <span class="preprocessor">#define REG_SERCOM2_SPI_DBGCTRL    (*(RwReg8 *)0x42001030U) </span>
<a name="l00123"></a><a class="code" href="ins__sercom2_8h.html#ab0aa2ee35f818a58e56af689ae1aec7b">00123</a> <span class="preprocessor">#define REG_SERCOM2_USART_CTRLA    (*(RwReg  *)0x42001000U) </span>
<a name="l00124"></a><a class="code" href="ins__sercom2_8h.html#a74b4e718403f95c395f4d551acf8be8e">00124</a> <span class="preprocessor">#define REG_SERCOM2_USART_CTRLB    (*(RwReg  *)0x42001004U) </span>
<a name="l00125"></a><a class="code" href="ins__sercom2_8h.html#a6111994c5c0db79ed21ec1fb6b05b00a">00125</a> <span class="preprocessor">#define REG_SERCOM2_USART_BAUD     (*(RwReg16*)0x4200100CU) </span>
<a name="l00126"></a><a class="code" href="ins__sercom2_8h.html#ab7de7ac41c8abd3f66fe0633c519cf42">00126</a> <span class="preprocessor">#define REG_SERCOM2_USART_RXPL     (*(RwReg8 *)0x4200100EU) </span>
<a name="l00127"></a><a class="code" href="ins__sercom2_8h.html#a8e9e4ebaf436768bfc17327e7cca8c02">00127</a> <span class="preprocessor">#define REG_SERCOM2_USART_INTENCLR (*(RwReg8 *)0x42001014U) </span>
<a name="l00128"></a><a class="code" href="ins__sercom2_8h.html#afbadea0875faf4e792d5b826864b4de7">00128</a> <span class="preprocessor">#define REG_SERCOM2_USART_INTENSET (*(RwReg8 *)0x42001016U) </span>
<a name="l00129"></a><a class="code" href="ins__sercom2_8h.html#a97cb95bddfea29ccda96b7926ba8d011">00129</a> <span class="preprocessor">#define REG_SERCOM2_USART_INTFLAG  (*(RwReg8 *)0x42001018U) </span>
<a name="l00130"></a><a class="code" href="ins__sercom2_8h.html#ad9e096efc5f04ee38ce9ed91f0e920fb">00130</a> <span class="preprocessor">#define REG_SERCOM2_USART_STATUS   (*(RwReg16*)0x4200101AU) </span>
<a name="l00131"></a><a class="code" href="ins__sercom2_8h.html#adebf269bef116a4c29f48e05a6705413">00131</a> <span class="preprocessor">#define REG_SERCOM2_USART_SYNCBUSY (*(RoReg  *)0x4200101CU) </span>
<a name="l00132"></a><a class="code" href="ins__sercom2_8h.html#ad95b8b6f8df0c18566cfcc15e66286d5">00132</a> <span class="preprocessor">#define REG_SERCOM2_USART_DATA     (*(RwReg16*)0x42001028U) </span>
<a name="l00133"></a><a class="code" href="ins__sercom2_8h.html#ab1e83ea9fa054613a63b46e910d2ef48">00133</a> <span class="preprocessor">#define REG_SERCOM2_USART_DBGCTRL  (*(RwReg8 *)0x42001030U) </span>
<a name="l00134"></a>00134 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* ========== Instance parameters for SERCOM2 peripheral ========== */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define SERCOM2_DMAC_ID_RX          5        // Index of DMA RX trigger</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM2_DMAC_ID_TX          6        // Index of DMA TX trigger</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM2_GCLK_ID_CORE        22       // Index of Generic Clock for Core</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM2_GCLK_ID_SLOW        19       // Index of Generic Clock for SMbus timeout</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM2_INT_MSB             6</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_SERCOM2_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
