Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: RX_stage1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RX_stage1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RX_stage1"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : RX_stage1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RX_stage1.v" in library work
Module <RX_stage1> compiled
No errors in compilation
Analysis of file <"RX_stage1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RX_stage1> in library <work> with parameters.
	IDLE = "0000"
	RX_DATA = "0001"
	RX_END = "0100"
	RX_PARITY = "0010"
	RX_STOP = "0011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RX_stage1>.
	IDLE = 4'b0000
	RX_DATA = 4'b0001
	RX_END = 4'b0100
	RX_PARITY = 4'b0010
	RX_STOP = 4'b0011
Module <RX_stage1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RX_stage1>.
    Related source file is "RX_stage1.v".
WARNING:Xst:646 - Signal <ps2data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_parity> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <curr_parity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <curr_bitcount>.
    Found 2-bit register for signal <curr_error_code>.
    Found 1-bit register for signal <curr_rx_complete>.
    Found 1-bit register for signal <curr_state>.
    Found 21-bit up counter for signal <curr_timeoutcount>.
    Found 1-bit register for signal <ps2clk_in>.
    Found 8-bit register for signal <rx_buf>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <RX_stage1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 1-bit register                                        : 3
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <rx_buf_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_2> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_3> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_4> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_5> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_6> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_7> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_error_code_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_error_code_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_rx_complete> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_2> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_3> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rx_buf_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_2> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_3> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_4> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_5> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_6> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_buf_7> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_error_code_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_error_code_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_rx_complete> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_0> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_1> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_2> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <curr_bitcount_3> (without init value) has a constant value of 0 in block <RX_stage1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RX_stage1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RX_stage1, actual ratio is 0.
FlipFlop curr_state has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RX_stage1.ngr
Top Level Output File Name         : RX_stage1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 5
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      FDR                         : 1
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 3
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                        2  out of    704     0%  
 Number of Slice Flip Flops:              2  out of   1408     0%  
 Number of 4 input LUTs:                  3  out of   1408     0%  
 Number of IOs:                          29
 Number of bonded IOBs:                  28  out of    108    25%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.317ns
   Maximum output required time after clock: 6.742ns
   Maximum combinational path delay: 7.111ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.317ns (Levels of Logic = 2)
  Source:            Locked (PAD)
  Destination:       ps2clk_in (FF)
  Destination Clock: clk rising

  Data Path: Locked to ps2clk_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  Locked_IBUF (Locked_IBUF)
     INV:I->O              3   0.648   0.531  Locked_inv1_INV_0 (Locked_inv)
     FDR:R                     0.869          ps2clk_in
    ----------------------------------------
    Total                      3.317ns (2.366ns logic, 0.951ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.742ns (Levels of Logic = 2)
  Source:            ps2clk_in (FF)
  Destination:       debug<0> (PAD)
  Source Clock:      clk rising

  Data Path: ps2clk_in to debug<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.563  ps2clk_in (ps2clk_in)
     LUT2:I0->O            1   0.648   0.420  negedge_ps2_clk1 (debug_0_OBUF)
     OBUF:I->O                 4.520          debug_0_OBUF (debug<0>)
    ----------------------------------------
    Total                      6.742ns (5.759ns logic, 0.983ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.111ns (Levels of Logic = 3)
  Source:            rx_en (PAD)
  Destination:       debug<5> (PAD)

  Data Path: rx_en to debug<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  rx_en_IBUF (rx_en_IBUF)
     LUT2:I0->O            1   0.648   0.420  next_state1 (debug_5_OBUF)
     OBUF:I->O                 4.520          debug_5_OBUF (debug<5>)
    ----------------------------------------
    Total                      7.111ns (6.017ns logic, 1.094ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.02 secs
 
--> 

Total memory usage is 4535704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

