Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Aug 22 01:17:06 2025


Cell Usage:
GTP_DFF_C                    45 uses
GTP_DFF_CE                   66 uses
GTP_DLATCH_C                 19 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     19 uses
GTP_LUT3                     16 uses
GTP_LUT4                     19 uses
GTP_LUT5                     14 uses
GTP_LUT6                     23 uses
GTP_LUT6CARRY                36 uses
GTP_LUT6D                    29 uses
GTP_MUX2LUT7                  7 uses
GTP_MUX2LUT8                  1 use

I/O ports: 17
GTP_INBUF                   2 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 158 of 66600 (0.24%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 158
Total Registers: 111 of 133200 (0.08%)
Total Latches: 19

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 17 of 300 (5.67%)


Overview of Control Sets:

Number of unique control sets : 64

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 58       | 0                 58
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 3        | 0                 3
  [6, 8)      | 2        | 0                 2
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 45
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                45
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                66
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             19
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led                             | 158     | 130     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 17     | 0         | 0          | 36            | 0            | 7            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + hc595_ctrl_inst               | 49      | 45      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + led_display_seg_ctrl_inst     | 62      | 42      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 5            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 led|clk                  1000.0000    {0.0000 500.0000}   Declared        111           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led|clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led|clk                     1.0000 MHz    430.1075 MHz      1000.0000         2.3250        997.675
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led|clk                led|clk                    997.675       0.000              0            157
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led|clk                led|clk                      0.686       0.000              0            157
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led|clk                led|clk                    997.036       0.000              0             38
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led|clk                led|clk                      1.229       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led|clk                                           499.800       0.000              0            111
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : cnt500ms[6]/CLK (GTP_DFF_C)
Endpoint    : cnt500ms[23]/D (GTP_DFF_C)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       cnt500ms[6]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       cnt500ms[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         cnt500ms[6]      
                                                                                   N384_14/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N384_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.608         _N979            
                                                                                   N384_inv/I4 (GTP_LUT6)
                                   td                    0.143       4.751 r       N384_inv/Z (GTP_LUT6)
                                   net (fanout=8)        0.541       5.292         N384_inv         
                                                                                   N16_0_22/I1 (GTP_LUT6CARRY)
                                   td                    0.159       5.451 f       N16_0_22/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.451         _N201            
                                                                                   N16_0_23/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.519 r       N16_0_23/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.519         N453[23]         
                                                                           r       cnt500ms[23]/D (GTP_DFF_C)

 Data arrival time                                                   5.519         Logic Levels: 3  
                                                                                   Logic: 0.724ns(33.848%), Route: 1.415ns(66.152%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       cnt500ms[23]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.675                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce_4/D (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=23)       0.620       4.203         sel[0]           
                                                                                   led_display_seg_ctrl_inst/N37_126/I0 (GTP_LUT6D)
                                   td                    0.147       4.350 r       led_display_seg_ctrl_inst/N37_126/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.735         led_display_seg_ctrl_inst/_N218
                                                                                   led_display_seg_ctrl_inst/N14058_3/I4 (GTP_LUT6D)
                                   td                    0.212       4.947 r       led_display_seg_ctrl_inst/N14058_3/Z5 (GTP_LUT6D)
                                   net (fanout=3)        0.467       5.414         led_display_seg_ctrl_inst/_N714
                                                                                   led_display_seg_ctrl_inst/N37_73[0]_inv/I2 (GTP_LUT5)
                                   td                    0.096       5.510 r       led_display_seg_ctrl_inst/N37_73[0]_inv/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.510         led_display_seg_ctrl_inst/N37 [0]
                                                                           r       led_display_seg_ctrl_inst/seg_ce_4/D (GTP_DFF_CE)

 Data arrival time                                                   5.510         Logic Levels: 3  
                                                                                   Logic: 0.658ns(30.892%), Route: 1.472ns(69.108%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_ce_4/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.684                          
====================================================================================================

====================================================================================================

Startpoint  : cnt500ms[6]/CLK (GTP_DFF_C)
Endpoint    : cnt500ms[6]/D (GTP_DFF_C)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       cnt500ms[6]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       cnt500ms[6]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       4.020         cnt500ms[6]      
                                                                                   N384_14/I0 (GTP_LUT6)
                                   td                    0.151       4.171 r       N384_14/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.608         _N979            
                                                                                   N384_inv/I4 (GTP_LUT6)
                                   td                    0.143       4.751 r       N384_inv/Z (GTP_LUT6)
                                   net (fanout=8)        0.541       5.292         N384_inv         
                                                                                   N453[0]/I2 (GTP_LUT6D)
                                   td                    0.212       5.504 r       N453[0]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       5.504         N453[6]          
                                                                           r       cnt500ms[6]/D (GTP_DFF_C)

 Data arrival time                                                   5.504         Logic Levels: 3  
                                                                                   Logic: 0.709ns(33.380%), Route: 1.415ns(66.620%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       cnt500ms[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.690                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=23)       0.620       4.203         sel[0]           
                                                                                   led_display_seg_ctrl_inst/N37_109[2]/I4 (GTP_LUT5)
                                   td                    0.149       4.352 r       led_display_seg_ctrl_inst/N37_109[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.352         led_display_seg_ctrl_inst/_N516
                                                                                   led_display_seg_ctrl_inst/N37_110[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       4.533 r       led_display_seg_ctrl_inst/N37_110[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       4.918         led_display_seg_ctrl_inst/_N521
                                                                                   led_display_seg_ctrl_inst/N37_112[2]/I5 (GTP_LUT6)
                                   td                    0.074       4.992 r       led_display_seg_ctrl_inst/N37_112[2]/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.459         led_display_seg_ctrl_inst/N37 [4]
                                                                                   led_display_seg_ctrl_inst/N15052_inv/I1 (GTP_LUT2)
                                   td                    0.224       5.683 r       led_display_seg_ctrl_inst/N15052_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.068         led_display_seg_ctrl_inst/N15052
                                                                           r       led_display_seg_ctrl_inst/seg_ce/C (GTP_DFF_CE)

 Data arrival time                                                   6.068         Logic Levels: 4  
                                                                                   Logic: 0.831ns(30.915%), Route: 1.857ns(69.085%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.036                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce_1/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=23)       0.620       4.203         sel[0]           
                                                                                   led_display_seg_ctrl_inst/N37_109[3]/I4 (GTP_LUT5)
                                   td                    0.149       4.352 r       led_display_seg_ctrl_inst/N37_109[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.352         led_display_seg_ctrl_inst/_N517
                                                                                   led_display_seg_ctrl_inst/N37_110[3]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       4.533 r       led_display_seg_ctrl_inst/N37_110[3]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       4.918         led_display_seg_ctrl_inst/_N522
                                                                                   led_display_seg_ctrl_inst/N37_112[3]/I5 (GTP_LUT6)
                                   td                    0.074       4.992 r       led_display_seg_ctrl_inst/N37_112[3]/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.459         led_display_seg_ctrl_inst/N37 [5]
                                                                                   led_display_seg_ctrl_inst/N15055_inv/I1 (GTP_LUT2)
                                   td                    0.224       5.683 r       led_display_seg_ctrl_inst/N15055_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.068         led_display_seg_ctrl_inst/N15055
                                                                           r       led_display_seg_ctrl_inst/seg_ce_1/C (GTP_DFF_CE)

 Data arrival time                                                   6.068         Logic Levels: 4  
                                                                                   Logic: 0.831ns(30.915%), Route: 1.857ns(69.085%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_ce_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.036                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : led_display_seg_ctrl_inst/seg_ce_2/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=23)       0.620       4.203         sel[0]           
                                                                                   led_display_seg_ctrl_inst/N37_109[1]/I4 (GTP_LUT5)
                                   td                    0.149       4.352 r       led_display_seg_ctrl_inst/N37_109[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.352         led_display_seg_ctrl_inst/_N515
                                                                                   led_display_seg_ctrl_inst/N37_110[1]/I0 (GTP_MUX2LUT7)
                                   td                    0.181       4.533 r       led_display_seg_ctrl_inst/N37_110[1]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       4.918         led_display_seg_ctrl_inst/_N520
                                                                                   led_display_seg_ctrl_inst/N37_112[1]/I5 (GTP_LUT6)
                                   td                    0.074       4.992 r       led_display_seg_ctrl_inst/N37_112[1]/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       5.459         led_display_seg_ctrl_inst/N37 [3]
                                                                                   led_display_seg_ctrl_inst/N15049_inv/I1 (GTP_LUT2)
                                   td                    0.224       5.683 r       led_display_seg_ctrl_inst/N15049_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       6.068         led_display_seg_ctrl_inst/N15049
                                                                           r       led_display_seg_ctrl_inst/seg_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   6.068         Logic Levels: 4  
                                                                                   Logic: 0.831ns(30.915%), Route: 1.857ns(69.085%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                          1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.036                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_4/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel_4/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_4/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N957            
                                                                                   hc595_ctrl_inst/N133_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N133_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N133
                                                                           f       hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_3/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N954            
                                                                                   hc595_ctrl_inst/N136_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N136_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N136
                                                                           f       hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_5/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)
Path Group  : led|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel_5/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_5/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N960            
                                                                                   hc595_ctrl_inst/N139_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N139_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N139
                                                                           f       hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led1_reg[1]/CLK (GTP_DFF_CE)
Endpoint    : led1[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led1_reg[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led1_reg[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_led2[0]       
                                                                                   led1_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led1_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led1[0]          
 led1[0]                                                                   r       led1[0] (port)   

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led1_reg[2]/CLK (GTP_DFF_CE)
Endpoint    : led1[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led1_reg[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led1_reg[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_led2[1]       
                                                                                   led1_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led1_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led1[1]          
 led1[1]                                                                   r       led1[1] (port)   

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led1_reg[3]/CLK (GTP_DFF_CE)
Endpoint    : led1[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led|clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=111)      2.420       3.380         nt_clk           
                                                                           r       led1_reg[3]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led1_reg[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_led2[2]       
                                                                                   led1_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led1_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led1[2]          
 led1[2]                                                                   r       led1[2] (port)   

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : cnt12[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=73)       1.634       2.495         N0_0             
                                                                           r       cnt12[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.495         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.509%), Route: 1.634ns(65.491%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : cnt12[1]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=73)       1.634       2.495         N0_0             
                                                                           r       cnt12[1]/C (GTP_DFF_CE)

 Data arrival time                                                   2.495         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.509%), Route: 1.634ns(65.491%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : cnt12[2]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=73)       1.634       2.495         N0_0             
                                                                           r       cnt12[2]/C (GTP_DFF_CE)

 Data arrival time                                                   2.495         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.509%), Route: 1.634ns(65.491%)
====================================================================================================

{led|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          cnt12[0]/CLK 
 499.800     500.000         0.200           Low Pulse Width                           cnt12[0]/CLK 
 499.800     500.000         0.200           High Pulse Width                          cnt12[1]/CLK 
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                               
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/compile/led_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/rtl/IO.fdc                                    
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/synthesize/led_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/synthesize/led_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/synthesize/led_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/synthesize/snr.db                  
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/show_1_led_matrix/matrix_led/synthesize/led.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 345 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:10s
