
---------- Begin Simulation Statistics ----------
final_tick                               2828060127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57037                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703184                       # Number of bytes of host memory used
host_op_rate                                    57204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45571.48                       # Real time elapsed on the host
host_tick_rate                               62057675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599263591                       # Number of instructions simulated
sim_ops                                    2606872523                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.828060                       # Number of seconds simulated
sim_ticks                                2828060127500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.244088                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              317395994                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           368020583                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21203560                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        498159470                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          47905054                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       48246085                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          341031                       # Number of indirect misses.
system.cpu0.branchPred.lookups              633824668                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032867                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801872                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14220380                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581757478                       # Number of branches committed
system.cpu0.commit.bw_lim_events             98292163                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      216388236                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379306569                       # Number of instructions committed
system.cpu0.commit.committedOps            2383113731                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4233738548                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562886                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.447315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3201139557     75.61%     75.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    590797479     13.95%     89.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    142861687      3.37%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    124576960      2.94%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     49036668      1.16%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15854838      0.37%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7150540      0.17%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4028656      0.10%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     98292163      2.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4233738548                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48957608                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306244288                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725982271                       # Number of loads committed
system.cpu0.commit.membars                    7608898                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608904      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329921745     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729784135     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290530522     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383113731                       # Class of committed instruction
system.cpu0.commit.refs                    1020314685                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379306569                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383113731                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.372954                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.372954                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            961124621                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6993122                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           312950969                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2630176782                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1473703474                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1799229508                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14248114                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             22703124                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22146170                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  633824668                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                469246595                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2745578045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9753719                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2673132239                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 703                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3612                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42463486                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.112261                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1503637629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         365301048                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.473457                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4270451887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873292                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2339989361     54.79%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1442467082     33.78%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               307157447      7.19%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               136244988      3.19%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21018609      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17917459      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1842582      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3808887      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5472      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4270451887                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       84                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      36                       # number of floating regfile writes
system.cpu0.idleCycles                     1375532995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14449108                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               606227047                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.455040                       # Inst execution rate
system.cpu0.iew.exec_refs                  1140201503                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 326473391                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              682551092                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            812523018                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811010                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6662060                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           330893318                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2599459865                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            813728112                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         14421878                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2569149948                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3009598                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             40066723                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14248114                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             48210957                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1356531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        72189223                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        21764                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        29962                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15283938                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     86540747                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     36560893                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         29962                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1553222                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12895886                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1142897539                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2542970829                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830361                       # average fanout of values written-back
system.cpu0.iew.wb_producers                949016994                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.450403                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2543159472                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3166390139                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1630546054                       # number of integer regfile writes
system.cpu0.ipc                              0.421416                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.421416                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612310      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1408053615     54.50%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19390500      0.75%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900775      0.23%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             13      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           819290105     31.71%     87.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          323324457     12.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            21      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2583571827                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                134                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           65                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   12993689                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005029                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2809958     21.63%     21.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10082      0.08%     21.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1590128     12.24%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               7777367     59.85%     93.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               806150      6.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2588953137                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9451309722                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2542970764                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2815834512                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2588039383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2583571827                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420482                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      216346049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           720627                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           970                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55417532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4270451887                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.868822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2458747099     57.58%     57.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1241101542     29.06%     86.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          448735735     10.51%     97.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74786903      1.75%     98.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27856512      0.65%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            9085617      0.21%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7807459      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1708941      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             622079      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4270451887                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.457595                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         55580493                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18921386                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           812523018                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          330893318                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5645984882                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11232964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              761309157                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525691403                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28782237                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1492905112                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              99456901                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               140458                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3233361202                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2621455323                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1690463172                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1799951585                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              72145869                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14248114                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            201795898                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               164771702                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               87                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3233361115                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        242021                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8919                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 85946063                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8908                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6734911159                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5235775222                       # The number of ROB writes
system.cpu0.timesIdled                       48505167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.699978                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27543156                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34558549                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2554400                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41608008                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3054526                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3074768                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20242                       # Number of indirect misses.
system.cpu1.branchPred.lookups               50513237                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112390                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801586                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1719208                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41145549                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10141081                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24939558                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219957022                       # Number of instructions committed
system.cpu1.commit.committedOps             223758792                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    894484892                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250154                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.067433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    813413439     90.94%     90.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     37718092      4.22%     95.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14215650      1.59%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8071557      0.90%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5237751      0.59%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3437885      0.38%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1620407      0.18%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       629030      0.07%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10141081      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    894484892                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482113                       # Number of function calls committed.
system.cpu1.commit.int_insts                213867016                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55665248                       # Number of loads committed
system.cpu1.commit.membars                    7603302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603302      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132573220     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59466834     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21555912      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223758792                       # Class of committed instruction
system.cpu1.commit.refs                      81022758                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219957022                       # Number of Instructions Simulated
system.cpu1.committedOps                    223758792                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.121864                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.121864                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            736902537                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               848127                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25792320                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             257555009                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39333703                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                110897416                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1721059                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2180633                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9969031                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   50513237                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 37217700                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    850497215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               602600                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     264918591                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5112502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055715                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45770279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30597682                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.292200                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         898823746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.298970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753729                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               727881603     80.98%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               111200317     12.37%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                38117022      4.24%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12473157      1.39%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3524228      0.39%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3994582      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632584      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           898823746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        7809176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1857136                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44416231                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.265544                       # Inst execution rate
system.cpu1.iew.exec_refs                    86263105                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26132017                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              600307151                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60626929                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802260                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1330926                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27084739                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          248682781                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             60131088                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1563165                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240750491                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2444515                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12667777                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1721059                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19825321                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       133439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3014501                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29452                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2317                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2457                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4961681                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1727229                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2317                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       399326                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1457810                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139630822                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238874065                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.811427                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113300240                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.263474                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238967672                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305983544                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167362038                       # number of integer regfile writes
system.cpu1.ipc                              0.242609                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242609                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603403      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145287801     59.96%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855355      0.35%     63.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704459      0.70%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64435145     26.59%     90.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22427481      9.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             242313656                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7307279                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030156                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1086963     14.88%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 19251      0.26%     15.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1452992     19.88%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4161073     56.94%     91.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               586996      8.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             242017516                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1391220877                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238874053                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        273608862                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 237277107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                242313656                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405674                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24923988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           462568                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           221                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12528928                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    898823746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.269590                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.756307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          749646348     83.40%     83.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97564461     10.85%     94.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30911224      3.44%     97.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7784685      0.87%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8714443      0.97%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1732460      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1488146      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             732088      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             249891      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      898823746                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.267268                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26328868                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4754236                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60626929                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27084739                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       906632922                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4749469552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              649861138                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156125200                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27425791                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43970047                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11214569                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               165148                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            325641964                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             254367044                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          178267855                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114300848                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              49316966                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1721059                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             88951145                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22142655                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       325641952                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19509                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53713723                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           647                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1133041953                       # The number of ROB reads
system.cpu1.rob.rob_writes                  501759593                       # The number of ROB writes
system.cpu1.timesIdled                         395906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24860631                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9423489                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47103418                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             239826                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8024938                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     39639975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      79156551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4168123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       223037                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    131091454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25086808                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    262169887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25309845                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           32763694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7898126                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31618344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              422                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6874966                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6874964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      32763696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    118795205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              118795205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3042354176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3042354176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          39640077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                39640077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            39640077                       # Request fanout histogram
system.membus.respLayer1.occupancy       208288060332                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        119041598362                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1123296900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1168564435.638842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       191000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2544109500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2822443643000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5616484500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    412883428                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       412883428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    412883428                       # number of overall hits
system.cpu0.icache.overall_hits::total      412883428                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56363166                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56363166                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56363166                       # number of overall misses
system.cpu0.icache.overall_misses::total     56363166                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1350609090496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1350609090496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1350609090496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1350609090496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    469246594                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    469246594                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    469246594                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    469246594                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120114                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120114                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120114                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120114                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23962.619319                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23962.619319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23962.619319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23962.619319                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2828                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.758621                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52344979                       # number of writebacks
system.cpu0.icache.writebacks::total         52344979                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      4018154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      4018154                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      4018154                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      4018154                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52345012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52345012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52345012                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52345012                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1249050679996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1249050679996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1249050679996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1249050679996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111551                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111551                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111551                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111551                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23861.885446                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23861.885446                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23861.885446                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23861.885446                       # average overall mshr miss latency
system.cpu0.icache.replacements              52344979                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    412883428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      412883428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56363166                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56363166                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1350609090496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1350609090496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    469246594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    469246594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120114                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120114                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23962.619319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23962.619319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      4018154                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      4018154                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52345012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52345012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1249050679996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1249050679996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111551                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111551                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23861.885446                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23861.885446                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          465228305                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52344979                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.887735                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        990838199                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       990838199                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    873612333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       873612333                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    873612333                       # number of overall hits
system.cpu0.dcache.overall_hits::total      873612333                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    139228924                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     139228924                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    139228924                       # number of overall misses
system.cpu0.dcache.overall_misses::total    139228924                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4373029211739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4373029211739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4373029211739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4373029211739                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1012841257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1012841257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1012841257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1012841257                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137464                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31408.913364                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31408.913364                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31408.913364                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31408.913364                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     57228488                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       292865                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2049168                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4805                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.927670                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.950052                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     73288069                       # number of writebacks
system.cpu0.dcache.writebacks::total         73288069                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     67405794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     67405794                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     67405794                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     67405794                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     71823130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     71823130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     71823130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     71823130                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1741448796303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1741448796303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1741448796303                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1741448796303                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.070913                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070913                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.070913                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070913                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24246.350671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24246.350671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24246.350671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24246.350671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              73288069                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    641824018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      641824018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     80492570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     80492570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2517367459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2517367459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    722316588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    722316588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31274.532041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31274.532041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28456098                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28456098                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     52036472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     52036472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1239257598000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1239257598000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23815.173288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23815.173288                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    231788315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     231788315                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     58736354                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     58736354                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1855661752239                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1855661752239                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290524669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290524669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.202173                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.202173                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31593.070149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31593.070149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     38949696                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     38949696                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19786658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19786658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 502191198303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 502191198303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25380.294050                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25380.294050                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16321500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16321500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5824.946467                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5824.946467                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       532000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       532000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002018                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002018                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       720500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       720500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026917                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026917                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4560.126582                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4560.126582                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       562500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       562500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026917                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026917                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3560.126582                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3560.126582                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330121                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131051252500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131051252500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89044.446037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89044.446037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129579501500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129579501500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88044.446037                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88044.446037                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996978                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          949246650                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         73294549                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.951122                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996978                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2106604473                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2106604473                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            44328934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            62262887                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              427634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              753728                       # number of demand (read+write) hits
system.l2.demand_hits::total                107773183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           44328934                       # number of overall hits
system.l2.overall_hits::.cpu0.data           62262887                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             427634                       # number of overall hits
system.l2.overall_hits::.cpu1.data             753728                       # number of overall hits
system.l2.overall_hits::total               107773183                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           8016078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11024314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4221868                       # number of demand (read+write) misses
system.l2.demand_misses::total               23293139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          8016078                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11024314                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30879                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4221868                       # number of overall misses
system.l2.overall_misses::total              23293139                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 696392951490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1071959676058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3145252994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 452471893545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2223969774087                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 696392951490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1071959676058                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3145252994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 452471893545                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2223969774087                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52345012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        73287201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          458513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4975596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            131066322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52345012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       73287201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         458513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4975596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           131066322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.153139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.150426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.067346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177720                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.153139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.150426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.067346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177720                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86874.522864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97235.952827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101857.346222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107173.387123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95477.461157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86874.522864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97235.952827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101857.346222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107173.387123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95477.461157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1795183                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     59417                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.213289                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16241436                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7898127                       # number of writebacks
system.l2.writebacks::total                   7898127                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         343611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          38933                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              382599                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        343611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         38933                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             382599                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      8016053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10680703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      4182935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22910540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      8016053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10680703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      4182935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17205718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         40116258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 616231142990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 940959168036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2835366994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 408119004835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1968144682855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 616231142990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 940959168036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2835366994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 408119004835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1667519662475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3635664345330                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.153139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.145738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.067281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.153139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.145738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.067281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76874.634311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88098.991989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91911.147655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97567.618152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85905.643553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76874.634311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88098.991989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91911.147655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97567.618152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96916.598451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90628.202295                       # average overall mshr miss latency
system.l2.replacements                       64102419                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     25228377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         25228377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     25228377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     25228377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    105251518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        105251518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    105251518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    105251518                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17205718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17205718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1667519662475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1667519662475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96916.598451                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96916.598451                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                133                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1218500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       560500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1779000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.972477                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.977941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11495.283019                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20759.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13375.939850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2122500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       534500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2657000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.972477                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.977941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20023.584906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19796.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19977.443609                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       219000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19909.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16839046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           332599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              17171645                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4417341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2603926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7021267                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 413919405385                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 275240730511                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  689160135896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     21256387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2936525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24192912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.207812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.290220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93703.294671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105702.209092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98153.244407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       136562                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11952                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           148514                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4280779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2591974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6872753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 360437185237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 248379081119                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 608816266356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.201388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84198.970617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95826.223997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88584.045776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      44328934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        427634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           44756568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      8016078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8046957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 696392951490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3145252994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 699538204484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52345012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       458513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52803525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.153139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.067346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.152394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86874.522864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101857.346222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86932.017219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      8016053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8046902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 616231142990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2835366994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 619066509984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.153139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.067281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76874.634311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91911.147655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76932.279029                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     45423841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       421129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45844970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6606973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1617942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8224915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 658040270673                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 177231163034                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 835271433707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     52030814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2039071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      54069885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.126982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99597.844682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109541.110271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101553.807390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       207049                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       234030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6399924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1590961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7990885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 580521982799                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 159739923716                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 740261906515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.123003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.147788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90707.636966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100404.675989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92638.288064                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           80                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                96                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          783                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             951                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16434934                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1319983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17754917                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          863                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          184                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.907300                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.913043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.908309                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20989.698595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7857.041667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18669.733964                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          209                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          232                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          719                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11477947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3044468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14522415                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.665122                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.788043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.686724                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19996.423345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20996.331034                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20198.073713                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                   277891832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  64102744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.335100                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.272519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.570282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.417314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.815309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.888334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.551133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.232630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2156482408                       # Number of tag accesses
system.l2.tags.data_accesses               2156482408                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     513027328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     683814528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1974336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     267727744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1070330304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2536874240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    513027328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1974336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     515001664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    505480064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       505480064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        8016052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10684602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        4183246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16723911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            39638660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7898126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7898126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        181406089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        241796319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           698124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94668335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    378468015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             897036882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    181406089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       698124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        182104213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178737382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178737382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178737382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       181406089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       241796319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          698124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94668335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    378468015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1075774265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7013985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   8016052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9722947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   4069328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16417958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020054978250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       428011                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       428011                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            68676948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6606439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    39638661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7898126                       # Number of write requests accepted
system.mem_ctrls.readBursts                  39638661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7898126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1381527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                884141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1280147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1273988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1297101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1436959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6642249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7378142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1602610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1385921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1366317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1336468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1322612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2152332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2409708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1882878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1283279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4206423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            402729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            415596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            434868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            462062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            458493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            454103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            430919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           518127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           528791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           416422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           429796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409588                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1442267810872                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               191285670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2159589073372                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37699.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56449.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 26003853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4269874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              39638661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7898126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16438867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4076396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2106233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1746492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1476715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1282647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1187767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1114801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1029960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  975849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1195753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2156819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1078153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 716644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 621518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 507926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 364886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 160615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  51903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 186321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 357227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 408903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 422831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 424286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 425308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 425960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 429014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 433615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 445711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 433691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 434174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 427252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 421503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 420457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 422942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  22289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  17913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  15724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14997358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.190623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.893592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.903698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9940531     66.28%     66.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2264132     15.10%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       580428      3.87%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       371099      2.47%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       259116      1.73%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       156832      1.05%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       299492      2.00%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       195698      1.30%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       930030      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14997358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       428011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.383490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.083486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    893.033617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       428006    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        428011                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       428011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           360144     84.14%     84.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7469      1.75%     85.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            37559      8.78%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14314      3.34%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5141      1.20%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1887      0.44%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              841      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              360      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              167      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               58      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        428011                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2448456576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                88417728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               448893056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2536874304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            505480064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       865.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    897.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2828060068000                       # Total gap between requests
system.mem_ctrls.avgGap                      59492.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    513027328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    622268608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1974336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    260436992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1050749312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    448893056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 181406089.287611871958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 220033726.280807286501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 698123.770708266180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92090330.565293118358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 371544190.939412772655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158728257.449328213930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      8016052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10684603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      4183246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16723911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7898126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 285786669432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 507811788334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1533189797                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 235149378221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1129308047588                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 68259691645619                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35651.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47527.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49699.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56212.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67526.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8642517.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34621938540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18401985360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        113954521380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18842242500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     223244623680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1210223436270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      66839563680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1686128311410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.213742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 161052055905                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  94435120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2572572951595                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          72459219000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          38512988250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        159201415380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17770597380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     223244623680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1245033663450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37525688160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1793748195300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.268055                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81577140754                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  94435120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2652047866746                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27933744705.882355                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   131876306536.060074                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     92.94%     92.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.35%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1018567430000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   453691827500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2374368300000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36751069                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36751069                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36751069                       # number of overall hits
system.cpu1.icache.overall_hits::total       36751069                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       466631                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        466631                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       466631                       # number of overall misses
system.cpu1.icache.overall_misses::total       466631                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9281185000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9281185000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9281185000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9281185000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     37217700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     37217700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     37217700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     37217700                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012538                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012538                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012538                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012538                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19889.773718                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19889.773718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19889.773718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19889.773718                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       458481                       # number of writebacks
system.cpu1.icache.writebacks::total           458481                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8118                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8118                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       458513                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       458513                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       458513                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       458513                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8618879000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8618879000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8618879000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8618879000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012320                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012320                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012320                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012320                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18797.458305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18797.458305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18797.458305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18797.458305                       # average overall mshr miss latency
system.cpu1.icache.replacements                458481                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36751069                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36751069                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       466631                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       466631                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9281185000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9281185000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     37217700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     37217700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19889.773718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19889.773718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       458513                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       458513                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8618879000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8618879000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18797.458305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18797.458305                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989459                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           37048546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           458481                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.807157                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375423000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74893913                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74893913                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62073523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62073523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62073523                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62073523                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16098861                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16098861                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16098861                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16098861                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1642270387738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1642270387738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1642270387738                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1642270387738                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78172384                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78172384                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78172384                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78172384                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205941                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205941                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205941                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205941                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102011.588754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102011.588754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102011.588754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102011.588754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10935010                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       703031                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           137607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7094                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.465507                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.102199                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4975767                       # number of writebacks
system.cpu1.dcache.writebacks::total          4975767                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12479691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12479691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12479691                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12479691                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3619170                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3619170                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3619170                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3619170                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 351330545936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 351330545936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 351330545936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 351330545936                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046297                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97074.894502                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97074.894502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97074.894502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97074.894502                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4975767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47515053                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47515053                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9101871                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9101871                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 793488337500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 793488337500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56616924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56616924                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160762                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87178.596302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87178.596302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7062482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7062482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2039389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2039389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 186328854500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 186328854500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91365.038499                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91365.038499                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14558470                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14558470                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6996990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6996990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 848782050238                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 848782050238                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21555460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21555460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324604                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324604                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121306.740504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121306.740504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5417209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5417209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1579781                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1579781                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 165001691436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 165001691436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073289                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073289                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104445.927275                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104445.927275                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7229000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7229000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329854                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329854                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45753.164557                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45753.164557                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       682500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       682500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5986.842105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5986.842105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       569500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       569500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245690                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245690                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4995.614035                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4995.614035                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438278                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438278                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363308                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363308                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121390761000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121390761000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358616                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358616                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89041.332553                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89041.332553                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363308                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363308                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 120027453000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 120027453000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358616                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358616                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88041.332553                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88041.332553                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.636287                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69492461                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4982337                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.947764                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375434500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.636287                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168932192                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168932192                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2828060127500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         106874184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33126504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    105838912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        56204292                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31276708                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            694                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24205241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24205239                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52803525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     54070660                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1047                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1047                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157035002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    219871370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1375507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14934245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             393216124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6700159360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9380822016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     58687616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    636891776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16776560768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        95392933                       # Total snoops (count)
system.tol2bus.snoopTraffic                 506328704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        226471078                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              196979720     86.98%     86.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29268321     12.92%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 223037      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          226471078                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       262162563075                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      109946887683                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79052020849                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7476809816                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         687981076                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           231456                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4788788920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109799                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760204                       # Number of bytes of host memory used
host_op_rate                                   110410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31310.62                       # Real time elapsed on the host
host_tick_rate                               62621840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437862190                       # Number of instructions simulated
sim_ops                                    3457019870                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.960729                       # Number of seconds simulated
sim_ticks                                1960728792500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.911360                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54638025                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58806614                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9003934                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120861306                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1651566                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2054775                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          403209                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131459984                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       235777                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        288903                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7926853                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  71022429                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25355880                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12398343                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      204230357                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           416071440                       # Number of instructions committed
system.cpu0.commit.committedOps             422009374                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2764122300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.152674                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.902830                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2635002422     95.33%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     54523845      1.97%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12964451      0.47%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22678067      0.82%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5326820      0.19%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2286375      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3954849      0.14%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2029591      0.07%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25355880      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2764122300                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     52970                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2898534                       # Number of function calls committed.
system.cpu0.commit.int_insts                408669408                       # Number of committed integer instructions.
system.cpu0.commit.loads                    143550352                       # Number of loads committed
system.cpu0.commit.membars                    9008684                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9020876      2.14%      2.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238181942     56.44%     58.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5734156      1.36%     59.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859196      0.68%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          8128      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         24385      0.01%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          4064      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         4098      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143831073     34.08%     94.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      22329161      5.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         8182      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         4097      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        422009374                       # Class of committed instruction
system.cpu0.commit.refs                     166172513                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  416071440                       # Number of Instructions Simulated
system.cpu0.committedOps                    422009374                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.030456                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.030456                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2408401786                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1087811                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43657294                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             674823697                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               162697474                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                192437063                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7984952                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2625771                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24420885                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131459984                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 37328195                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2606879786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1495463                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        15996                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     817830647                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4546                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        15283                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18128904                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039345                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         179962097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56289591                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244768                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2795942160                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.295883                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.852805                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2347683226     83.97%     83.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               273630165      9.79%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59428257      2.13%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51189979      1.83%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52998358      1.90%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5926848      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  480877      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  132907      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4471543      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2795942160                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    45011                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   32686                       # number of floating regfile writes
system.cpu0.idleCycles                      545301308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8379326                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83829168                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.175703                       # Inst execution rate
system.cpu0.iew.exec_refs                   270369600                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  23558993                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               59354336                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            226407128                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4687890                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1604020                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25375930                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620461019                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            246810607                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5215495                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587067180                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                583399                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            747124481                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7984952                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            746581512                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     11007881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          547030                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6294                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6306                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          639                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82856776                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2753780                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6306                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3884562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4494764                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                462114645                       # num instructions consuming a value
system.cpu0.iew.wb_count                    527273708                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766505                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354212975                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157808                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     529135612                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               765002684                       # number of integer regfile reads
system.cpu0.int_regfile_writes              417984979                       # number of integer regfile writes
system.cpu0.ipc                              0.124526                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124526                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9078401      1.53%      1.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            298315161     50.37%     51.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8144186      1.38%     53.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2859928      0.48%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               8128      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              24385      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             33      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               4064      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              4098      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           250438721     42.28%     96.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           23393097      3.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           8280      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          4168      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             592282674                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  53185                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             106365                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        53095                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             53420                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8111579                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013695                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2228780     27.48%     27.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6572      0.08%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    563      0.01%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5499380     67.80%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               376279      4.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591262667                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3990295057                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    527220613                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        818863405                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 604317760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                592282674                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16143259                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198451729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1782334                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3744916                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    119912165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2795942160                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.211837                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.727489                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2483151130     88.81%     88.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          165011558      5.90%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76794327      2.75%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33149419      1.19%     98.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23597782      0.84%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7865964      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4788835      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             884913      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             698232      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2795942160                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.177264                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14525518                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1883391                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           226407128                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25375930                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 115784                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 40691                       # number of misc regfile writes
system.cpu0.numCycles                      3341243468                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   580214822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              826846170                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            324247145                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11832940                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               178666075                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             590571297                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               978455                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            851222168                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637193568                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          504925749                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                198640601                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19562487                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7984952                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            618638935                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               180678671                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            45041                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       851177127                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     965165427                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4396209                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                132035702                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4483219                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3364516831                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1284314091                       # The number of ROB writes
system.cpu0.timesIdled                        5770026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                54726                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.510873                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55141032                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            59604920                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          8988645                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        120733374                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2033395                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2444194                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          410799                       # Number of indirect misses.
system.cpu1.branchPred.lookups              131700543                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       311778                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        276918                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          7975692                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72104373                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25508073                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11749472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202777183                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           422527159                       # Number of instructions committed
system.cpu1.commit.committedOps             428137973                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2703871724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.158343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.916002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2571521802     95.11%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56221485      2.08%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13995240      0.52%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22821370      0.84%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5544284      0.21%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2359635      0.09%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3876842      0.14%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2022993      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25508073      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2703871724                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    111354                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3576631                       # Number of function calls committed.
system.cpu1.commit.int_insts                415455065                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144136007                       # Number of loads committed
system.cpu1.commit.membars                    8504807                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8530493      1.99%      1.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       243197640     56.80%     58.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5676960      1.33%     60.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2744095      0.64%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         17124      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         51372      0.01%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8562      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8562      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      144395769     33.73%     94.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23481662      5.48%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        17156      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8578      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        428137973                       # Class of committed instruction
system.cpu1.commit.refs                     167903165                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  422527159                       # Number of Instructions Simulated
system.cpu1.committedOps                    428137973                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.995839                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.995839                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2322830295                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1023262                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44234714                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             679141988                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               181978826                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                198517822                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8052200                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2357418                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             24207869                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  131700543                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 38575992                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2524924629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1629262                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        24554                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     820168011                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3883                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        14729                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18134960                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038982                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         201551737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57174427                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.242764                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2735587012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303085                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860085                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2284476846     83.51%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               276627615     10.11%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                59831132      2.19%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50775535      1.86%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53006058      1.94%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5728552      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  558103      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  181575      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4401596      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2735587012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    94246                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   68543                       # number of floating regfile writes
system.cpu1.idleCycles                      642872075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8419601                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                84787973                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.175304                       # Inst execution rate
system.cpu1.iew.exec_refs                   271775606                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  24730723                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               59454307                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226529277                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4470943                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1692398                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26485631                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          625170949                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            247044883                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5331712                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            592257544                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                591389                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            743368298                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8052200                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            742835447                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10982700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          880374                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6597                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6114                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          515                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82393270                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2718473                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6114                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3943752                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4475849                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460068832                       # num instructions consuming a value
system.cpu1.iew.wb_count                    532484642                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768520                       # average fanout of values written-back
system.cpu1.iew.wb_producers                353572191                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.157612                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     534372919                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               771927291                       # number of integer regfile reads
system.cpu1.int_regfile_writes              421703113                       # number of integer regfile writes
system.cpu1.ipc                              0.125065                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125065                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8606331      1.44%      1.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            302751685     50.66%     52.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8085075      1.35%     53.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2746257      0.46%     53.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     53.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              17124      0.00%     53.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              51372      0.01%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              9      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8562      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8562      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     53.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250707788     41.95%     95.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24580687      4.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17192      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8609      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             597589256                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 111433                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             222866                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       111391                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            111520                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8312976                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013911                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2286178     27.50%     27.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8811      0.11%     27.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1740      0.02%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5583004     67.16%     94.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               433243      5.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             597184468                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3940630281                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    532373251                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        822096536                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 609880669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                597589256                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15290280                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      197032976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1774647                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3540808                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119404494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2735587012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.218450                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.738962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2419931914     88.46%     88.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          167475165      6.12%     94.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76456068      2.79%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33248842      1.22%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23866556      0.87%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8081701      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4847596      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             938236      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             740934      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2735587012                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.176882                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13783791                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1720100                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226529277                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26485631                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 201543                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 85620                       # number of misc regfile writes
system.cpu1.numCycles                      3378459087                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   542906150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              822510551                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            328799831                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11855439                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               197709870                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             586368651                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               977573                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            857732900                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             642103246                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          508554592                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                204780027                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18193856                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8052200                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            612820291                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               179754761                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            94270                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       857638630                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     889714073                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4192238                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                129782098                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4274149                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3308589274                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1293554962                       # The number of ROB writes
system.cpu1.timesIdled                        6558023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         26098501                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             11432722                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            51098718                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             174157                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10365370                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     84036867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     165365533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5864239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2734212                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77806527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     64876507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155695203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       67610719                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           76891765                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17297093                       # Transaction distribution
system.membus.trans_dist::WritebackClean          209                       # Transaction distribution
system.membus.trans_dist::CleanEvict         64058570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           184047                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         106681                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6802714                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6798343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      76891763                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    249055627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              249055627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6463194240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6463194240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225703                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          84009647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                84009647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            84009647                       # Request fanout histogram
system.membus.respLayer1.occupancy       444565176277                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        255041208290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              34470                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        17235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16832957.847404                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   90115837.147904                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        17235    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4074641000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          17235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1670612764000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 290116028500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31750739                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31750739                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31750739                       # number of overall hits
system.cpu0.icache.overall_hits::total       31750739                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5577430                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5577430                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5577430                       # number of overall misses
system.cpu0.icache.overall_misses::total      5577430                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 407038497491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 407038497491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 407038497491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 407038497491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     37328169                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     37328169                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     37328169                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     37328169                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72979.579751                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72979.579751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72979.579751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72979.579751                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       337005                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             5774                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.365951                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      5180167                       # number of writebacks
system.cpu0.icache.writebacks::total          5180167                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       395984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       395984                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       395984                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       395984                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      5181446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5181446                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      5181446                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5181446                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 376382288511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 376382288511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 376382288511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 376382288511                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138808                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72640.395849                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72640.395849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72640.395849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72640.395849                       # average overall mshr miss latency
system.cpu0.icache.replacements               5180167                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31750739                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31750739                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5577430                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5577430                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 407038497491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 407038497491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     37328169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     37328169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72979.579751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72979.579751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       395984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       395984                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      5181446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5181446                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 376382288511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 376382288511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72640.395849                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72640.395849                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996247                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36932319                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5181478                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.127758                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996247                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999883                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         79837784                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        79837784                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    145467871                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       145467871                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    145467871                       # number of overall hits
system.cpu0.dcache.overall_hits::total      145467871                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71821072                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71821072                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71821072                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71821072                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6437745823640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6437745823640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6437745823640                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6437745823640                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    217288943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    217288943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    217288943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    217288943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.330533                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.330533                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.330533                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.330533                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89635.891590                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89635.891590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89635.891590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89635.891590                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    778243581                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       273796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12196470                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4006                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.808920                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.346480                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33243577                       # number of writebacks
system.cpu0.dcache.writebacks::total         33243577                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38426946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38426946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38426946                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38426946                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33394126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33394126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33394126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33394126                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3289928320020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3289928320020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3289928320020                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3289928320020                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.153685                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.153685                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.153685                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.153685                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98518.174125                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98518.174125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98518.174125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98518.174125                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33243525                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    134452226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      134452226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63537297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63537297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5712798339500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5712798339500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197989523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197989523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320912                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320912                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89912.517674                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89912.517674                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34082697                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34082697                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29454600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29454600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2909020473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2909020473500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98762.857873                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98762.857873                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     11015645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11015645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8283775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8283775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 724947484140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 724947484140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     19299420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19299420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.429224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.429224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87514.144715                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87514.144715                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4344249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4344249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3939526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3939526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 380907846520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 380907846520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.204127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.204127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96688.750505                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96688.750505                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2978372                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2978372                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       108429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       108429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5050522500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5050522500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3086801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3086801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.035127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.035127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46579.074786                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46579.074786                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        65718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        65718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        42711                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        42711                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1316690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1316690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013837                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30827.901477                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30827.901477                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2974253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2974253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        58649                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        58649                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    675935500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    675935500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3032902                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3032902                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019338                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019338                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11525.098467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11525.098467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        58457                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        58457                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    617594500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    617594500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.019274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019274                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10564.936620                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10564.936620                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2850000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2850000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2734000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2734000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       175696                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         175696                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       113207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       113207                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3880957888                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3880957888                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       288903                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       288903                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.391851                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.391851                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34281.960373                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34281.960373                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       113200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       113200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3767704888                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3767704888                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.391827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.391827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33283.612085                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33283.612085                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.872910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          185241484                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33441784                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.539223                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.872910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        480836850                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       480836850                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1267706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3663402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1323375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3815937                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10070420                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1267706                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3663402                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1323375                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3815937                       # number of overall hits
system.l2.overall_hits::total                10070420                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3913461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29505392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4694166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29074593                       # number of demand (read+write) misses
system.l2.demand_misses::total               67187612                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3913461                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29505392                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4694166                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29074593                       # number of overall misses
system.l2.overall_misses::total              67187612                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 353899941713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3190282810192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 415902234059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3145190192456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7105275178420                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 353899941713                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3190282810192                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 415902234059                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3145190192456                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7105275178420                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         5181167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33168794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6017541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32890530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77258032                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        5181167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33168794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6017541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32890530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77258032                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.755324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.889553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.780080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869652                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.755324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.889553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.780080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869652                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90431.447180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108125.416879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88599.813909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108176.585394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105752.756601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90431.447180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108125.416879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88599.813909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108176.585394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105752.756601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4139716                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    172833                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.952116                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16756968                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17297053                       # number of writebacks
system.l2.writebacks::total                  17297053                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          14498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         410170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          12739                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         392522                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              829929                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         14498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        410170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         12739                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        392522                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             829929                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3898963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29095222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4681427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28682071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          66357683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3898963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29095222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4681427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28682071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17597663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         83955346                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 313923535322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2870799143921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 368220414648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2831473683237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6384416777128                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 313923535322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2870799143921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 368220414648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2831473683237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1731232315093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8115649092221                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.752526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.877187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.777963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.872046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.752526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.877187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.777963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.872046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.086688                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80514.622817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98669.092263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78655.592546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98719.289944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96212.171500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80514.622817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98669.092263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78655.592546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98719.289944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98378.535553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96666.257468                       # average overall mshr miss latency
system.l2.replacements                      148139464                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19485856                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19485856                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           39                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             39                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19485895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19485895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53338715                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53338715                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          209                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            209                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53338924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53338924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          209                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          209                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17597663                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17597663                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1731232315093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1731232315093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98378.535553                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98378.535553                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12637                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5773                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18410                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         26078                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         19573                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              45651                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     88220000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     74115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    162335000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        38715                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        25346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            64061                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.673589                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.772232                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.712618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3382.928139                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3786.593777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3556.000964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          196                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           91                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             287                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25882                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        19482                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         45364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    533898496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    397598497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    931496993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.668526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.768642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.708138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20628.177730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20408.505133                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20533.837250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5800                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1423                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7223                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        13215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         9645                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            22860                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     28368500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     22930000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     51298500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        19015                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        11068                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          30083                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.694978                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.871431                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.759898                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2146.689368                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2377.397615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2244.028871                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          126                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          117                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           243                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        13089                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         9528                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        22617                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    268751877                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    196438964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    465190841                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.688351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.860860                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.751820                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20532.651616                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20617.019731                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20568.193881                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           283976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           308225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                592201                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3610278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3478728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7089006                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 373282278973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 357744284141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  731026563114                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3894254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3786953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7681207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.927078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.918609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103394.331122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102837.670591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103121.165804                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       152807                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       144643                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           297450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3457471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3334085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6791556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 327473064104                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 313973951630                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 641447015734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.887839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.880414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94714.623522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94170.949940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94447.725342                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1267706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1323375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2591081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3913461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4694166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8607627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 353899941713                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 415902234059                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 769802175772                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      5181167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6017541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11198708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.755324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.780080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.768627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90431.447180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88599.813909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89432.566696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        14498                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        12739                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         27237                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3898963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4681427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8580390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 313923535322                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 368220414648                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 682143949970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.752526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.777963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80514.622817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78655.592546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79500.343221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3379426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3507712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6887138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25895114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25595865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51490979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2817000531219                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2787445908315                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5604446439534                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29274540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29103577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58378117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.884561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108785.021422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108902.196051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108843.268246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       257363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       247879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       505242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25637751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25347986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50985737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2543326079817                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2517499731607                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5060825811424                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.870958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99202.386349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99317.544660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99259.638268                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4356                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1810                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6166                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        13298                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        12513                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           25811                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     54585429                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     52868439                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    107453868                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        17654                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        14323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         31977                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.753257                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.873630                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.807174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  4104.784855                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4225.081036                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4163.103638                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          686                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          700                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1386                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12612                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        11813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24425                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    245011917                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    231030414                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    476042331                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714399                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.824757                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.763830                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19426.888440                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19557.302463                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19489.962375                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999184                       # Cycle average of tags in use
system.l2.tags.total_refs                   166624026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 148147065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.124720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.724813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.905767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.315446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.829337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.212510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.011310                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.667575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.028583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.172052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1349820353                       # Number of tag accesses
system.l2.tags.data_accesses               1349820353                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     249533696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1862785024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     299611328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1836328896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1107907840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5356166784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    249533696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    299611328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     549145024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1107013952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1107013952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3898964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29106016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4681427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28692639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17311060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            83690106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17297093                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17297093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        127265789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        950047264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        152806104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        936554256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    565048998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2731722411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    127265789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    152806104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        280071893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564593102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564593102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564593102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       127265789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       950047264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       152806104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       936554256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    565048998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3296315513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16903286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3898908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28544772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4681401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28182324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17259625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000287070750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1046264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1046264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           139805030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15910400                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    83690105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17297302                       # Number of write requests accepted
system.mem_ctrls.readBursts                  83690105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17297302                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1123075                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                394016                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3006705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3229292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5214692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3787883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3630900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7749326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6581524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6580391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5355999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5338910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5302585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6936892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4635541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4018594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7827384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3370412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            758918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            907680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1663725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            974361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            745843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1243003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1264498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            871049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            874547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            835057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1030044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1293391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1230054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           928667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1627741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           654711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3261888212008                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               412835150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4810020024508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39505.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58255.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 40872147                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9148835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              83690105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17297302                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15310589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14930336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13435555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10945608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7636468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4842040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3095380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2143793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1586899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1375792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1488258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2265997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1178400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 738276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 600901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 474329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 326697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 159725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  23834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  50251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 451538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 785760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 971315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1054494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1085262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1094260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1096030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1101441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1111921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1140366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1106074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1098687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1088287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1079456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1071357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1071547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  88310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  31275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  24439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  20571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  18040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  16743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     61                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49449330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.739851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.508195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.766146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34174158     69.11%     69.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10085064     20.39%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1978343      4.00%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1014692      2.05%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       593676      1.20%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       358389      0.72%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       235599      0.48%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       167428      0.34%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       841981      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49449330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1046264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.915980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.705804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.602475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         123492     11.80%     11.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        395436     37.80%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        259301     24.78%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       125153     11.96%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        59862      5.72%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        32216      3.08%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        19584      1.87%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        12783      1.22%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7844      0.75%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         4480      0.43%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2471      0.24%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1544      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          838      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          439      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          278      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          189      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          117      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           82      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           41      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           36      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           23      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1046264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1046264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.155855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.656820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           977396     93.42%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            15479      1.48%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27687      2.65%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15096      1.44%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7628      0.73%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1969      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              645      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              249      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               91      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1046264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5284289920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                71876800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1081810496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5356166720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1107027328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2695.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2731.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1960728784000                       # Total gap between requests
system.mem_ctrls.avgGap                      19415.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    249530112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1826865408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    299609664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1803668736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1104616000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1081810496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 127263960.704040095210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 931727740.719653844833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 152805255.446872293949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 919897103.005386710167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 563370112.289509773254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 551738975.904287338257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3898964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29106015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4681427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28692639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17311060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17297302                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 152170091660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1664010340068                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 174149368480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1641557074399                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1178133149901                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49192246537181                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39028.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57170.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37200.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57211.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68056.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2843925.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182963785200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97247561895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        305494303380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        44235386640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154778030160.007751                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     883953419610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8538029280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1677210516165.082031                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        855.401585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14872441804                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65472940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1880383410696                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         170104480980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          90412645455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        284034290820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        43999781940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154778030160.007751                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     886514342400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6381462720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1636225034475.082031                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        834.498397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9205960456                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65472940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1886049892044                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              40324                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        20163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13465724.172990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   126040051.566504                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        20163    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   7238835000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          20163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1689219396000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 271509396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32133102                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32133102                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32133102                       # number of overall hits
system.cpu1.icache.overall_hits::total       32133102                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6442881                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6442881                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6442881                       # number of overall misses
system.cpu1.icache.overall_misses::total      6442881                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 474404672489                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 474404672489                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 474404672489                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 474404672489                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     38575983                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     38575983                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     38575983                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     38575983                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.167018                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.167018                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.167018                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.167018                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73632.381615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73632.381615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73632.381615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73632.381615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       558441                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5987                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.275597                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6016684                       # number of writebacks
system.cpu1.icache.writebacks::total          6016684                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       425195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       425195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       425195                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       425195                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6017686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6017686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6017686                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6017686                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 440419939517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 440419939517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 440419939517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 440419939517                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.155996                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.155996                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.155996                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.155996                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73187.590632                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73187.590632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73187.590632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73187.590632                       # average overall mshr miss latency
system.cpu1.icache.replacements               6016684                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32133102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32133102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6442881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6442881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 474404672489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 474404672489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     38575983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     38575983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.167018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.167018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73632.381615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73632.381615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       425195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       425195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6017686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6017686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 440419939517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 440419939517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.155996                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.155996                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73187.590632                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73187.590632                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994022                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38311824                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6017718                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.366504                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994022                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         83169652                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        83169652                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147097908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147097908                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147097908                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147097908                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71540492                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71540492                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71540492                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71540492                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6355508215020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6355508215020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6355508215020                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6355508215020                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218638400                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218638400                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218638400                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218638400                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.327209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.327209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.327209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.327209                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88837.915946                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88837.915946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88837.915946                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88837.915946                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    774602196                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       282776                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12156235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3992                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.720568                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.835671                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33011493                       # number of writebacks
system.cpu1.dcache.writebacks::total         33011493                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38427960                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38427960                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38427960                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38427960                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33112532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33112532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33112532                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33112532                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3242747991822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3242747991822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3242747991822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3242747991822                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151449                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151449                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151449                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97931.139540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97931.139540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97931.139540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97931.139540                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33011490                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134731510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134731510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63285603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63285603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5654087360500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5654087360500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198017113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198017113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.319597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.319597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89342.395308                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89342.395308                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34015475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34015475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29270128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29270128                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2876585557500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2876585557500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98277.177247                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98277.177247                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12366398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12366398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8254889                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8254889                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 701420854520                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 701420854520                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     20621287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20621287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400309                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400309                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84970.355691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84970.355691                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4412485                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4412485                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3842404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3842404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 366162434322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 366162434322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.186332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.186332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95295.141875                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95295.141875                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2795166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2795166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       139394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       139394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7803650500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7803650500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2934560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2934560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55982.685768                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55982.685768                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        51329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        51329                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        88065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        88065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5310698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5310698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030010                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030010                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60304.297962                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60304.297962                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2810314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2810314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        55852                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        55852                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    518615500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    518615500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2866166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2866166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9285.531404                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9285.531404                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        55793                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        55793                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    462984500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    462984500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019466                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019466                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8298.254261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8298.254261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2342000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2342000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2180000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       176063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         176063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3501652471                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3501652471                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       276918                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       276918                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.364205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.364205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34719.671519                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34719.671519                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          500                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          500                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100355                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100355                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3383612971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3383612971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.362400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.362400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33716.436361                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33716.436361                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.879660                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186271833                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33208133                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.609223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.879660                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996239                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996239                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        482640192                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       482640192                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1960728792500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70054402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36782948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57965970                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       130842444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31421777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          201503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        113972                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         315475                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7762386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7762388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11199131                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58855270                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        31977                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        31977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     15542780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100096316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     18051911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99309562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233000569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    663125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4250391616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    770190400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4217728128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9901435584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       180341669                       # Total snoops (count)
system.tol2bus.snoopTraffic                1142791488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        257769940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.296832                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              183991742     71.38%     71.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1               71042245     27.56%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2735737      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    216      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          257769940                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155338191358                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50252679035                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7782365539                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49896429160                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9036481544                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            46539                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
