Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: vgaText_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgaText_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgaText_top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : vgaText_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/commonPak.vhd" in Library work.
Architecture commonpak of Entity commonpak is up to date.
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" in Library work.
Architecture behavioral of Entity basicblockram is up to date.
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/fontROM.vhd" in Library work.
Architecture behavioral of Entity fontrom is up to date.
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/BlockRamArbiter.vhd" in Library work.
Architecture behavioral of Entity blockramarbiter is up to date.
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" in Library work.
Architecture behavioral of Entity text_line is up to date.
Compiling vhdl file "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/vgaText_top.vhd" in Library work.
Entity <vgatext_top> compiled.
Entity <vgatext_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgaText_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <blockRamArbiter> in library <work> (architecture <Behavioral>) with generics.
	numPorts = 3

Analyzing hierarchy for entity <text_line> in library <work> (architecture <Behavioral>) with generics.
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 38

Analyzing hierarchy for entity <text_line> in library <work> (architecture <Behavioral>) with generics.
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 71

Analyzing hierarchy for entity <text_line> in library <work> (architecture <Behavioral>) with generics.
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 10

Analyzing hierarchy for entity <fontROM> in library <work> (architecture <Behavioral>) with generics.
	addrWidth = 11
	dataWidth = 8

Analyzing hierarchy for entity <basicBlockRAM> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8
	numElements = 608

Analyzing hierarchy for entity <basicBlockRAM> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8
	numElements = 1136

Analyzing hierarchy for entity <basicBlockRAM> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8
	numElements = 160


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgaText_top> in library <work> (Architecture <behavioral>).
Entity <vgaText_top> analyzed. Unit <vgaText_top> generated.

Analyzing generic Entity <blockRamArbiter> in library <work> (Architecture <Behavioral>).
	numPorts = 3
Entity <blockRamArbiter> analyzed. Unit <blockRamArbiter> generated.

Analyzing generic Entity <fontROM> in library <work> (Architecture <Behavioral>).
	addrWidth = 11
	dataWidth = 8
Entity <fontROM> analyzed. Unit <fontROM> generated.

Analyzing generic Entity <text_line.1> in library <work> (Architecture <Behavioral>).
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 38
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 193: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 251: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <inArbiterPort.writeRequest> in unit <text_line.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inArbiterPort.writeData> in unit <text_line.1> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <text_line.1> analyzed. Unit <text_line.1> generated.

Analyzing generic Entity <basicBlockRAM.1> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
	numElements = 608
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <basicBlockRAM.1> analyzed. Unit <basicBlockRAM.1> generated.

Analyzing generic Entity <text_line.2> in library <work> (Architecture <Behavioral>).
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 71
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 193: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 251: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <inArbiterPort.writeRequest> in unit <text_line.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inArbiterPort.writeData> in unit <text_line.2> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <text_line.2> analyzed. Unit <text_line.2> generated.

Analyzing generic Entity <basicBlockRAM.2> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
	numElements = 1136
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <basicBlockRAM.2> analyzed. Unit <basicBlockRAM.2> generated.

Analyzing generic Entity <text_line.3> in library <work> (Architecture <Behavioral>).
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 10
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 193: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd" line 251: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <inArbiterPort.writeRequest> in unit <text_line.3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <inArbiterPort.writeData> in unit <text_line.3> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <text_line.3> analyzed. Unit <text_line.3> generated.

Analyzing generic Entity <basicBlockRAM.3> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
	numElements = 160
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <basicBlockRAM.3> analyzed. Unit <basicBlockRAM.3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fontROM>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/fontROM.vhd".
    Found 2048x8-bit single-port RAM <Mram_ROM> for signal <ROM>.
    Found 8-bit register for signal <dataOutA>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <fontROM> synthesized.


Synthesizing Unit <basicBlockRAM_1>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd".
WARNING:Xst:647 - Input <addrA<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 608x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <dataOutA>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <basicBlockRAM_1> synthesized.


Synthesizing Unit <basicBlockRAM_2>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd".
WARNING:Xst:647 - Input <addrA<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1136x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <dataOutA>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <basicBlockRAM_2> synthesized.


Synthesizing Unit <basicBlockRAM_3>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/basicBlockRAM.vhd".
WARNING:Xst:647 - Input <addrA<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 160x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <dataOutA>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <basicBlockRAM_3> synthesized.


Synthesizing Unit <blockRamArbiter>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/BlockRamArbiter.vhd".
    Found finite state machine <FSM_0> for signal <currState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <outPortArray<1>.dataWaiting<0>>.
    Found 1-bit register for signal <outPortArray<2>.dataWritten<0>>.
    Found 8-bit register for signal <outPortArray<2>.data>.
    Found 8-bit register for signal <outPortArray<1>.data>.
    Found 8-bit register for signal <outPortArray<0>.data>.
    Found 1-bit register for signal <outPortArray<0>.dataWaiting<0>>.
    Found 1-bit register for signal <outPortArray<1>.dataWritten<0>>.
    Found 1-bit register for signal <outPortArray<2>.dataWaiting<0>>.
    Found 1-bit register for signal <outPortArray<0>.dataWritten<0>>.
    Found 1-bit 3-to-1 multiplexer for signal <$mux0000> created at line 104.
    Found 1-bit 3-to-1 multiplexer for signal <$mux0001> created at line 119.
    Found 11-bit register for signal <addrReg>.
    Found 11-bit 3-to-1 multiplexer for signal <addrReg$mux0000> created at line 110.
    Found 2-bit register for signal <currPortIndex>.
    Found 32-bit comparator less for signal <currPortIndex$cmp_lt0000> created at line 213.
    Found 32-bit comparator greatequal for signal <currState$cmp_ge0000> created at line 213.
    Found 8-bit register for signal <dataInReg>.
    Found 2-bit comparator less for signal <nextPortIndex$cmp_gt0000> created at line 197.
    Found 2-bit comparator less for signal <nextPortIndex$cmp_gt0001> created at line 197.
    Found 3-bit comparator lessequal for signal <nextPortIndex$cmp_le0000> created at line 195.
    Found 2-bit comparator greatequal for signal <nextPortIndex$cmp_le0001> created at line 197.
    Found 2-bit comparator greatequal for signal <nextPortIndex$cmp_le0002> created at line 197.
    Found 1-bit register for signal <writeEnableReg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  52 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <blockRamArbiter> synthesized.


Synthesizing Unit <text_line_1>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd".
WARNING:Xst:647 - Input <outArbiterPort.dataWritten<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 38x8-bit ROM for signal <RGBBuffer$mux0000> created at line 251.
    Found 1-bit register for signal <inArbiterPort.dataRequest<0>>.
    Found 11-bit register for signal <inArbiterPort.addr>.
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit subtractor for signal <$sub0000> created at line 262.
    Found 8-bit register for signal <bRam_dataInReg>.
    Found 1-bit 8-to-1 multiplexer for signal <bRam_dataOutReg$mux0000> created at line 250.
    Found 1-bit register for signal <bRam_writeEnableReg>.
    Found 32-bit adder for signal <colorMap$add0000>.
    Found 32-bit adder for signal <colorMap$addsub0000>.
    Found 32-bit subtractor for signal <colorMap$sub0000> created at line 251.
    Found 4-bit register for signal <curr_addr>.
    Found 4-bit adder for signal <curr_addr$addsub0000> created at line 188.
    Found 4-bit adder carry out for signal <curr_addr$addsub0001> created at line 162.
    Found 5-bit comparator greater for signal <curr_addr$cmp_gt0000> created at line 162.
    Found 6-bit register for signal <curr_char>.
    Found 6-bit adder for signal <curr_char$add0000> created at line 164.
    Found 6-bit comparator greater for signal <curr_char$cmp_gt0000> created at line 169.
    Found 1-bit register for signal <dataSetUp<0>>.
    Found 6-bit comparator lessequal for signal <dataSetUp_0$cmp_le0000> created at line 169.
    Found 5-bit comparator lessequal for signal <dataSetUp_0$cmp_le0001> created at line 162.
    Found 11-bit register for signal <drawing_bRam_addrReg>.
    Found 11-bit register for signal <initMem_bRam_addrReg>.
    Found 6-bit subtractor for signal <initMem_bRam_addrReg$sub0000> created at line 154.
    Found 32-bit comparator greatequal for signal <inX$cmp_ge0000> created at line 227.
    Found 32-bit comparator less for signal <inX$cmp_lt0000> created at line 227.
    Found 32-bit comparator greatequal for signal <inY$cmp_ge0000> created at line 237.
    Found 32-bit comparator less for signal <inY$cmp_lt0000> created at line 237.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Found 4-bit adder for signal <next_bRam_addr$addsub0000> created at line 265.
    Found 32-bit comparator less for signal <next_bRam_addr$cmp_lt0000> created at line 262.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0000> created at line 263.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0001> created at line 265.
    Found 1-bit register for signal <nextData<0>>.
    Found 1-bit register for signal <pixelBuffer<0>>.
    Found 8-bit register for signal <RGBBuffer>.
    Found 32-bit adder for signal <sub0000$addsub0000> created at line 262.
    Summary:
	inferred   1 ROM(s).
	inferred  64 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_line_1> synthesized.


Synthesizing Unit <text_line_2>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd".
WARNING:Xst:647 - Input <outArbiterPort.dataWritten<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 71x8-bit ROM for signal <RGBBuffer$mux0000> created at line 251.
    Found 1-bit register for signal <inArbiterPort.dataRequest<0>>.
    Found 11-bit register for signal <inArbiterPort.addr>.
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit subtractor for signal <$sub0000> created at line 262.
    Found 8-bit register for signal <bRam_dataInReg>.
    Found 1-bit 8-to-1 multiplexer for signal <bRam_dataOutReg$mux0000> created at line 250.
    Found 1-bit register for signal <bRam_writeEnableReg>.
    Found 32-bit adder for signal <colorMap$add0000>.
    Found 32-bit adder for signal <colorMap$addsub0000>.
    Found 32-bit subtractor for signal <colorMap$sub0000> created at line 251.
    Found 4-bit register for signal <curr_addr>.
    Found 4-bit adder for signal <curr_addr$addsub0000> created at line 188.
    Found 4-bit adder carry out for signal <curr_addr$addsub0001> created at line 162.
    Found 5-bit comparator greater for signal <curr_addr$cmp_gt0000> created at line 162.
    Found 7-bit register for signal <curr_char>.
    Found 7-bit adder for signal <curr_char$add0000> created at line 164.
    Found 7-bit comparator greater for signal <curr_char$cmp_gt0000> created at line 169.
    Found 1-bit register for signal <dataSetUp<0>>.
    Found 7-bit comparator lessequal for signal <dataSetUp_0$cmp_le0000> created at line 169.
    Found 5-bit comparator lessequal for signal <dataSetUp_0$cmp_le0001> created at line 162.
    Found 12-bit register for signal <drawing_bRam_addrReg>.
    Found 12-bit register for signal <initMem_bRam_addrReg>.
    Found 7-bit subtractor for signal <initMem_bRam_addrReg$sub0000> created at line 154.
    Found 32-bit comparator greatequal for signal <inX$cmp_ge0000> created at line 227.
    Found 32-bit comparator less for signal <inX$cmp_lt0000> created at line 227.
    Found 32-bit comparator greatequal for signal <inY$cmp_ge0000> created at line 237.
    Found 32-bit comparator less for signal <inY$cmp_lt0000> created at line 237.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Found 4-bit adder for signal <next_bRam_addr$addsub0000> created at line 265.
    Found 32-bit comparator less for signal <next_bRam_addr$cmp_lt0000> created at line 262.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0000> created at line 263.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0001> created at line 265.
    Found 1-bit register for signal <nextData<0>>.
    Found 1-bit register for signal <pixelBuffer<0>>.
    Found 8-bit register for signal <RGBBuffer>.
    Found 32-bit adder for signal <sub0000$addsub0000> created at line 262.
    Summary:
	inferred   1 ROM(s).
	inferred  67 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_line_2> synthesized.


Synthesizing Unit <text_line_3>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/text_line.vhd".
WARNING:Xst:647 - Input <outArbiterPort.dataWritten<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10x8-bit ROM for signal <RGBBuffer$mux0000> created at line 251.
    Found 1-bit register for signal <inArbiterPort.dataRequest<0>>.
    Found 11-bit register for signal <inArbiterPort.addr>.
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit subtractor for signal <$sub0000> created at line 262.
    Found 8-bit register for signal <bRam_dataInReg>.
    Found 1-bit 8-to-1 multiplexer for signal <bRam_dataOutReg$mux0000> created at line 250.
    Found 1-bit register for signal <bRam_writeEnableReg>.
    Found 32-bit adder for signal <colorMap$add0000>.
    Found 32-bit adder for signal <colorMap$addsub0000>.
    Found 32-bit subtractor for signal <colorMap$sub0000> created at line 251.
    Found 4-bit register for signal <curr_addr>.
    Found 4-bit adder for signal <curr_addr$addsub0000> created at line 188.
    Found 4-bit adder carry out for signal <curr_addr$addsub0001> created at line 162.
    Found 5-bit comparator greater for signal <curr_addr$cmp_gt0000> created at line 162.
    Found 4-bit register for signal <curr_char>.
    Found 4-bit adder for signal <curr_char$add0000> created at line 164.
    Found 4-bit comparator greater for signal <curr_char$cmp_gt0000> created at line 169.
    Found 1-bit register for signal <dataSetUp<0>>.
    Found 4-bit comparator lessequal for signal <dataSetUp_0$cmp_le0000> created at line 169.
    Found 5-bit comparator lessequal for signal <dataSetUp_0$cmp_le0001> created at line 162.
    Found 9-bit register for signal <drawing_bRam_addrReg>.
    Found 9-bit register for signal <initMem_bRam_addrReg>.
    Found 4-bit subtractor for signal <initMem_bRam_addrReg$sub0000> created at line 154.
    Found 32-bit comparator greatequal for signal <inX$cmp_ge0000> created at line 227.
    Found 32-bit comparator less for signal <inX$cmp_lt0000> created at line 227.
    Found 32-bit comparator greatequal for signal <inY$cmp_ge0000> created at line 237.
    Found 32-bit comparator less for signal <inY$cmp_lt0000> created at line 237.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Found 4-bit adder for signal <next_bRam_addr$addsub0000> created at line 265.
    Found 32-bit comparator less for signal <next_bRam_addr$cmp_lt0000> created at line 262.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0000> created at line 263.
    Found 4-bit subtractor for signal <next_bRam_addr$sub0001> created at line 265.
    Found 1-bit register for signal <nextData<0>>.
    Found 1-bit register for signal <pixelBuffer<0>>.
    Found 8-bit register for signal <RGBBuffer>.
    Found 32-bit adder for signal <sub0000$addsub0000> created at line 262.
    Summary:
	inferred   1 ROM(s).
	inferred  58 D-type flip-flop(s).
	inferred  14 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_line_3> synthesized.


Synthesizing Unit <vgaText_top>.
    Related source file is "/home/satyarth/Documents/VHDL/FP-V-GA-Text-master/vgaText/vgaText_top.vhd".
WARNING:Xst:653 - Signal <prescaler> is used but never assigned. This sourceless signal will be automatically connected to value 00000000010111110101111000010000.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 3-bit register for signal <Red>.
    Found 3-bit register for signal <Green>.
    Found 2-bit register for signal <Blue>.
    Found 1-bit register for signal <divide_by_2>.
    Found 32-bit comparator less for signal <Green$cmp_lt0000> created at line 209.
    Found 32-bit comparator less for signal <Green$cmp_lt0001> created at line 209.
    Found 32-bit up counter for signal <hCount>.
    Found 32-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 201.
    Found 32-bit comparator less for signal <hsync$cmp_lt0000> created at line 201.
    Found 8-bit register for signal <led_reg>.
    Found 32-bit comparator greatequal for signal <led_reg$cmp_ge0001> created at line 277.
    Found 32-bit register for signal <nextHCount>.
    Found 32-bit adder for signal <nextHCount$addsub0000> created at line 190.
    Found 32-bit register for signal <nextVCount>.
    Found 32-bit adder for signal <nextVCount$addsub0000> created at line 187.
    Found 32-bit register for signal <prescalerCount>.
    Found 32-bit adder for signal <prescalerCount$add0000> created at line 287.
    Found 32-bit comparator greatequal for signal <prescalerCount$cmp_ge0000> created at line 277.
    Found 32-bit comparator greatequal for signal <rgbDrawColor$cmp_ge0000> created at line 229.
    Found 32-bit comparator greatequal for signal <rgbDrawColor$cmp_ge0001> created at line 220.
    Found 32-bit comparator greater for signal <rgbDrawColor$cmp_gt0000> created at line 230.
    Found 32-bit comparator greater for signal <rgbDrawColor$cmp_gt0001> created at line 221.
    Found 32-bit comparator lessequal for signal <rgbDrawColor$cmp_le0000> created at line 230.
    Found 32-bit comparator lessequal for signal <rgbDrawColor$cmp_le0001> created at line 221.
    Found 32-bit comparator less for signal <rgbDrawColor$cmp_lt0000> created at line 229.
    Found 32-bit comparator less for signal <rgbDrawColor$cmp_lt0001> created at line 220.
    Found 32-bit up counter for signal <vCount>.
    Found 32-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 195.
    Found 32-bit comparator less for signal <vsync$cmp_lt0000> created at line 195.
    Summary:
	inferred   2 Counter(s).
	inferred 115 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <vgaText_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1136x8-bit single-port RAM                            : 1
 160x8-bit single-port RAM                             : 1
 2048x8-bit single-port RAM                            : 1
 608x8-bit single-port RAM                             : 1
# ROMs                                                 : 3
 10x8-bit ROM                                          : 1
 38x8-bit ROM                                          : 1
 71x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 45
 32-bit adder                                          : 18
 32-bit subtractor                                     : 6
 4-bit adder                                           : 7
 4-bit adder carry out                                 : 3
 4-bit subtractor                                      : 7
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 113
 1-bit register                                        : 81
 11-bit register                                       : 5
 12-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 2
 32-bit register                                       : 3
 4-bit register                                        : 4
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
 9-bit register                                        : 1
# Comparators                                          : 50
 2-bit comparator greatequal                           : 2
 2-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 13
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 16
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 3
 11-bit 3-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fontLibraryArbiter/currState/FSM> on signal <currState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <textDrawElement> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <textDrawElement> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <textDrawElement> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <textDrawElement> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <textDrawElement3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <textDrawElement3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <textDrawElement3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <textDrawElement3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <textDrawElement2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <textDrawElement2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <textDrawElement2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <textDrawElement2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
WARNING:Xst:1293 - FF/Latch <dataInReg_0> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_1> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_2> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_3> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_4> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_5> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_6> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dataInReg_7> has a constant value of 0 in block <fontLibraryArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <initMem_bRam_addrReg_10> of sequential type is unconnected in block <textDrawElement>.
WARNING:Xst:2677 - Node <initMem_bRam_addrReg_11> of sequential type is unconnected in block <textDrawElement3>.
WARNING:Xst:2677 - Node <initMem_bRam_addrReg_8> of sequential type is unconnected in block <textDrawElement2>.

Synthesizing (advanced) Unit <basicBlockRAM_1>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 608-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <writeEnableA>  | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dataInA>       |          |
    |     doA            | connected to signal <dataOutA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <basicBlockRAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <basicBlockRAM_2>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1136-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <writeEnableA>  | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dataInA>       |          |
    |     doA            | connected to signal <dataOutA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <basicBlockRAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <basicBlockRAM_3>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 160-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clkA>          | rise     |
    |     weA            | connected to signal <writeEnableA>  | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dataInA>       |          |
    |     doA            | connected to signal <dataOutA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <basicBlockRAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <blockRamArbiter>.
INFO:Xst:3226 - The RAM <blockRam/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <blockRam/dataOutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeEnableReg> | high     |
    |     addrA          | connected to signal <addrReg>       |          |
    |     diA            | connected to signal <dataInReg>     |          |
    |     doA            | connected to signal <dataOutReg>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <blockRamArbiter> synthesized (advanced).

Synthesizing (advanced) Unit <text_line_1>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_RGBBuffer_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <text_line_1> synthesized (advanced).

Synthesizing (advanced) Unit <text_line_2>.
INFO:Xst:3044 - The ROM <Mrom_RGBBuffer_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <RGBBuffer>.
INFO:Xst:3225 - The RAM <Mrom_RGBBuffer_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 71-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <RGBBuffer_not0001> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RGBBuffer>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_line_2> synthesized (advanced).

Synthesizing (advanced) Unit <text_line_3>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_RGBBuffer_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <text_line_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1136x8-bit single-port block RAM                      : 1
 160x8-bit single-port block RAM                       : 1
 2048x8-bit single-port block RAM                      : 1
 608x8-bit single-port block RAM                       : 1
 71x8-bit single-port block RAM                        : 1
# ROMs                                                 : 2
 10x8-bit ROM                                          : 1
 38x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 45
 10-bit adder                                          : 1
 32-bit adder                                          : 12
 32-bit subtractor                                     : 6
 4-bit adder                                           : 8
 4-bit adder carry out                                 : 3
 4-bit subtractor                                      : 7
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 350
 Flip-Flops                                            : 350
# Comparators                                          : 50
 2-bit comparator greatequal                           : 2
 2-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 13
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 16
 32-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 3
 11-bit 3-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <initMem_bRam_addrReg_10> has a constant value of 0 in block <text_line_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <initMem_bRam_addrReg_11> has a constant value of 0 in block <text_line_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <initMem_bRam_addrReg_8> has a constant value of 0 in block <text_line_3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <text_line_1> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <text_line_1> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <text_line_1> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <text_line_1> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <text_line_2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <text_line_2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <text_line_2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <text_line_2> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_2> in Unit <text_line_3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_2> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_1> in Unit <text_line_3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_1> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_0> in Unit <text_line_3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_0> 
INFO:Xst:2261 - The FF/Latch <inArbiterPort.addr_3> in Unit <text_line_3> is equivalent to the following FF/Latch, which will be removed : <curr_addr_3> 
WARNING:Xst:2677 - Node <drawing_bRam_addrReg_10> of sequential type is unconnected in block <text_line_1>.
WARNING:Xst:2677 - Node <drawing_bRam_addrReg_11> of sequential type is unconnected in block <text_line_2>.
WARNING:Xst:2677 - Node <drawing_bRam_addrReg_8> of sequential type is unconnected in block <text_line_3>.
INFO:Xst:2261 - The FF/Latch <RGBBuffer_0> in Unit <text_line_1> is equivalent to the following 7 FFs/Latches, which will be removed : <RGBBuffer_1> <RGBBuffer_2> <RGBBuffer_3> <RGBBuffer_4> <RGBBuffer_5> <RGBBuffer_6> <RGBBuffer_7> 
INFO:Xst:2261 - The FF/Latch <RGBBuffer_0> in Unit <text_line_3> is equivalent to the following 7 FFs/Latches, which will be removed : <RGBBuffer_1> <RGBBuffer_2> <RGBBuffer_3> <RGBBuffer_4> <RGBBuffer_5> <RGBBuffer_6> <RGBBuffer_7> 

Optimizing unit <vgaText_top> ...

Optimizing unit <blockRamArbiter> ...

Optimizing unit <text_line_1> ...

Optimizing unit <text_line_2> ...

Optimizing unit <text_line_3> ...
WARNING:Xst:1293 - FF/Latch <fontLibraryArbiter/dataInReg_7> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_6> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_5> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_4> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_3> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_2> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_1> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fontLibraryArbiter/dataInReg_0> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fontLibraryArbiter/outPortArray<2>.dataWritten_0> of sequential type is unconnected in block <vgaText_top>.
WARNING:Xst:2677 - Node <fontLibraryArbiter/outPortArray<1>.dataWritten_0> of sequential type is unconnected in block <vgaText_top>.
WARNING:Xst:2677 - Node <fontLibraryArbiter/outPortArray<0>.dataWritten_0> of sequential type is unconnected in block <vgaText_top>.
WARNING:Xst:1293 - FF/Latch <fontLibraryArbiter/writeEnableReg> has a constant value of 0 in block <vgaText_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgaText_top, actual ratio is 35.
FlipFlop nextHCount_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 371
 Flip-Flops                                            : 371

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgaText_top.ngr
Top Level Output File Name         : vgaText_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 3149
#      GND                         : 1
#      INV                         : 434
#      LUT1                        : 276
#      LUT2                        : 165
#      LUT2_D                      : 1
#      LUT3                        : 190
#      LUT3_D                      : 9
#      LUT3_L                      : 8
#      LUT4                        : 454
#      LUT4_D                      : 13
#      LUT4_L                      : 14
#      MUXCY                       : 960
#      MUXF5                       : 49
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 566
# FlipFlops/Latches                : 371
#      FDE                         : 13
#      FDR                         : 35
#      FDRE                        : 289
#      FDRS                        : 6
#      FDRSE                       : 6
#      FDSE                        : 22
# RAMS                             : 5
#      RAMB16_S9                   : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      820  out of   2448    33%  
 Number of Slice Flip Flops:            371  out of   4896     7%  
 Number of 4 input LUTs:               1564  out of   4896    31%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     92    21%  
 Number of BRAMs:                         5  out of     12    41%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 376   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.937ns (Maximum Frequency: 55.751MHz)
   Minimum input arrival time before clock: 5.628ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.937ns (frequency: 55.751MHz)
  Total number of paths / destination ports: 15812016 / 840
-------------------------------------------------------------------------
Delay:               17.937ns (Levels of Logic = 42)
  Source:            nextHCount_1 (FF)
  Destination:       textDrawElement/drawing_bRam_addrReg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: nextHCount_1 to textDrawElement/drawing_bRam_addrReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.591   1.158  nextHCount_1 (nextHCount_1)
     LUT1:I0->O            1   0.704   0.000  textDrawElement/Madd_sub0000_addsub0000_cy<1>_rt (textDrawElement/Madd_sub0000_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  textDrawElement/Madd_sub0000_addsub0000_cy<1> (textDrawElement/Madd_sub0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd_sub0000_addsub0000_cy<2> (textDrawElement/Madd_sub0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd_sub0000_addsub0000_cy<3> (textDrawElement/Madd_sub0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd_sub0000_addsub0000_cy<4> (textDrawElement/Madd_sub0000_addsub0000_cy<4>)
     XORCY:CI->O           1   0.804   0.595  textDrawElement/Madd_sub0000_addsub0000_xor<5> (textDrawElement/sub0000_addsub0000<5>)
     LUT1:I0->O            1   0.704   0.000  textDrawElement/Msub__sub0000_cy<5>_rt (textDrawElement/Msub__sub0000_cy<5>_rt)
     MUXCY:S->O            1   0.464   0.000  textDrawElement/Msub__sub0000_cy<5> (textDrawElement/Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Msub__sub0000_cy<6> (textDrawElement/Msub__sub0000_cy<6>)
     XORCY:CI->O           3   0.804   0.531  textDrawElement/Msub__sub0000_xor<7> (textDrawElement/_sub0000<7>)
     INV:I->O              1   0.704   0.000  textDrawElement/Madd__not0000<7>1_INV_0 (textDrawElement/Madd__not0000<7>)
     MUXCY:S->O            1   0.464   0.000  textDrawElement/Madd__add0000_cy<7> (textDrawElement/Madd__add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<8> (textDrawElement/Madd__add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<9> (textDrawElement/Madd__add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<10> (textDrawElement/Madd__add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<11> (textDrawElement/Madd__add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<12> (textDrawElement/Madd__add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<13> (textDrawElement/Madd__add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<14> (textDrawElement/Madd__add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<15> (textDrawElement/Madd__add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<16> (textDrawElement/Madd__add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<17> (textDrawElement/Madd__add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<18> (textDrawElement/Madd__add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<19> (textDrawElement/Madd__add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<20> (textDrawElement/Madd__add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<21> (textDrawElement/Madd__add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<22> (textDrawElement/Madd__add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<23> (textDrawElement/Madd__add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<24> (textDrawElement/Madd__add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<25> (textDrawElement/Madd__add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<26> (textDrawElement/Madd__add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Madd__add0000_cy<27> (textDrawElement/Madd__add0000_cy<27>)
     XORCY:CI->O           1   0.804   0.420  textDrawElement/Madd__add0000_xor<28> (textDrawElement/_add0000<28>)
     INV:I->O              1   0.704   0.000  textDrawElement/mux0000_not0000<25>1_INV_0 (textDrawElement/mux0000_not0000<25>)
     MUXCY:S->O            1   0.464   0.000  textDrawElement/Madd_mux0000_addsub0000_cy<25> (textDrawElement/Madd_mux0000_addsub0000_cy<25>)
     XORCY:CI->O           1   0.804   0.595  textDrawElement/Madd_mux0000_addsub0000_xor<26> (textDrawElement/mux0000_addsub0000<26>)
     LUT3:I0->O            1   0.704   0.424  textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_lut<8>_SW1 (N132)
     LUT4:I3->O            1   0.704   0.000  textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_lut<8> (textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_lut<8>)
     MUXCY:S->O            1   0.464   0.000  textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<8> (textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<9> (textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<9>)
     MUXCY:CI->O          10   0.459   0.917  textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<10> (textDrawElement/Mcompar_next_bRam_addr_cmp_lt0000_cy<10>)
     LUT3:I2->O            1   0.704   0.000  textDrawElement/drawing_bRam_addrReg_0_mux00002 (textDrawElement/drawing_bRam_addrReg_0_mux0000)
     FDRE:D                    0.308          textDrawElement/drawing_bRam_addrReg_0
    ----------------------------------------
    Total                     17.937ns (13.297ns logic, 4.640ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 407 / 407
-------------------------------------------------------------------------
Offset:              5.628ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       hCount_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to hCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           338   1.218   1.534  reset_IBUF (hCount_cst)
     LUT2:I0->O           30   0.704   1.262  Mcount_hCount_val301 (Mcount_hCount_val)
     FDRE:R                    0.911          hCount_0
    ----------------------------------------
    Total                      5.628ns (2.833ns logic, 2.795ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            led_reg_6 (FF)
  Destination:       Led<6> (PAD)
  Source Clock:      clk rising

  Data Path: led_reg_6 to Led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.531  led_reg_6 (led_reg_6)
     OBUF:I->O                 3.272          Led_6_OBUF (Led<6>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.10 secs
 
--> 


Total memory usage is 565028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   46 (   0 filtered)

