//
// Verilog format test patterns produced by Tessent Shell 2022.4
// Filename       : ./tsdb_outdir/patterns/firebird7_in_gate2.patterns_signoff/ICLNetwork.v.0.vec
// Idstamp        : 2022.4:ec94:6099:0:0000
// Date           : Sun Oct 29 14:53:44 2023
//
// Format of broadside vector:
//   PI_bits PO_bits MASK_bits Increment_bit Timeplate_bits(1) PatType_bits(3)
//   VecType_bits(4)
//   Increment_bit  - indicates when to increment pattern count
//   Timeplate_bits - encodes timeplate number to use
//   PatType_bits   - encodes pattern type
//   VecType_bits   - encodes vector type

// Scan test block

// Pattern 0 Cycle 0 Timestamp 0 ns 
000000000000000000000000000001000110000
 // Start Pattern (0) MSG
// Pattern_set firebird7_in 
000000000000000000000000000101000110000
// + System reset 
// Simulation Cycle 0  Timestamp 0 ns
0001000000001X0Z10101011
0001100000001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
000110101100101Z10101011
000000000000000000000000001001110110000
000110101100101Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 10  Timestamp 1000 ns
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100111Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
000110101000111Z10101011
000000000000000000000000001001110110000
000110101000111Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 20  Timestamp 2000 ns
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000000001101010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
0000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
// Simulation Cycle 30  Timestamp 3000 ns
000110101100101Z10101011
000000000000000000000000001001110110000
000110101100101Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100111Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
// Simulation Cycle 40  Timestamp 4000 ns
000110101000111Z10101011
000000000000000000000000001001110110000
000110101000111Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 50  Timestamp 5000 ns
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000010001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
100110101100101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 60  Timestamp 6000 ns
100110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_1_1 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101100101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101000111Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000010001010110000
// Simulation Cycle 70  Timestamp 7000 ns
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
100110101000111Z10101011
000000000000000000000000001010010110000
100110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000010011010110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 24:24    R 24:24   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 23:23    R 23:23   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 22:22    R 22:22   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 21:21    R 21:21   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 20:20    R 20:20   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 19:19    R 19:19   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 18:18    R 18:18   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W 15: 2    R 15: 2   firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1_1_1_11001111000011_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_00000000000000_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000010011100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1 
000000000000000000000000010011110110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0], load value = 11001111000011 
000000000000000000000000010100000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 80  Timestamp 8000 ns
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010100010110000
100110101100101Z10101011
000000000000000000000000010100100110000
100110101000101Z10101011
000000000000000000000000010100110110000
100110101000101Z10101011
000000000000000000000000010101000110000
100110101000101Z10101011
000000000000000000000000010101010110000
100110101000101Z10101011
000000000000000000000000010101100110000
100110101100101Z10101011
000000000000000000000000010101110110000
100110101100101Z10101011
000000000000000000000000010110000110000
// Simulation Cycle 90  Timestamp 9000 ns
100110101100101Z10101011
000000000000000000000000010110010110000
100110101100101Z10101011
000000000000000000000000010110100110000
100110101000101Z10101011
000000000000000000000000010110110110000
100110101000101Z10101011
000000000000000000000000010111000110000
100110101100101Z10101011
000000000000000000000000010111010110000
100110101100101Z10101011
000000000000000000000000010111100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101100101Z10101011
000000000000000000000000010001010110000
100110101100101Z10101011
000000000000000000000000001001100110000
// Simulation Cycle 100  Timestamp 10000 ns
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000010111110110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1 
000000000000000000000000011000000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0], expected value = 11001111000011 
000000000000000000000000011000010110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 24:24    R 24:24   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 23:23    R 23:23   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 22:22    R 22:22   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 21:21    R 21:21   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 20:20    R 20:20   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 19:19    R 19:19   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 18:18    R 18:18   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W 15: 2    R 15: 2   firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_1_00000000000000_0_1 
// Unloading: 0_0_0_1_1_1_1_1_1_11001111000011_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
// Simulation Cycle 110  Timestamp 11000 ns
100110101000111Z10101011
000000000000000000000000010100010110000
100110101000111Z10101011
000000000000000000000000010100100110000
100110101000101Z10101011
000000000000000000000000010100110110000
100110101000101Z10101011
000000000000000000000000010101000110000
100110101000101Z10101011
000000000000000000000000010101010110000
100110101000101Z10101011
000000000000000000000000010101100110000
100110101000111Z10101011
000000000000000000000000010101110110000
100110101000111Z10101011
000000000000000000000000010110000110000
100110101000111Z10101011
000000000000000000000000010110010110000
100110101000111Z10101011
000000000000000000000000010110100110000
// Simulation Cycle 120  Timestamp 12000 ns
100110101000101Z10101011
000000000000000000000000010110110110000
100110101000101Z10101011
000000000000000000000000010111000110000
100110101000111Z10101011
000000000000000000000000010111010110000
100110101000111Z10101011
000000000000000000000000010111100110000
100110101100111Z10101011
000000000000000000000000010000110110000
100110101000111Z10101011
000000000000000000000000010001000110000
100110101000111Z10101011
000000000000000000000000010001010110000
100110101000111Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 130  Timestamp 13000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011000100110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  6: 5    R  6: 5   firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0] 
//        W  4: 3    R  4: 3   firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_0_0_1_1_1_01_10_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_XX_XX_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0 
000000000000000000000000011000110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000011001000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000010011100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1 
000000000000000000000000010011110110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0], load value = 01 
000000000000000000000000011001010110000
//   firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0], load value = 10 
000000000000000000000000011001100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
// Simulation Cycle 140  Timestamp 14000 ns
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
100110101100101Z10101011
000000000000000000000000010001000110000
100110101100101Z10101011
000000000000000000000000010001010110000
100110101100101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 150  Timestamp 15000 ns
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0 
000000000000000000000000011001110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000011010000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000010111110110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1 
000000000000000000000000011000000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0], expected value = 01 
000000000000000000000000011010010110000
//   firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0], expected value = 10 
000000000000000000000000011010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  6: 5    R  6: 5   firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0] 
//        W  4: 3    R  4: 3   firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_1_00_00_0_0_1 
// Unloading: 1_0_0_0_0_1_1_1_01_10_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101000101Z10101011
000000000000000000000000011010110110000
100110101000111Z10101011
000000000000000000000000011011000110000
// Simulation Cycle 160  Timestamp 16000 ns
100110101000111Z10101011
000000000000000000000000011011010110000
100110101000101Z10101011
000000000000000000000000011011100110000
100110101100111Z10101011
000000000000000000000000010001000110000
100110101000111Z10101011
000000000000000000000000010001010110000
100110101000111Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 170  Timestamp 17000 ns
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011011110110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = scan_in 
000000000000000000000000011100000110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000010011100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, load value = 0 
000000000000000000000000011100010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000011100100110000
100110101000101Z10101011
000000000000000000000000010001010110000
// Simulation Cycle 180  Timestamp 18000 ns
100110101100101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
100110101100101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000010111110110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, expected value = 0 
000000000000000000000000011100110110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_1_1_0_0_1 
// Unloading: 0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 190  Timestamp 19000 ns
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101100111Z10101011
000000000000000000000000010001000110000
100110101100101Z10101011
000000000000000000000000011100100110000
100110101000101Z10101011
000000000000000000000000010001010110000
100110101000111Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
100110101000111Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 200  Timestamp 20000 ns
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011011110110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = from_scan_out 
000000000000000000000000011101000110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W 11: 5    R 11: 5   firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_0_0_0111100_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0000000_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0], load value = 0111100 
000000000000000000000000011101010110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, load value = 0 
000000000000000000000000011100010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000011100100110000
// Simulation Cycle 210  Timestamp 21000 ns
100110101000101Z10101011
000000000000000000000000011101100110000
100110101000101Z10101011
000000000000000000000000011101110110000
100110101100101Z10101011
000000000000000000000000011110000110000
100110101100101Z10101011
000000000000000000000000011110010110000
100110101100101Z10101011
000000000000000000000000011110100110000
100110101100101Z10101011
000000000000000000000000011110110110000
100110101000101Z10101011
000000000000000000000000011111000110000
100110101000101Z10101011
000000000000000000000000010001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
// Simulation Cycle 220  Timestamp 22000 ns
100110101100101Z10101011
000000000000000000000000001010000110000
100110101100101Z10101011
000000000000000000000000001010010110000
100110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0], expected value = 0111100 
000000000000000000000000011111010110000
//   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, expected value = 0 
000000000000000000000000011100110110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 13:13    R 13:13   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W 11: 5    R 11: 5   firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_0000000_0_0_0_0_1 
// Unloading: 1_1_1_1_1_0_0_0111100_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
// Simulation Cycle 230  Timestamp 23000 ns
100110101000111Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000011100100110000
100110101000101Z10101011
000000000000000000000000011101100110000
100110101000101Z10101011
000000000000000000000000011101110110000
100110101000111Z10101011
000000000000000000000000011110000110000
100110101000111Z10101011
000000000000000000000000011110010110000
100110101000111Z10101011
000000000000000000000000011110100110000
100110101000111Z10101011
000000000000000000000000011110110110000
100110101000101Z10101011
000000000000000000000000011111000110000
100110101100101Z10101011
000000000000000000000000010001010110000
// Simulation Cycle 240  Timestamp 24000 ns
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
100110101000111Z10101011
000000000000000000000000001010010110000
100110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011111100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 3: config_sib_shift_reg, enable_shift_reg = 2'b11 -> ijtag_so_mux = enable_shift_reg 
000000000000000000000000011111110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg 
000000000000000000000000100000000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 0: config_sib_shift_reg, enable_shift_reg = 2'b11 -> config_sib_si_mux = bus_out_shift_reg[0] 
000000000000000000000000100000010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
// + scan vector ijtag_si..ijtag_so ( 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_1_1_0_0_0_1 
// Unloading: 0_0_0_0_0_0_X_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 250  Timestamp 25000 ns
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000101Z10101011
000000000000000000000000010000110110000
100110101000101Z10101011
000000000000000000000000010001000110000
100110101100101Z10101011
000000000000000000000000010001010110000
100110101100101Z10101011
000000000000000000000000100000100110000
1001101011001X0Z10101011
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 260  Timestamp 26000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0 
000000000000000000000000011000110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000011001000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0], load value = 00011111111111111110 
000000000000000000000000100000110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0], load value = 11100001111111100000 
000000000000000000000000100001000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 1 
000000000000000000000000100001010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 0 
000000000000000000000000100001100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 52:52    R 52:52   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 51:51    R 51:51   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 50:50    R 50:50   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 49:49    R 49:49   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 48:48    R 48:48   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 46:27    R 46:27   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0] 
//        W 26: 7    R 26: 7   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0] 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_00011111111111111110_11100001111111100000_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_XXXXXXXXXXXXXXXXXXXX_XXXXXXXXXXXXXXXXXXXX_X_X_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
// Simulation Cycle 270  Timestamp 27000 ns
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000010001010110000
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 280  Timestamp 28000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 290  Timestamp 29000 ns
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 300  Timestamp 30000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 310  Timestamp 31000 ns
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 320  Timestamp 32000 ns
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0 
000000000000000000000000011001110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000011010000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0], expected value = 00011111111111111110 
000000000000000000000000100001110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0], expected value = 11100001111111100000 
000000000000000000000000100010000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 1 
000000000000000000000000100010010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 0 
000000000000000000000000100010100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 52:52    R 52:52   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 51:51    R 51:51   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 50:50    R 50:50   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 49:49    R 49:49   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 48:48    R 48:48   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 47:47    R 47:47   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 46:27    R 46:27   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0] 
//        W 26: 7    R 26: 7   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0] 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_00000000000000000000_00000000000000000000_0_0_1_0_0_0_1 
// Unloading: 0_0_0_0_0_0_00011111111111111110_11100001111111100000_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101000111Z10101011
000000000000000000000000010001000110000
100110101100101Z10101011
000000000000000000000000010001010110000
100110101000101Z10101011
000000000000000000000000100000100110000
100110101000111Z10101011
000000000000000000000000100010110110000
// Simulation Cycle 330  Timestamp 33000 ns
100110101000101Z10101011
000000000000000000000000100011000110000
100110101000101Z10101011
000000000000000000000000100011010110000
100110101000101Z10101011
000000000000000000000000100011100110000
100110101000101Z10101011
000000000000000000000000100011110110000
100110101000101Z10101011
000000000000000000000000100100000110000
100110101000111Z10101011
000000000000000000000000100100010110000
100110101000111Z10101011
000000000000000000000000100100100110000
100110101000111Z10101011
000000000000000000000000100100110110000
100110101000111Z10101011
000000000000000000000000100101000110000
100110101000111Z10101011
000000000000000000000000100101010110000
// Simulation Cycle 340  Timestamp 34000 ns
100110101000111Z10101011
000000000000000000000000100101100110000
100110101000111Z10101011
000000000000000000000000100101110110000
100110101000111Z10101011
000000000000000000000000100110000110000
100110101000101Z10101011
000000000000000000000000100110010110000
100110101000101Z10101011
000000000000000000000000100110100110000
100110101000101Z10101011
000000000000000000000000100110110110000
100110101000101Z10101011
000000000000000000000000100111000110000
100110101000111Z10101011
000000000000000000000000100111010110000
100110101000111Z10101011
000000000000000000000000100111100110000
100110101000111Z10101011
000000000000000000000000100111110110000
// Simulation Cycle 350  Timestamp 35000 ns
100110101000101Z10101011
000000000000000000000000101000000110000
100110101000111Z10101011
000000000000000000000000101000010110000
100110101000111Z10101011
000000000000000000000000101000100110000
100110101000111Z10101011
000000000000000000000000101000110110000
100110101000111Z10101011
000000000000000000000000101001000110000
100110101000111Z10101011
000000000000000000000000101001010110000
100110101000111Z10101011
000000000000000000000000101001100110000
100110101000111Z10101011
000000000000000000000000101001110110000
100110101000111Z10101011
000000000000000000000000101010000110000
100110101000111Z10101011
000000000000000000000000101010010110000
// Simulation Cycle 360  Timestamp 36000 ns
100110101000111Z10101011
000000000000000000000000101010100110000
100110101000111Z10101011
000000000000000000000000101010110110000
100110101000111Z10101011
000000000000000000000000101011000110000
100110101000111Z10101011
000000000000000000000000101011010110000
100110101000111Z10101011
000000000000000000000000101011100110000
100110101000111Z10101011
000000000000000000000000101011110110000
100110101000111Z10101011
000000000000000000000000101100000110000
100110101000101Z10101011
000000000000000000000000101100010110000
100110101000101Z10101011
000000000000000000000000101100100110000
100110101000101Z10101011
000000000000000000000000101100110110000
// Simulation Cycle 370  Timestamp 37000 ns
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011111100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'b00 -> ijtag_so_mux = enable_shift_reg 
000000000000000000000000101101000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg 
000000000000000000000000100000000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'bxx -> config_sib_si_mux = ijtag_si 
000000000000000000000000101101010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_X_X_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000010011100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 1 
000000000000000000000000100001010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 0 
000000000000000000000000100001100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 380  Timestamp 38000 ns
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000010001010110000
1001101010001X0Z10101011
1001101011001X0Z10101011
100110101100101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 390  Timestamp 39000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000010111110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 1 
000000000000000000000000100010010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 0 
000000000000000000000000100010100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W  5: 5    R  5: 5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W  4: 4    R  4: 4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_1_0_1_0_0_0_1 
// Unloading: 0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101000111Z10101011
000000000000000000000000010001000110000
// Simulation Cycle 400  Timestamp 40000 ns
100110101100101Z10101011
000000000000000000000000010001010110000
100110101000101Z10101011
000000000000000000000000100000100110000
100110101100111Z10101011
000000000000000000000000100010110110000
100110101000111Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000001101000110000
//   firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000000001101100110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001101110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110000110000
//   firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000001110010110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000000011111100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 0: config_sib_shift_reg, enable_shift_reg = 2'b10 -> ijtag_so_mux = packet_width_is_less_than_two_bus_clock_shift_reg 
000000000000000000000000101101100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg 
000000000000000000000000100000000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'bxx -> config_sib_si_mux = ijtag_si 
000000000000000000000000101101010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 199:199    R 199:199   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 198:198    R 198:198   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 197:197    R 197:197   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 196:196    R 196:196   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 195:195    R 195:195   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 194:194    R 194:194   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 193:193    R 193:193   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W 192:192    R 192:192   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W 191:191    R 191:191   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg 
//        W 190:160    R 190:160   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0] 
//        W 159:159    R 159:159   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg 
//        W 158:154    R 158:154   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0] 
//        W 153:145    R 153:145   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0] 
//        W 144:142    R 144:142   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0] 
//        W 141:140    R 141:140   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0] 
//        W 139:139    R 139:139   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg 
//        W 138:111    R 138:111   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0] 
//        W 110: 83    R 110: 83   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0] 
//        W  82: 67    R  82: 67   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0] 
//        W  66: 66    R  66: 66   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg 
//        W  65: 61    R  65: 61   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0] 
//        W  60: 60    R  60: 60   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg 
//        W  59: 59    R  59: 59   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg 
//        W  58: 51    R  58: 51   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0] 
//        W  50: 43    R  50: 43   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0] 
//        W  42: 42    R  42: 42   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg 
//        W  41: 39    R  41: 39   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0] 
//        W  38: 38    R  38: 38   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg 
//        W  37: 37    R  37: 37   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg 
//        W  36: 34    R  36: 34   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0] 
//        W  33: 30    R  33: 30   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0] 
//        W  29: 26    R  29: 26   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0] 
//        W  25: 22    R  25: 22   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0] 
//        W  21: 18    R  21: 18   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0] 
//        W  17: 12    R  17: 12   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0] 
//        W  11:  6    R  11:  6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0] 
//        W   5:  5    R   5:  5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg 
//        W   4:  4    R   4:  4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W   3:  3    R   3:  3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W   2:  2    R   2:  2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W   1:  1    R   1:  1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W   0:  0    R   0:  0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_0_0_0_0_1111111111111111111111111111110_1_11111_111111111_111_11_1_0000000000000001111111111111_1111111111100000000000000000_1111111111111111_1_01111_0_0_00000000_11100000_1_111_1_1_111_1111_0000_0000_1111_001111_111100_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_XXXXX_XXXXXXXXX_XXX_XX_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_XXXXXXXXXXXXXXXXXXXXXXXXXXXX_XXXXXXXXXXXXXXXX_X_XXXXX_X_X_XXXXXXXX_XXXXXXXX_X_XXX_X_X_XXX_XXXX_XXXX_XXXX_XXXX_XXXXXX_XXXXXX_X_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 410  Timestamp 41000 ns
1001100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0 
000000000000000000000000011000110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000011001000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 0 
000000000000000000000000101101110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 0 
000000000000000000000000100001100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg, load value = 0 
000000000000000000000000101110000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0], load value = 1111111111111111111111111111110 
000000000000000000000000101110010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg, load value = 1 
000000000000000000000000101110100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0], load value = 11111 
000000000000000000000000101110110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0], load value = 111111111 
000000000000000000000000101111000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0], load value = 111 
000000000000000000000000101111010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0], load value = 11 
000000000000000000000000101111100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg, load value = 1 
000000000000000000000000101111110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0], load value = 0000000000000001111111111111 
000000000000000000000000110000000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0], load value = 1111111111100000000000000000 
000000000000000000000000110000010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0], load value = 1111111111111111 
000000000000000000000000110000100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg, load value = 1 
000000000000000000000000110000110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0], load value = 01111 
000000000000000000000000110001000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg, load value = 0 
000000000000000000000000110001010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg, load value = 0 
000000000000000000000000110001100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0], load value = 00000000 
000000000000000000000000110001110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0], load value = 11100000 
000000000000000000000000110010000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg, load value = 1 
000000000000000000000000110010010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0], load value = 111 
000000000000000000000000110010100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg, load value = 1 
000000000000000000000000110010110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg, load value = 1 
000000000000000000000000110011000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0], load value = 111 
000000000000000000000000110011010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0], load value = 1111 
000000000000000000000000110011100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0], load value = 0000 
000000000000000000000000110011110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0], load value = 0000 
000000000000000000000000110100000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0], load value = 1111 
000000000000000000000000110100010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0], load value = 001111 
000000000000000000000000110100100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0], load value = 111100 
000000000000000000000000110100110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg, load value = 0 
000000000000000000000000110101000110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0 
000000000000000000000000001111100110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1 
000000000000000000000000001111110110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1 
000000000000000000000000010000000110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 0 
000000000000000000000000010000010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101100101Z10101011
000000000000000000000000010000110110000
100110101100101Z10101011
000000000000000000000000010001000110000
100110101000101Z10101011
000000000000000000000000010001010110000
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 420  Timestamp 42000 ns
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 430  Timestamp 43000 ns
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 440  Timestamp 44000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 450  Timestamp 45000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 460  Timestamp 46000 ns
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 470  Timestamp 47000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 480  Timestamp 48000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 490  Timestamp 49000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 500  Timestamp 50000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 510  Timestamp 51000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 520  Timestamp 52000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 530  Timestamp 53000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 540  Timestamp 54000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 550  Timestamp 55000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 560  Timestamp 56000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 570  Timestamp 57000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 580  Timestamp 58000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 590  Timestamp 59000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 600  Timestamp 60000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 610  Timestamp 61000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0 
000000000000000000000000011001110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000011010000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 0 
000000000000000000000000110101010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 0 
000000000000000000000000100010100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg, expected value = 0 
000000000000000000000000110101100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0], expected value = 1111111111111111111111111111110 
000000000000000000000000110101110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg, expected value = 1 
000000000000000000000000110110000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0], expected value = 11111 
000000000000000000000000110110010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0], expected value = 111111111 
000000000000000000000000110110100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0], expected value = 111 
000000000000000000000000110110110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0], expected value = 11 
000000000000000000000000110111000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg, expected value = 1 
000000000000000000000000110111010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0], expected value = 0000000000000001111111111111 
000000000000000000000000110111100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0], expected value = 1111111111100000000000000000 
000000000000000000000000110111110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0], expected value = 1111111111111111 
000000000000000000000000111000000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg, expected value = 1 
000000000000000000000000111000010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0], expected value = 01111 
000000000000000000000000111000100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg, expected value = 0 
000000000000000000000000111000110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg, expected value = 0 
000000000000000000000000111001000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0], expected value = 00000000 
000000000000000000000000111001010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0], expected value = 11100000 
000000000000000000000000111001100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg, expected value = 1 
000000000000000000000000111001110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0], expected value = 111 
000000000000000000000000111010000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg, expected value = 1 
000000000000000000000000111010010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg, expected value = 1 
000000000000000000000000111010100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0], expected value = 111 
000000000000000000000000111010110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0], expected value = 1111 
000000000000000000000000111011000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0], expected value = 0000 
000000000000000000000000111011010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0], expected value = 0000 
000000000000000000000000111011100110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0], expected value = 1111 
000000000000000000000000111011110110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0], expected value = 001111 
000000000000000000000000111100000110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0], expected value = 111100 
000000000000000000000000111100010110000
//   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg, expected value = 0 
000000000000000000000000111100100110000
//   firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0 
000000000000000000000000010010010110000
//   firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1 
000000000000000000000000010010100110000
//   firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1 
000000000000000000000000010010110110000
//   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 0 
000000000000000000000000010011000110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 199:199    R 199:199   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 198:198    R 198:198   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 197:197    R 197:197   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 196:196    R 196:196   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 195:195    R 195:195   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 194:194    R 194:194   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 193:193    R 193:193   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 
//        W 192:192    R 192:192   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 
//        W 191:191    R 191:191   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg 
//        W 190:160    R 190:160   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0] 
//        W 159:159    R 159:159   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg 
//        W 158:154    R 158:154   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0] 
//        W 153:145    R 153:145   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0] 
//        W 144:142    R 144:142   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0] 
//        W 141:140    R 141:140   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0] 
//        W 139:139    R 139:139   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg 
//        W 138:111    R 138:111   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0] 
//        W 110: 83    R 110: 83   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0] 
//        W  82: 67    R  82: 67   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0] 
//        W  66: 66    R  66: 66   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg 
//        W  65: 61    R  65: 61   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0] 
//        W  60: 60    R  60: 60   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg 
//        W  59: 59    R  59: 59   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg 
//        W  58: 51    R  58: 51   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0] 
//        W  50: 43    R  50: 43   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0] 
//        W  42: 42    R  42: 42   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg 
//        W  41: 39    R  41: 39   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0] 
//        W  38: 38    R  38: 38   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg 
//        W  37: 37    R  37: 37   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg 
//        W  36: 34    R  36: 34   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0] 
//        W  33: 30    R  33: 30   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0] 
//        W  29: 26    R  29: 26   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0] 
//        W  25: 22    R  25: 22   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0] 
//        W  21: 18    R  21: 18   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0] 
//        W  17: 12    R  17: 12   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0] 
//        W  11:  6    R  11:  6   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0] 
//        W   5:  5    R   5:  5   firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg 
//        W   4:  4    R   4:  4   firebird7_in_gate2_tessent_sib_ssn_inst.sib 
//        W   3:  3    R   3:  3   firebird7_in_gate2_tessent_sib_occ_inst.sib 
//        W   2:  2    R   2:  2   firebird7_in_gate2_tessent_sib_edt_inst.sib 
//        W   1:  1    R   1:  1   firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 
//        W   0:  0    R   0:  0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_0_0_0000000000000000000000000000000_0_00000_000000000_000_00_0_0000000000000000000000000000_0000000000000000000000000000_0000000000000000_0_00000_0_0_00000000_00000000_0_000_0_0_000_0000_0000_0000_0000_000000_000000_0_0_0_0_0_0 
// Unloading: 0_0_0_0_0_0_0_0_0_1111111111111111111111111111110_1_11111_111111111_111_11_1_0000000000000001111111111111_1111111111100000000000000000_1111111111111111_1_01111_0_0_00000000_11100000_1_111_1_1_111_1111_0000_0000_1111_001111_111100_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101000111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000010000100110000
100110101000111Z10101011
000000000000000000000000010000110110000
100110101000111Z10101011
000000000000000000000000010001000110000
// Simulation Cycle 620  Timestamp 62000 ns
100110101000101Z10101011
000000000000000000000000010001010110000
100110101000101Z10101011
000000000000000000000000111100110110000
100110101000101Z10101011
000000000000000000000000111101000110000
100110101000101Z10101011
000000000000000000000000111101010110000
100110101000111Z10101011
000000000000000000000000111101100110000
100110101000111Z10101011
000000000000000000000000111101110110000
100110101000111Z10101011
000000000000000000000000111110000110000
100110101000111Z10101011
000000000000000000000000111110010110000
100110101000111Z10101011
000000000000000000000000111110100110000
100110101000111Z10101011
000000000000000000000000111110110110000
// Simulation Cycle 630  Timestamp 63000 ns
100110101000111Z10101011
000000000000000000000000111111000110000
100110101000111Z10101011
000000000000000000000000111111010110000
100110101000101Z10101011
000000000000000000000000111111100110000
100110101000101Z10101011
000000000000000000000000111111110110000
100110101000111Z10101011
000000000000000000000001000000000110000
100110101000111Z10101011
000000000000000000000001000000010110000
100110101000111Z10101011
000000000000000000000001000000100110000
100110101000111Z10101011
000000000000000000000001000000110110000
100110101000101Z10101011
000000000000000000000001000001000110000
100110101000101Z10101011
000000000000000000000001000001010110000
// Simulation Cycle 640  Timestamp 64000 ns
100110101000101Z10101011
000000000000000000000001000001100110000
100110101000101Z10101011
000000000000000000000001000001110110000
100110101000101Z10101011
000000000000000000000001000010000110000
100110101000101Z10101011
000000000000000000000001000010010110000
100110101000101Z10101011
000000000000000000000001000010100110000
100110101000101Z10101011
000000000000000000000001000010110110000
100110101000111Z10101011
000000000000000000000001000011000110000
100110101000111Z10101011
000000000000000000000001000011010110000
100110101000111Z10101011
000000000000000000000001000011100110000
100110101000111Z10101011
000000000000000000000001000011110110000
// Simulation Cycle 650  Timestamp 65000 ns
100110101000111Z10101011
000000000000000000000001000100000110000
100110101000111Z10101011
000000000000000000000001000100010110000
100110101000111Z10101011
000000000000000000000001000100100110000
100110101000111Z10101011
000000000000000000000001000100110110000
100110101000111Z10101011
000000000000000000000001000101000110000
100110101000111Z10101011
000000000000000000000001000101010110000
100110101000111Z10101011
000000000000000000000001000101100110000
100110101000111Z10101011
000000000000000000000001000101110110000
100110101000111Z10101011
000000000000000000000001000110000110000
100110101000101Z10101011
000000000000000000000001000110010110000
// Simulation Cycle 660  Timestamp 66000 ns
100110101000101Z10101011
000000000000000000000001000110100110000
100110101000101Z10101011
000000000000000000000001000110110110000
100110101000101Z10101011
000000000000000000000001000111000110000
100110101000101Z10101011
000000000000000000000001000111010110000
100110101000111Z10101011
000000000000000000000001000111100110000
100110101000111Z10101011
000000000000000000000001000111110110000
100110101000111Z10101011
000000000000000000000001001000000110000
100110101000101Z10101011
000000000000000000000001001000010110000
100110101000101Z10101011
000000000000000000000001001000100110000
100110101000101Z10101011
000000000000000000000001001000110110000
// Simulation Cycle 670  Timestamp 67000 ns
100110101000101Z10101011
000000000000000000000001001001000110000
100110101000101Z10101011
000000000000000000000001001001010110000
100110101000101Z10101011
000000000000000000000001001001100110000
100110101000101Z10101011
000000000000000000000001001001110110000
100110101000101Z10101011
000000000000000000000001001010000110000
100110101000101Z10101011
000000000000000000000001001010010110000
100110101000101Z10101011
000000000000000000000001001010100110000
100110101000111Z10101011
000000000000000000000001001010110110000
100110101000111Z10101011
000000000000000000000001001011000110000
100110101000111Z10101011
000000000000000000000001001011010110000
// Simulation Cycle 680  Timestamp 68000 ns
100110101000111Z10101011
000000000000000000000001001011100110000
100110101000101Z10101011
000000000000000000000001001011110110000
100110101000111Z10101011
000000000000000000000001001100000110000
100110101000111Z10101011
000000000000000000000001001100010110000
100110101000111Z10101011
000000000000000000000001001100100110000
100110101000111Z10101011
000000000000000000000001001100110110000
100110101000111Z10101011
000000000000000000000001001101000110000
100110101000111Z10101011
000000000000000000000001001101010110000
100110101000111Z10101011
000000000000000000000001001101100110000
100110101000111Z10101011
000000000000000000000001001101110110000
// Simulation Cycle 690  Timestamp 69000 ns
100110101000111Z10101011
000000000000000000000001001110000110000
100110101000111Z10101011
000000000000000000000001001110010110000
100110101000111Z10101011
000000000000000000000001001110100110000
100110101000111Z10101011
000000000000000000000001001110110110000
100110101000111Z10101011
000000000000000000000001001111000110000
100110101000111Z10101011
000000000000000000000001001111010110000
100110101000111Z10101011
000000000000000000000001001111100110000
100110101000111Z10101011
000000000000000000000001001111110110000
100110101000111Z10101011
000000000000000000000001010000000110000
100110101000101Z10101011
000000000000000000000001010000010110000
// Simulation Cycle 700  Timestamp 70000 ns
100110101000101Z10101011
000000000000000000000001010000100110000
100110101000101Z10101011
000000000000000000000001010000110110000
100110101000101Z10101011
000000000000000000000001010001000110000
100110101000101Z10101011
000000000000000000000001010001010110000
100110101000101Z10101011
000000000000000000000001010001100110000
100110101000101Z10101011
000000000000000000000001010001110110000
100110101000101Z10101011
000000000000000000000001010010000110000
100110101000101Z10101011
000000000000000000000001010010010110000
100110101000101Z10101011
000000000000000000000001010010100110000
100110101000101Z10101011
000000000000000000000001010010110110000
// Simulation Cycle 710  Timestamp 71000 ns
100110101000101Z10101011
000000000000000000000001010011000110000
100110101000101Z10101011
000000000000000000000001010011010110000
100110101000101Z10101011
000000000000000000000001010011100110000
100110101000101Z10101011
000000000000000000000001010011110110000
100110101000101Z10101011
000000000000000000000001010100000110000
100110101000101Z10101011
000000000000000000000001010100010110000
100110101000111Z10101011
000000000000000000000001010100100110000
100110101000111Z10101011
000000000000000000000001010100110110000
100110101000111Z10101011
000000000000000000000001010101000110000
100110101000111Z10101011
000000000000000000000001010101010110000
// Simulation Cycle 720  Timestamp 72000 ns
100110101000111Z10101011
000000000000000000000001010101100110000
100110101000111Z10101011
000000000000000000000001010101110110000
100110101000111Z10101011
000000000000000000000001010110000110000
100110101000111Z10101011
000000000000000000000001010110010110000
100110101000111Z10101011
000000000000000000000001010110100110000
100110101000111Z10101011
000000000000000000000001010110110110000
100110101000111Z10101011
000000000000000000000001010111000110000
100110101000111Z10101011
000000000000000000000001010111010110000
100110101000111Z10101011
000000000000000000000001010111100110000
100110101000111Z10101011
000000000000000000000001010111110110000
// Simulation Cycle 730  Timestamp 73000 ns
100110101000111Z10101011
000000000000000000000001011000000110000
100110101000111Z10101011
000000000000000000000001011000010110000
100110101000111Z10101011
000000000000000000000001011000100110000
100110101000111Z10101011
000000000000000000000001011000110110000
100110101000111Z10101011
000000000000000000000001011001000110000
100110101000111Z10101011
000000000000000000000001011001010110000
100110101000111Z10101011
000000000000000000000001011001100110000
100110101000111Z10101011
000000000000000000000001011001110110000
100110101000111Z10101011
000000000000000000000001011010000110000
100110101000111Z10101011
000000000000000000000001011010010110000
// Simulation Cycle 740  Timestamp 74000 ns
100110101000101Z10101011
000000000000000000000001011010100110000
100110101000101Z10101011
000000000000000000000001011010110110000
100110101000101Z10101011
000000000000000000000001011011000110000
100110101000101Z10101011
000000000000000000000001011011010110000
100110101000101Z10101011
000000000000000000000001011011100110000
100110101000101Z10101011
000000000000000000000001011011110110000
100110101000101Z10101011
000000000000000000000001011100000110000
100110101000101Z10101011
000000000000000000000001011100010110000
100110101000101Z10101011
000000000000000000000001011100100110000
100110101000101Z10101011
000000000000000000000001011100110110000
// Simulation Cycle 750  Timestamp 75000 ns
100110101000101Z10101011
000000000000000000000001011101000110000
100110101000101Z10101011
000000000000000000000001011101010110000
100110101000101Z10101011
000000000000000000000001011101100110000
100110101000101Z10101011
000000000000000000000001011101110110000
100110101000101Z10101011
000000000000000000000001011110000110000
100110101000111Z10101011
000000000000000000000001011110010110000
100110101000111Z10101011
000000000000000000000001011110100110000
100110101000111Z10101011
000000000000000000000001011110110110000
100110101000111Z10101011
000000000000000000000001011111000110000
100110101000111Z10101011
000000000000000000000001011111010110000
// Simulation Cycle 760  Timestamp 76000 ns
100110101000111Z10101011
000000000000000000000001011111100110000
100110101000111Z10101011
000000000000000000000001011111110110000
100110101000111Z10101011
000000000000000000000001100000000110000
100110101000111Z10101011
000000000000000000000001100000010110000
100110101000111Z10101011
000000000000000000000001100000100110000
100110101000111Z10101011
000000000000000000000001100000110110000
100110101000111Z10101011
000000000000000000000001100001000110000
100110101000111Z10101011
000000000000000000000001100001010110000
100110101000111Z10101011
000000000000000000000001100001100110000
100110101000111Z10101011
000000000000000000000001100001110110000
// Simulation Cycle 770  Timestamp 77000 ns
100110101000111Z10101011
000000000000000000000001100010000110000
100110101000111Z10101011
000000000000000000000001100010010110000
100110101000111Z10101011
000000000000000000000001100010100110000
100110101000111Z10101011
000000000000000000000001100010110110000
100110101000111Z10101011
000000000000000000000001100011000110000
100110101000111Z10101011
000000000000000000000001100011010110000
100110101000101Z10101011
000000000000000000000001100011100110000
100110101000111Z10101011
000000000000000000000001100011110110000
100110101000111Z10101011
000000000000000000000001100100000110000
100110101000111Z10101011
000000000000000000000001100100010110000
// Simulation Cycle 780  Timestamp 78000 ns
100110101000111Z10101011
000000000000000000000001100100100110000
100110101000111Z10101011
000000000000000000000001100100110110000
100110101000111Z10101011
000000000000000000000001100101000110000
100110101000111Z10101011
000000000000000000000001100101010110000
100110101000111Z10101011
000000000000000000000001100101100110000
100110101000111Z10101011
000000000000000000000001100101110110000
100110101000111Z10101011
000000000000000000000001100110000110000
100110101000111Z10101011
000000000000000000000001100110010110000
100110101000111Z10101011
000000000000000000000001100110100110000
100110101000111Z10101011
000000000000000000000001100110110110000
// Simulation Cycle 790  Timestamp 79000 ns
100110101000111Z10101011
000000000000000000000001100111000110000
100110101000111Z10101011
000000000000000000000001100111010110000
100110101000111Z10101011
000000000000000000000001100111100110000
100110101000111Z10101011
000000000000000000000001100111110110000
100110101000111Z10101011
000000000000000000000001101000000110000
100110101000111Z10101011
000000000000000000000001101000010110000
100110101000111Z10101011
000000000000000000000001101000100110000
100110101000111Z10101011
000000000000000000000001101000110110000
100110101000111Z10101011
000000000000000000000001101001000110000
100110101000111Z10101011
000000000000000000000001101001010110000
// Simulation Cycle 800  Timestamp 80000 ns
100110101000111Z10101011
000000000000000000000001101001100110000
100110101000111Z10101011
000000000000000000000001101001110110000
100110101000111Z10101011
000000000000000000000001101010000110000
100110101000111Z10101011
000000000000000000000001101010010110000
100110101000111Z10101011
000000000000000000000001101010100110000
100110101000111Z10101011
000000000000000000000001101010110110000
100110101000111Z10101011
000000000000000000000001101011000110000
100110101000101Z10101011
000000000000000000000001101011010110000
100110101000101Z10101011
000000000000000000000000100000100110000
100110101000101Z10101011
000000000000000000000000100010110110000
// Simulation Cycle 810  Timestamp 81000 ns
100110101100101Z10101011
000000000000000000000000001001100110000
100110101000101Z10101011
000000000000000000000000001001110110000
100110101000101Z10101011
000000000000000000000000001010000110000
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000001101011100110000
//   firebird7_in_gate2_tessent_scanmux_intest_edt_scan_bi_sol_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000001101011110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
0000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 820  Timestamp 82000 ns
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
000110101100101Z10101011
000000000000000000000000001001110110000
000110101100101Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 830  Timestamp 83000 ns
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101000111Z10101011
000000000000000000000000001001010110000
000110101100101Z10101011
000000000000000000000000001001100110000
000110101000111Z10101011
000000000000000000000000001001110110000
000110101000111Z10101011
000000000000000000000000001010000110000
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
// Simulation Cycle 840  Timestamp 84000 ns
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000001101011100110000
//   firebird7_in_gate2_tessent_scanmux_intest_edt_scan_bi_sol_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000001101100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0], load value = 110000000011111111111 
000000000000000000000001101100010110000
//   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0], load value = 110011110000111111 
000000000000000000000001101100100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 42:42    R 42:42   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 41:41    R 41:41   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 40:20    R 40:20   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0] 
//        W 19: 2    R 19: 2   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0] 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_110000000011111111111_110011110000111111_0_1 
// Unloading: 0_0_0_0_0_XXXXXXXXXXXXXXXXXXXXX_XXXXXXXXXXXXXXXXXX_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 850  Timestamp 85000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 860  Timestamp 86000 ns
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 870  Timestamp 87000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 880  Timestamp 88000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
100110101100101Z10101011
000000000000000000000000001010010110000
100110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 890  Timestamp 89000 ns
100110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0], expected value = 110000000011111111111 
000000000000000000000001101100110110000
//   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0], expected value = 110011110000111111 
000000000000000000000001101101000110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 45:45    R 45:45   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 44:44    R 44:44   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 43:43    R 43:43   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 42:42    R 42:42   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 41:41    R 41:41   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 40:20    R 40:20   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0] 
//        W 19: 2    R 19: 2   firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0] 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_000000000000000000000_000000000000000000_0_0 
// Unloading: 1_1_1_1_1_110000000011111111111_110011110000111111_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101000111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000001101101010110000
100110101000111Z10101011
000000000000000000000001101101100110000
100110101000111Z10101011
000000000000000000000001101101110110000
100110101000111Z10101011
000000000000000000000001101110000110000
// Simulation Cycle 900  Timestamp 90000 ns
100110101000111Z10101011
000000000000000000000001101110010110000
100110101000111Z10101011
000000000000000000000001101110100110000
100110101000101Z10101011
000000000000000000000001101110110110000
100110101000101Z10101011
000000000000000000000001101111000110000
100110101000101Z10101011
000000000000000000000001101111010110000
100110101000101Z10101011
000000000000000000000001101111100110000
100110101000111Z10101011
000000000000000000000001101111110110000
100110101000111Z10101011
000000000000000000000001110000000110000
100110101000111Z10101011
000000000000000000000001110000010110000
100110101000111Z10101011
000000000000000000000001110000100110000
// Simulation Cycle 910  Timestamp 91000 ns
100110101000101Z10101011
000000000000000000000001110000110110000
100110101000101Z10101011
000000000000000000000001110001000110000
100110101000111Z10101011
000000000000000000000001110001010110000
100110101000111Z10101011
000000000000000000000001110001100110000
100110101000111Z10101011
000000000000000000000001110001110110000
100110101000111Z10101011
000000000000000000000001110010000110000
100110101000111Z10101011
000000000000000000000001110010010110000
100110101000111Z10101011
000000000000000000000001110010100110000
100110101000111Z10101011
000000000000000000000001110010110110000
100110101000111Z10101011
000000000000000000000001110011000110000
// Simulation Cycle 920  Timestamp 92000 ns
100110101000111Z10101011
000000000000000000000001110011010110000
100110101000111Z10101011
000000000000000000000001110011100110000
100110101000111Z10101011
000000000000000000000001110011110110000
100110101000111Z10101011
000000000000000000000001110100000110000
100110101000111Z10101011
000000000000000000000001110100010110000
100110101000101Z10101011
000000000000000000000001110100100110000
100110101000101Z10101011
000000000000000000000001110100110110000
100110101000101Z10101011
000000000000000000000001110101000110000
100110101000101Z10101011
000000000000000000000001110101010110000
100110101000101Z10101011
000000000000000000000001110101100110000
// Simulation Cycle 930  Timestamp 93000 ns
100110101000101Z10101011
000000000000000000000001110101110110000
100110101000101Z10101011
000000000000000000000001110110000110000
100110101000101Z10101011
000000000000000000000001110110010110000
100110101000111Z10101011
000000000000000000000001110110100110000
100110101000111Z10101011
000000000000000000000001110110110110000
100110101100111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000000001010000110000
100110101000111Z10101011
000000000000000000000000001010010110000
100110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 940  Timestamp 94000 ns
1001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000001110111000110000
//   firebird7_in_gate2_tessent_scanmux_extest_edt_scan_bi_sol_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000001110111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
0000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101100101Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
000110101100101Z10101011
000000000000000000000000001001110110000
000110101100101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 950  Timestamp 95000 ns
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_0 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0001101010001X0Z10101011
// + Shift Cycles 
000110101000111Z10101011
000000000000000000000000001001010110000
000110101000101Z10101011
000000000000000000000000001001100110000
000110101100111Z10101011
000000000000000000000000001001110110000
000110101000111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 960  Timestamp 96000 ns
000110101000101Z10101011
000000000000000000000000001010010110000
000110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
000110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000001110111000110000
//   firebird7_in_gate2_tessent_scanmux_extest_edt_scan_bi_sol_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000001110111100110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0], load value = 11000000001111111111 
000000000000000000000001110111110110000
//   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0], load value = 10011110000111111 
000000000000000000000001111000000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 43:43    R 43:43   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 42:42    R 42:42   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 39:20    R 39:20   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0] 
//        W 19: 3    R 19: 3   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_1_11000000001111111111_10011110000111111_1_0_1 
// Unloading: 0_0_0_0_XXXXXXXXXXXXXXXXXXXX_XXXXXXXXXXXXXXXXX_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 970  Timestamp 97000 ns
100110101000101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 980  Timestamp 98000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
// Simulation Cycle 990  Timestamp 99000 ns
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
1001101010001X0Z10101011
// Simulation Cycle 1000  Timestamp 100000 ns
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101010001X0Z10101011
1001101011001X0Z10101011
1001101011001X0Z10101011
100110101100101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1010  Timestamp 101000 ns
100110101100101Z10101011
000000000000000000000000001010010110000
100110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0], expected value = 11000000001111111111 
000000000000000000000001111000010110000
//   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0], expected value = 10011110000111111 
000000000000000000000001111000100110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 43:43    R 43:43   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 42:42    R 42:42   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 41:41    R 41:41   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 40:40    R 40:40   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 39:20    R 39:20   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0] 
//        W 19: 3    R 19: 3   firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0] 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_00000000000000000000_00000000000000000_0_0_0 
// Unloading: 1_1_1_1_11000000001111111111_10011110000111111_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101000111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101000111Z10101011
000000000000000000000001111000110110000
// Simulation Cycle 1020  Timestamp 102000 ns
100110101000111Z10101011
000000000000000000000001111001000110000
100110101000111Z10101011
000000000000000000000001111001010110000
100110101000111Z10101011
000000000000000000000001111001100110000
100110101000111Z10101011
000000000000000000000001111001110110000
100110101000111Z10101011
000000000000000000000001111010000110000
100110101000101Z10101011
000000000000000000000001111010010110000
100110101000101Z10101011
000000000000000000000001111010100110000
100110101000101Z10101011
000000000000000000000001111010110110000
100110101000101Z10101011
000000000000000000000001111011000110000
100110101000111Z10101011
000000000000000000000001111011010110000
// Simulation Cycle 1030  Timestamp 103000 ns
100110101000111Z10101011
000000000000000000000001111011100110000
100110101000111Z10101011
000000000000000000000001111011110110000
100110101000111Z10101011
000000000000000000000001111100000110000
100110101000101Z10101011
000000000000000000000001111100010110000
100110101000101Z10101011
000000000000000000000001111100100110000
100110101000111Z10101011
000000000000000000000001111100110110000
100110101000111Z10101011
000000000000000000000001111101000110000
100110101000111Z10101011
000000000000000000000001111101010110000
100110101000111Z10101011
000000000000000000000001111101100110000
100110101000111Z10101011
000000000000000000000001111101110110000
// Simulation Cycle 1040  Timestamp 104000 ns
100110101000111Z10101011
000000000000000000000001111110000110000
100110101000111Z10101011
000000000000000000000001111110010110000
100110101000111Z10101011
000000000000000000000001111110100110000
100110101000111Z10101011
000000000000000000000001111110110110000
100110101000111Z10101011
000000000000000000000001111111000110000
100110101000111Z10101011
000000000000000000000001111111010110000
100110101000101Z10101011
000000000000000000000001111111100110000
100110101000101Z10101011
000000000000000000000001111111110110000
100110101000101Z10101011
000000000000000000000010000000000110000
100110101000101Z10101011
000000000000000000000010000000010110000
// Simulation Cycle 1050  Timestamp 105000 ns
100110101000101Z10101011
000000000000000000000010000000100110000
100110101000101Z10101011
000000000000000000000010000000110110000
100110101000101Z10101011
000000000000000000000010000001000110000
100110101000101Z10101011
000000000000000000000010000001010110000
100110101000111Z10101011
000000000000000000000010000001100110000
100110101000111Z10101011
000000000000000000000010000001110110000
100110101100111Z10101011
000000000000000000000000001010000110000
100110101000111Z10101011
000000000000000000000000001010010110000
100110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 1060  Timestamp 106000 ns
1001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010000010010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1000100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1001100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1001110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101100101Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101100101Z10101011
000000000000000000000000001001110110000
100110101100101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1070  Timestamp 107000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1001100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_0_0 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1001100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1001101010001X0Z10101011
// + Shift Cycles 
100110101000111Z10101011
000000000000000000000000001001010110000
100110101000101Z10101011
000000000000000000000000001001100110000
100110101000111Z10101011
000000000000000000000000001001110110000
100110101100111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1080  Timestamp 108000 ns
100110101000101Z10101011
000000000000000000000000001010010110000
100110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
100110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1001100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1001100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010000010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010000010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0 
000000000000000000000010000011000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000010000011010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_X_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1090  Timestamp 109000 ns
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
1011101010001X0Z10101011
101110101000101Z10101011
000000000000000000000010000011100110000
101110101100101Z10101011
000000000000000000000000001010010110000
101110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0 
000000000000000000000010000011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000010000100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 8:8    R 8:8   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 7:7    R 7:7   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_1_0_0_0 
// Unloading: 1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 1100  Timestamp 110000 ns
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101100111Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000010000100010110000
101110101100101Z10101011
000000000000000000000010000011100110000
101110101000111Z10101011
000000000000000000000000001010010110000
101110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 1110  Timestamp 111000 ns
1011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010000010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000010000100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000010000101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000010000101010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_X_0_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1 
000000000000000000000000001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000010000101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1 
000000000000000000000010000101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000010000110000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0 
000000000000000000000010000011000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000010000011010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
1011101010001X0Z10101011
101110101000101Z10101011
000000000000000000000010000011100110000
// Simulation Cycle 1120  Timestamp 112000 ns
1011101011001X0Z10101011
101110101100101Z10101011
000000000000000000000010000110010110000
101110101100101Z10101011
000000000000000000000010000110100110000
101110101100101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1 
000000000000000000000000010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000010000110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1 
000000000000000000000010000111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000010000111010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0 
000000000000000000000010000011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000010000100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0_1_0_0_0 
// Unloading: 0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1130  Timestamp 113000 ns
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101100111Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000010000100010110000
101110101100101Z10101011
000000000000000000000010000011100110000
101110101100111Z10101011
000000000000000000000010000111100110000
101110101000111Z10101011
000000000000000000000010000110010110000
101110101000111Z10101011
000000000000000000000010000110100110000
101110101000111Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1140  Timestamp 114000 ns
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010000010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 1: sib = 1'b1 -> DiagnosisReadyScanMux = tdr 
000000000000000000000010000111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000010000101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000010000101010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_X_0_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000010000101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1 
000000000000000000000010000101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, load value = 1 
000000000000000000000010001000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000010000110000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0 
000000000000000000000010000011000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000010000011010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
1011101010001X0Z10101011
// Simulation Cycle 1150  Timestamp 115000 ns
101110101000101Z10101011
000000000000000000000010000011100110000
1011101011001X0Z10101011
101110101100101Z10101011
000000000000000000000010001000010110000
101110101100101Z10101011
000000000000000000000010000110010110000
101110101100101Z10101011
000000000000000000000010000110100110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000010000110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1 
000000000000000000000010000111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, expected value = 1 
000000000000000000000010001000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000010000111010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0 
000000000000000000000010000011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000010000100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_0_1_0_1_0_0_0 
// Unloading: 0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
// Simulation Cycle 1160  Timestamp 116000 ns
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101100111Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000010000100010110000
101110101100101Z10101011
000000000000000000000010000011100110000
101110101000111Z10101011
000000000000000000000010000111100110000
101110101000111Z10101011
000000000000000000000010001000010110000
101110101100111Z10101011
000000000000000000000010000110010110000
// Simulation Cycle 1170  Timestamp 117000 ns
101110101000111Z10101011
000000000000000000000010000110100110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010000010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000010000100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 1: ctl_group_sib = 1'b1 -> ctl_sib_mux_inst = mbist_go_0 
000000000000000000000010001000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.fromBistMux_0, selection 1: bistEn_int[0], BIST_SETUP_tdr[1], ChainBypassMode = 3'bxxx -> fromBistMux_0 = tdr_bypass_sib_inst 
000000000000000000000010001001000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si 
000000000000000000000010000101010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_X_X_0_X_0_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0 
000000000000000000000010001001010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, load value = 1 
000000000000000000000010001001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, load value = 1 
000000000000000000000010001001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1 
000000000000000000000010000101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000010000110000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0 
000000000000000000000010000011000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000010000011010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
// Simulation Cycle 1180  Timestamp 118000 ns
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
1011101010001X0Z10101011
101110101000101Z10101011
000000000000000000000010000011100110000
1011101011001X0Z10101011
101110101100101Z10101011
000000000000000000000010000110010110000
1011101011001X0Z10101011
1011101011001X0Z10101011
101110101000101Z10101011
000000000000000000000010000110100110000
101110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 1190  Timestamp 119000 ns
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0 
000000000000000000000010001010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, expected value = 1 
000000000000000000000010001010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, expected value = 1 
000000000000000000000010001010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1 
000000000000000000000010000111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000010000111010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0 
000000000000000000000010000011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000010000100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 13:13    R 13:13   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 12:12    R 12:12   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 11:11    R 11:11   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_0_0_0_1_0_1_0_0_0 
// Unloading: 0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101100111Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000010000100010110000
// Simulation Cycle 1200  Timestamp 120000 ns
101110101100101Z10101011
000000000000000000000010000011100110000
101110101000111Z10101011
000000000000000000000010000111100110000
101110101000111Z10101011
000000000000000000000010000110010110000
101110101000111Z10101011
000000000000000000000010001010110110000
101110101000111Z10101011
000000000000000000000010001011000110000
101110101100101Z10101011
000000000000000000000010000110100110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000010000110000
//   firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010000010100110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010000100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si 
000000000000000000000010000100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst 
000000000000000000000010000101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 1: tdr_bypass_sib_inst = 1'b1 -> tdr_bypass_sib_mux_inst = ENABLE_MEM_RESET_tdr 
000000000000000000000010001011010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 30:30    R 30:30   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 29:29    R 29:29   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 28:28    R 28:28   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 27:25    R 27:25   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 24:24    R 24:24   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 23:23    R 23:23   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 22:22    R 22:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_000_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_XXX_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_0_0_X_0_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 1210  Timestamp 121000 ns
1011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], load value = 000 
000000000000000000000010001011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, load value = 0 
000000000000000000000010001011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, load value = 0 
000000000000000000000010001100000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, load value = 0 
000000000000000000000010001100010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, load value = 1 
000000000000000000000010001100100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, load value = 1 
000000000000000000000010001100110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, load value = 1 
000000000000000000000010001101000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, load value = 1 
000000000000000000000010001101010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, load value = 1 
000000000000000000000010001101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, load value = 1 
000000000000000000000010001101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, load value = 1 
000000000000000000000010001110000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, load value = 1 
000000000000000000000010001110010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, load value = 0 
000000000000000000000010001110100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, load value = 0 
000000000000000000000010001110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, load value = 0 
000000000000000000000010001111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, load value = 0 
000000000000000000000010001111010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, load value = 1 
000000000000000000000010001111100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1 
000000000000000000000010000101100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1 
000000000000000000000010000101110110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1 
000000000000000000000010000110000110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0 
000000000000000000000010000011000110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], load value = 0 
000000000000000000000010000011010110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
1011101010001X0Z10101011
101110101000101Z10101011
000000000000000000000010000011100110000
1011101011001X0Z10101011
// Simulation Cycle 1220  Timestamp 122000 ns
101110101100101Z10101011
000000000000000000000010000110010110000
101110101100101Z10101011
000000000000000000000010000110100110000
1011101011001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
// Simulation Cycle 1230  Timestamp 123000 ns
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
// Simulation Cycle 1240  Timestamp 124000 ns
1011101010001X0Z10101011
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0], expected value = 000 
000000000000000000000010001111110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, expected value = 0 
000000000000000000000010010000000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, expected value = 0 
000000000000000000000010010000010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, expected value = 0 
000000000000000000000010010000100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, expected value = 1 
000000000000000000000010010000110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, expected value = 1 
000000000000000000000010010001000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, expected value = 1 
000000000000000000000010010001010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, expected value = 1 
000000000000000000000010010001100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, expected value = 1 
000000000000000000000010010001110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, expected value = 1 
000000000000000000000010010010000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, expected value = 1 
000000000000000000000010010010010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, expected value = 1 
000000000000000000000010010010100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, expected value = 0 
000000000000000000000010010010110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, expected value = 0 
000000000000000000000010010011000110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, expected value = 0 
000000000000000000000010010011010110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, expected value = 0 
000000000000000000000010010011100110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, expected value = 1 
000000000000000000000010010011110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1 
000000000000000000000010000110110110000
//   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1 
000000000000000000000010000111000110000
//   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1 
000000000000000000000010000111010110000
//   firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0 
000000000000000000000010000011110110000
//   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0], expected value = 0 
000000000000000000000010000100000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 30:30    R 30:30   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 29:29    R 29:29   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 28:28    R 28:28   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 27:25    R 27:25   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 24:24    R 24:24   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 23:23    R 23:23   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 22:22    R 22:22   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 21:21    R 21:21   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 20:20    R 20:20   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 19:19    R 19:19   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 18:18    R 18:18   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 
//        W 17:17    R 17:17   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 
//        W 16:16    R 16:16   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 15:15    R 15:15   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 
//        W 14:14    R 14:14   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 
//        W 13:13    R 13:13   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W 12:12    R 12:12   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W 11:11    R 11:11   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W 10:10    R 10:10   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  9: 9    R  9: 9   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  8: 8    R  8: 8   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  7: 7    R  7: 7   ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 
//        W  6: 6    R  6: 6   ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_mbist_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0:0] 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_1_000_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
// Unloading: 1_0_0_000_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
// Simulation Cycle 1250  Timestamp 125000 ns
101110101000111Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000010000100010110000
101110101000101Z10101011
000000000000000000000010000011100110000
101110101000111Z10101011
000000000000000000000010000111100110000
101110101000111Z10101011
000000000000000000000010000110010110000
101110101000111Z10101011
000000000000000000000010000110100110000
101110101000111Z10101011
000000000000000000000010010100000110000
101110101000101Z10101011
000000000000000000000010010100010110000
101110101000101Z10101011
000000000000000000000010010100100110000
101110101000101Z10101011
000000000000000000000010010100110110000
// Simulation Cycle 1260  Timestamp 126000 ns
101110101000101Z10101011
000000000000000000000010010101000110000
101110101000111Z10101011
000000000000000000000010010101010110000
101110101000111Z10101011
000000000000000000000010010101100110000
101110101000111Z10101011
000000000000000000000010010101110110000
101110101000111Z10101011
000000000000000000000010010110000110000
101110101000111Z10101011
000000000000000000000010010110010110000
101110101000111Z10101011
000000000000000000000010010110100110000
101110101000111Z10101011
000000000000000000000010010110110110000
101110101000111Z10101011
000000000000000000000010010111000110000
101110101000101Z10101011
000000000000000000000010010111010110000
// Simulation Cycle 1270  Timestamp 127000 ns
101110101100101Z10101011
000000000000000000000010010111100110000
101110101000101Z10101011
000000000000000000000010010111110110000
101110101000101Z10101011
000000000000000000000010011000000110000
101110101000101Z10101011
000000000000000000000010011000010110000
101110101000101Z10101011
000000000000000000000010011000100110000
101110101100101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1011100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 1280  Timestamp 128000 ns
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000010011011000110000
101110101100101Z10101011
000000000000000000000010011011010110000
101110101100101Z10101011
000000000000000000000010011011100110000
// Simulation Cycle 1290  Timestamp 129000 ns
101110101100101Z10101011
000000000000000000000010011011110110000
101110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0_0_0_0 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101000111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1300  Timestamp 130000 ns
101110101100101Z10101011
000000000000000000000000001010010110000
101110101100101Z10101011
000000000000000000000010011011000110000
101110101000111Z10101011
000000000000000000000010011011010110000
101110101000111Z10101011
000000000000000000000010011011100110000
101110101000111Z10101011
000000000000000000000010011011110110000
101110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011101000110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010011101010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
0010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
// Simulation Cycle 1310  Timestamp 131000 ns
0011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101100101Z10101011
000000000000000000000000001001010110000
001110101000101Z10101011
000000000000000000000000001001100110000
001110101100101Z10101011
000000000000000000000000001001110110000
001110101100101Z10101011
000000000000000000000000001010000110000
001110101000101Z10101011
000000000000000000000000001010010110000
001110101000101Z10101011
000000000000000000000010011011000110000
001110101100101Z10101011
000000000000000000000010011011010110000
// Simulation Cycle 1320  Timestamp 132000 ns
001110101100101Z10101011
000000000000000000000010011011100110000
001110101100101Z10101011
000000000000000000000010011011110110000
001110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_1_0_0_0_0 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0011101010001X0Z10101011
// + Shift Cycles 
001110101000111Z10101011
000000000000000000000000001001010110000
001110101000101Z10101011
000000000000000000000000001001100110000
001110101000111Z10101011
000000000000000000000000001001110110000
// Simulation Cycle 1330  Timestamp 133000 ns
001110101000111Z10101011
000000000000000000000000001010000110000
001110101100101Z10101011
000000000000000000000000001010010110000
001110101100101Z10101011
000000000000000000000010011011000110000
001110101000111Z10101011
000000000000000000000010011011010110000
001110101000111Z10101011
000000000000000000000010011011100110000
001110101000111Z10101011
000000000000000000000010011011110110000
001110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
001110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011101000110000
//   firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010011101100110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
// Simulation Cycle 1340  Timestamp 134000 ns
1010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], load value = 11110000 
000000000000000000000010011101110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_1_1_11110000_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_XXXXXXXX_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000010011011000110000
// Simulation Cycle 1350  Timestamp 135000 ns
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101010001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
1011101011001X0Z10101011
101110101100101Z10101011
000000000000000000000010011011010110000
101110101100101Z10101011
000000000000000000000010011011100110000
// Simulation Cycle 1360  Timestamp 136000 ns
101110101100101Z10101011
000000000000000000000010011011110110000
101110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0], expected value = 11110000 
000000000000000000000010011110000110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 14:14    R 14:14   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W 13: 6    R 13: 6   firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_00000000_0_1_0_0_0_0 
// Unloading: 1_1_1_1_1_11110000_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101000111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1370  Timestamp 137000 ns
101110101100101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000010011011000110000
101110101000101Z10101011
000000000000000000000010011110010110000
101110101000101Z10101011
000000000000000000000010011110100110000
101110101000101Z10101011
000000000000000000000010011110110110000
101110101000101Z10101011
000000000000000000000010011111000110000
101110101000111Z10101011
000000000000000000000010011111010110000
101110101000111Z10101011
000000000000000000000010011111100110000
101110101000111Z10101011
000000000000000000000010011111110110000
101110101000111Z10101011
000000000000000000000010100000000110000
// Simulation Cycle 1380  Timestamp 138000 ns
101110101100111Z10101011
000000000000000000000010011011010110000
101110101000111Z10101011
000000000000000000000010011011100110000
101110101000111Z10101011
000000000000000000000010011011110110000
101110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010100000010110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010100000100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1010100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1011100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1011110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 1390  Timestamp 139000 ns
1011101010001X0Z10101011
// + Shift Cycles 
101110101100101Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101100101Z10101011
000000000000000000000000001001110110000
101110101100101Z10101011
000000000000000000000000001010000110000
101110101000101Z10101011
000000000000000000000000001010010110000
101110101000101Z10101011
000000000000000000000010011011000110000
101110101100101Z10101011
000000000000000000000010011011010110000
101110101100101Z10101011
000000000000000000000010011011100110000
101110101100101Z10101011
000000000000000000000010011011110110000
// Simulation Cycle 1400  Timestamp 140000 ns
101110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1011100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_0_1_0_1_0_0_0_0 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1011100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1011101010001X0Z10101011
// + Shift Cycles 
101110101000111Z10101011
000000000000000000000000001001010110000
101110101000101Z10101011
000000000000000000000000001001100110000
101110101000111Z10101011
000000000000000000000000001001110110000
101110101000111Z10101011
000000000000000000000000001010000110000
101110101100101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 1410  Timestamp 141000 ns
101110101000101Z10101011
000000000000000000000010011011000110000
101110101100111Z10101011
000000000000000000000010011011010110000
101110101000111Z10101011
000000000000000000000010011011100110000
101110101000111Z10101011
000000000000000000000010011011110110000
101110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
101110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1011100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1011100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010100000010110000
//   firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010100000110110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], load value = 11100001 
000000000000000000000010100001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 14: 7    R 14: 7   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_1_11100001_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_XXXXXXXX_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 1420  Timestamp 142000 ns
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101100101Z10101011
000000000000000000000000001001110110000
111110101100101Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000010011011000110000
111110101100101Z10101011
000000000000000000000010011011010110000
1111101011001X0Z10101011
// Simulation Cycle 1430  Timestamp 143000 ns
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
111110101100101Z10101011
000000000000000000000010011011100110000
111110101100101Z10101011
000000000000000000000010011011110110000
111110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1440  Timestamp 144000 ns
111110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0], expected value = 11100001 
000000000000000000000010100001010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15:15    R 15:15   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W 14: 7    R 14: 7   firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_00000000_0_0_1_0_0_0_0 
// Unloading: 1_1_1_1_11100001_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101000111Z10101011
000000000000000000000000001001110110000
111110101000111Z10101011
000000000000000000000000001010000110000
111110101100101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000010011011000110000
// Simulation Cycle 1450  Timestamp 145000 ns
111110101000111Z10101011
000000000000000000000010011011010110000
111110101000111Z10101011
000000000000000000000010100001100110000
111110101000101Z10101011
000000000000000000000010100001110110000
111110101000101Z10101011
000000000000000000000010100010000110000
111110101000101Z10101011
000000000000000000000010100010010110000
111110101000101Z10101011
000000000000000000000010100010100110000
111110101000111Z10101011
000000000000000000000010100010110110000
111110101000111Z10101011
000000000000000000000010100011000110000
111110101000111Z10101011
000000000000000000000010100011010110000
111110101100111Z10101011
000000000000000000000010011011100110000
// Simulation Cycle 1460  Timestamp 146000 ns
111110101000111Z10101011
000000000000000000000010011011110110000
111110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010100011100110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010100011110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101100101Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1470  Timestamp 147000 ns
110110101000101Z10101011
000000000000000000000000001001100110000
110110101100101Z10101011
000000000000000000000000001001110110000
110110101100101Z10101011
000000000000000000000000001010000110000
110110101000101Z10101011
000000000000000000000000001010010110000
110110101000101Z10101011
000000000000000000000010011011000110000
110110101100101Z10101011
000000000000000000000010011011010110000
110110101100101Z10101011
000000000000000000000010011011100110000
110110101100101Z10101011
000000000000000000000010011011110110000
110110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
// Simulation Cycle 1480  Timestamp 148000 ns
1101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 9    R  9: 9   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_0_1_0_0_1_0_0_0_0 
// Unloading: 0_1_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101000111Z10101011
000000000000000000000000001001010110000
110110101000101Z10101011
000000000000000000000000001001100110000
110110101000111Z10101011
000000000000000000000000001001110110000
110110101000111Z10101011
000000000000000000000000001010000110000
110110101100101Z10101011
000000000000000000000000001010010110000
110110101000101Z10101011
000000000000000000000010011011000110000
110110101000111Z10101011
000000000000000000000010011011010110000
// Simulation Cycle 1490  Timestamp 149000 ns
110110101100111Z10101011
000000000000000000000010011011100110000
110110101000111Z10101011
000000000000000000000010011011110110000
110110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010100011100110000
//   firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010100100000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], load value = 11000011 
000000000000000000000010100100010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15: 8    R 15: 8   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_1_11000011_1_1_0_0_1_1_0_1 
// Unloading: 0_0_0_XXXXXXXX_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
// Simulation Cycle 1500  Timestamp 150000 ns
111110101100101Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101100101Z10101011
000000000000000000000000001001110110000
111110101100101Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000010011011000110000
111110101100101Z10101011
000000000000000000000010011011010110000
111110101100101Z10101011
000000000000000000000010011011100110000
1111101011001X0Z10101011
1111101011001X0Z10101011
// Simulation Cycle 1510  Timestamp 151000 ns
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
111110101100101Z10101011
000000000000000000000010011011110110000
111110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0], expected value = 11000011 
000000000000000000000010100100100110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16:16    R 16:16   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W 15: 8    R 15: 8   firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_0_1_00000000_0_0_0_1_0_0_0_0 
// Unloading: 1_1_1_11000011_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 1520  Timestamp 152000 ns
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101000111Z10101011
000000000000000000000000001001110110000
111110101000111Z10101011
000000000000000000000000001010000110000
111110101100101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000010011011000110000
111110101000111Z10101011
000000000000000000000010011011010110000
111110101000111Z10101011
000000000000000000000010011011100110000
// Simulation Cycle 1530  Timestamp 153000 ns
111110101000111Z10101011
000000000000000000000010100100110110000
111110101000111Z10101011
000000000000000000000010100101000110000
111110101000101Z10101011
000000000000000000000010100101010110000
111110101000101Z10101011
000000000000000000000010100101100110000
111110101000101Z10101011
000000000000000000000010100101110110000
111110101000101Z10101011
000000000000000000000010100110000110000
111110101000111Z10101011
000000000000000000000010100110010110000
111110101000111Z10101011
000000000000000000000010100110100110000
111110101100111Z10101011
000000000000000000000010011011110110000
111110101000111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1540  Timestamp 154000 ns
111110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010011000110110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001000110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001010110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000010011001100110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010100110110110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
//  
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16: 9    R 16: 9   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_1_10000111_1_1_1_0_0_1_1_0_1 
// Unloading: 0_0_XXXXXXXX_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1111100010001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1 
000000000000000000000000001111000110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], load value = 10000111 
000000000000000000000010100111000110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1 
000000000000000000000010011010000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1 
000000000000000000000010011010010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1 
000000000000000000000010011010100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0 
000000000000000000000010011010110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101100101Z10101011
000000000000000000000000001001110110000
111110101100101Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 1550  Timestamp 155000 ns
111110101000101Z10101011
000000000000000000000010011011000110000
111110101100101Z10101011
000000000000000000000010011011010110000
111110101100101Z10101011
000000000000000000000010011011100110000
111110101100101Z10101011
000000000000000000000010011011110110000
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
// Simulation Cycle 1560  Timestamp 156000 ns
1111101010001X0Z10101011
1111101011001X0Z10101011
111110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1 
000000000000000000000000010001110110000
//   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0], expected value = 10000111 
000000000000000000000010100111010110000
//   firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1 
000000000000000000000010011100000110000
//   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1 
000000000000000000000010011100010110000
//   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1 
000000000000000000000010011100100110000
//   firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0 
000000000000000000000010011100110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:18    R 18:18   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 17:17    R 17:17   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 16: 9    R 16: 9   firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 
//        W  8: 8    R  8: 8   firebird7_in_gate1_tessent_sib_spare_green_inst.sib 
//        W  7: 7    R  7: 7   firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 
//        W  6: 6    R  6: 6   firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_spare_red_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_00000000_0_0_0_0_0_0_0_0_0 
// Unloading: 1_1_10000111_1_1_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101000111Z10101011
000000000000000000000000001001110110000
// Simulation Cycle 1570  Timestamp 157000 ns
111110101000111Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000010011011000110000
111110101000111Z10101011
000000000000000000000010011011010110000
111110101000111Z10101011
000000000000000000000010011011100110000
111110101000111Z10101011
000000000000000000000010011011110110000
111110101000111Z10101011
000000000000000000000010100111100110000
111110101000111Z10101011
000000000000000000000010100111110110000
111110101000111Z10101011
000000000000000000000010101000000110000
111110101000101Z10101011
000000000000000000000010101000010110000
// Simulation Cycle 1580  Timestamp 158000 ns
111110101000101Z10101011
000000000000000000000010101000100110000
111110101000101Z10101011
000000000000000000000010101000110110000
111110101000101Z10101011
000000000000000000000010101001000110000
111110101000111Z10101011
000000000000000000000010101001010110000
111110101100111Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010101001100110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010101001110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1100100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1101100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 1590  Timestamp 159000 ns
1101110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101100101Z10101011
000000000000000000000000001001010110000
110110101000101Z10101011
000000000000000000000000001001100110000
110110101100101Z10101011
000000000000000000000000001001110110000
110110101100101Z10101011
000000000000000000000000001010000110000
110110101000101Z10101011
000000000000000000000000001010010110000
110110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1101100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1_0_0_0_0_0 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
// Simulation Cycle 1600  Timestamp 160000 ns
1101100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1101101010001X0Z10101011
// + Shift Cycles 
110110101000111Z10101011
000000000000000000000000001001010110000
110110101000101Z10101011
000000000000000000000000001001100110000
110110101000111Z10101011
000000000000000000000000001001110110000
110110101000111Z10101011
000000000000000000000000001010000110000
110110101000101Z10101011
000000000000000000000000001010010110000
110110101100101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110110001000111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1101100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
// Simulation Cycle 1610  Timestamp 161000 ns
1101100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010101001100110000
//   firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010101010000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000111000110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0 
000000000000000000000000001110110110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], load value = 1111 
000000000000000000000010101010010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 6    R  9: 6   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 0_1111_0_0_1_1_0_1 
// Unloading: 0_XXXX_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000001001010110000
111110101000101Z10101011
000000000000000000000000001001100110000
111110101100101Z10101011
000000000000000000000000001001110110000
111110101100101Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
// Simulation Cycle 1620  Timestamp 162000 ns
111110101000101Z10101011
000000000000000000000000001010100110000
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0 
000000000000000000000000010001100110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0], expected value = 1111 
000000000000000000000010101010100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 10:10    R 10:10   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  9: 6    R  9: 6   ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 
//        W  5: 5    R  5: 5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  4: 4    R  4: 4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3: 3    R  3: 3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2: 2    R  2: 2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1: 1    R  1: 1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0: 0    R  0: 0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0000_0_0_0_0_0_0 
// Unloading: 0_1111_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1630  Timestamp 163000 ns
111110101000101Z10101011
000000000000000000000000001001100110000
111110101000111Z10101011
000000000000000000000000001001110110000
111110101000111Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000000001010100110000
111110101000111Z10101011
000000000000000000000010101010110110000
111110101000111Z10101011
000000000000000000000010101011000110000
111110101000111Z10101011
000000000000000000000010101011010110000
111110101000111Z10101011
000000000000000000000010101011100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 1640  Timestamp 164000 ns
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010101011110110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0 
000000000000000000000010101100000110000
// + Scan path activation 
0110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_0_1 
// Unloading: 0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
0111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
0111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
0111101010001X0Z10101011
// + Shift Cycles 
011110101100101Z10101011
000000000000000000000000001001010110000
011110101000101Z10101011
000000000000000000000000001001100110000
011110101100101Z10101011
000000000000000000000000001001110110000
011110101100101Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1650  Timestamp 165000 ns
011110101000101Z10101011
000000000000000000000000001010010110000
011110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
011110001100101Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
0111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 6:6    R 6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W 5:5    R 5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W 4:4    R 4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W 3:3    R 3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W 2:2    R 2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W 1:1    R 1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W 0:0    R 0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 1_0_0_0_0_0_0 
// Unloading: 1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
0111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
0111101010001X0Z10101011
// + Shift Cycles 
011110101000111Z10101011
000000000000000000000000001001010110000
011110101000101Z10101011
000000000000000000000000001001100110000
011110101000111Z10101011
000000000000000000000000001001110110000
011110101000111Z10101011
000000000000000000000000001010000110000
// Simulation Cycle 1660  Timestamp 166000 ns
011110101000101Z10101011
000000000000000000000000001010010110000
011110101000101Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
011110001100111Z10101011
000000000000000000000000001010110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
0111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
0111100010001X0Z10101011
//  Activate selection of the following scan muxes: 
000000000000000000000000000101010110000
//   firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000101110110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si 
000000000000000000000000000110010110000
//   firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si 
000000000000000000000000000110110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so 
000000000000000000000010101011110110000
//   firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1 
000000000000000000000010101100010110000
// + Scan path activation 
1110100000001X0Z10101011
//  Scan in verification pattern to the following scan registers: 
000000000000000000000000000111010110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], load value = 11100001111111100000 
000000000000000000000010101100100110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1 
000000000000000000000000000111100110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0 
000000000000000000000000000111110110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0 
000000000000000000000000001000000110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1 
000000000000000000000000001000010110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1 
000000000000000000000000001000100110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0 
000000000000000000000000001000110110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1 
000000000000000000000000001001000110000
// + Write integrity pattern to scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 26:7    R 26:7   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  6:6    R  6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  5:5    R  5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  4:4    R  4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 11100001111111100000_1_0_0_1_1_0_1 
// Unloading: XXXXXXXXXXXXXXXXXXXX_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1111100010001X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1111110010001X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101100101Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1670  Timestamp 167000 ns
111110101000101Z10101011
000000000000000000000000001001100110000
111110101100101Z10101011
000000000000000000000000001001110110000
111110101100101Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000000001010100110000
111110101100101Z10101011
000000000000000000000000001010110110000
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
// Simulation Cycle 1680  Timestamp 168000 ns
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
1111101010001X0Z10101011
// Simulation Cycle 1690  Timestamp 169000 ns
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101010001X0Z10101011
1111101011001X0Z10101011
1111101011001X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1111100011001X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRPAUSE 
1111100010001X0Z10101011
//  Scan out verification pattern from the following scan registers: 
000000000000000000000000001011000110000
//   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0], expected value = 11100001111111100000 
000000000000000000000010101100110110000
//   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1 
000000000000000000000000001011010110000
//   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0 
000000000000000000000000001011100110000
//   firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0 
000000000000000000000000001011110110000
//   firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1 
000000000000000000000000001100000110000
//   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1 
000000000000000000000000001100010110000
//   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0 
000000000000000000000000001100100110000
//   firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1 
000000000000000000000000001100110110000
// + Read integrity pattern from scan registers 
// + scan vector ijtag_si..ijtag_so ( 
//        W 26:7    R 26:7   ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 
//        W  6:6    R  6:6   firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 
//        W  5:5    R  5:5   firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 
//        W  4:4    R  4:4   firebird7_in_gate1_tessent_sib_spare_inst.sib 
//        W  3:3    R  3:3   firebird7_in_gate1_tessent_sib_sti_inst.sib 
//        W  2:2    R  2:2   firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 
//        W  1:1    R  1:1   firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 
//        W  0:0    R  0:0   firebird7_in_gate2_tessent_sib_sri_inst.sib 
// ) 
// +  Loading: 00000000000000000000_0_0_0_0_0_0_0 
// Unloading: 11100001111111100000_1_0_0_1_1_0_1 
// + Associated TAP transition: DRPAUSE -> DREXIT2 
1111100010001X0Z10101011
// + Associated TAP transition: DREXIT2 -> DRSHIFT 
1111101010001X0Z10101011
// + Shift Cycles 
111110101000111Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 1700  Timestamp 170000 ns
111110101000101Z10101011
000000000000000000000000001001100110000
111110101000111Z10101011
000000000000000000000000001001110110000
111110101000111Z10101011
000000000000000000000000001010000110000
111110101000101Z10101011
000000000000000000000000001010010110000
111110101000101Z10101011
000000000000000000000000001010100110000
111110101000111Z10101011
000000000000000000000000001010110110000
111110101000101Z10101011
000000000000000000000010101101000110000
111110101000101Z10101011
000000000000000000000010101101010110000
111110101000101Z10101011
000000000000000000000010101101100110000
111110101000101Z10101011
000000000000000000000010101101110110000
// Simulation Cycle 1710  Timestamp 171000 ns
111110101000101Z10101011
000000000000000000000010101110000110000
111110101000111Z10101011
000000000000000000000010101110010110000
111110101000111Z10101011
000000000000000000000010101110100110000
111110101000111Z10101011
000000000000000000000010101110110110000
111110101000111Z10101011
000000000000000000000010101111000110000
111110101000111Z10101011
000000000000000000000010101111010110000
111110101000111Z10101011
000000000000000000000010101111100110000
111110101000111Z10101011
000000000000000000000010101111110110000
111110101000111Z10101011
000000000000000000000010110000000110000
111110101000101Z10101011
000000000000000000000010110000010110000
// Simulation Cycle 1720  Timestamp 172000 ns
111110101000101Z10101011
000000000000000000000010110000100110000
111110101000101Z10101011
000000000000000000000010110000110110000
111110101000101Z10101011
000000000000000000000010110001000110000
111110101000111Z10101011
000000000000000000000010110001010110000
111110101000111Z10101011
000000000000000000000010110001100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
111110001000111Z10101011
000000000000000000000010110001110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1111100110001X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1111100010001X0Z10101011
// end of Vec file MSG
000000000000000000000000000000110110000
