[0m[[0m[31merror[0m] [0m[0mchisel3.internal.ChiselException: Connection between sink (top.io.addr_in: IO[UInt<32>]) and source (addr_gen.io.pc_in: IO[UInt<32>]) failed @: io.addr_in in top cannot be written from module addr_gen.[0m
[0m[[0m[31merror[0m] [0m[0m	at ... ()[0m
[0m[[0m[31merror[0m] [0m[0m	at top.<init>(top.scala:20)[0m
[0m[[0m[31merror[0m] [0m[0m	at GenerateVerilog$.$anonfun$new$1(GenerateVerilog.scala:7)[0m
[0m[[0m[31merror[0m] [0m[0m	at ... ()[0m
[0m[[0m[31merror[0m] [0m[0m	at ... (Stack trace trimmed to user code only. Rerun with --full-stacktrace to see the full stack trace)[0m
[0m[[0m[31merror[0m] [0m[0m(Compile / [31mrun[0m) chisel3.internal.ChiselException: Connection between sink (top.io.addr_in: IO[UInt<32>]) and source (addr_gen.io.pc_in: IO[UInt<32>]) failed @: io.addr_in in top cannot be written from module addr_gen.[0m
