// Seed: 3308143604
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  module_2 modCall_1 ();
  output wire id_1;
  logic id_3;
  id_4 :
  assert property (@(posedge id_2 <-> -1) -1) #id_5;
endmodule
module module_1 (
    id_1[-1 : 1],
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  input wire id_2;
  input logic [7:0] id_1;
  wire id_6;
  wire id_7;
endmodule
module module_2;
  localparam id_1 = -1'b0;
endmodule
