#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 30 09:01:28 2019
# Process ID: 27640
# Current directory: C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.runs/synth_1
# Command line: vivado.exe -log integer_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source integer_test.tcl
# Log file: C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.runs/synth_1/integer_test.vds
# Journal file: C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source integer_test.tcl -notrace
Command: synth_design -top integer_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 335.344 ; gain = 100.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'integer_test' [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/sources_1/imports/LAB_1/integer_test.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'integer_test' (1#1) [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/sources_1/imports/LAB_1/integer_test.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 390.367 ; gain = 155.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 390.367 ; gain = 155.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 390.367 ; gain = 155.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/constrs_1/imports/constrs/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/integer_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/integer_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 721.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 721.582 ; gain = 486.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 721.582 ; gain = 486.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 721.582 ; gain = 486.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 721.582 ; gain = 486.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module integer_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design integer_test has port jb[7] driven by constant 0
WARNING: [Synth 8-3917] design integer_test has port jb[6] driven by constant 0
WARNING: [Synth 8-3917] design integer_test has port jb[5] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 721.582 ; gain = 486.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 740.309 ; gain = 505.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 749.836 ; gain = 515.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |FDRE   |    13|
|9     |IBUF   |     1|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 759.875 ; gain = 193.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 759.875 ; gain = 525.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 19 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.250 ; gain = 539.770
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.runs/synth_1/integer_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file integer_test_utilization_synth.rpt -pb integer_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 761.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 09:02:08 2019...
