Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN8_K_MACRO_ROW64_V_MACRO_COLUMN128_V_MACRO_ROW4
Version: O-2018.06-SP5-5
Date   : Mon Jun 30 05:03:59 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN8_K_MACRO_ROW64_V_MACRO_COLUMN128_V_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN8_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH3_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN3_PARALLEL_ROW16_MACRO_DATA_WIDTH8_MACROS_ADDR_WIDTH9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN128_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH7_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN7_PARALLEL_ROW16_MACRO_DATA_WIDTH8_MACROS_ADDR_WIDTH9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_ROUND512_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN8_MACROS_ADDR_WIDTH9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN128_MACROS_ADDR_WIDTH9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW16_K_MACRO_ROW64_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN128_PARALLEL_COL8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL8_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH128_BANK_NUM9_MACROS_ADDR_WIDTH9_MACRO_COLUMN8_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH8_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN8_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH3_MACRO_DATA_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH72_DEPTH8_log2_DEPTH3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH8_log2_DEPTH3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_MACRO_COLUMN8_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH128_BANK_NUM9_MACROS_ADDR_WIDTH9_MACRO_COLUMN128_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH8_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN128_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH7_MACRO_DATA_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH72_DEPTH128_log2_DEPTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_MACRO_COLUMN128_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH7_DATA_WIDTH128 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_50 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH7_DATA_WIDTH128_FFD_EN0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN8_K_MACRO_ROW64_V_MACRO_COLUMN128_V_MACRO_ROW4  230.346  208.925 4.15e+06  443.422 100.0
  write_controller_inst (write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4)    0.000    2.563 5.21e+04    2.615   0.6
    FIFO_3__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_2__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3)    0.000    0.634 1.29e+04    0.647   0.1
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16)    0.000    0.752 1.33e+04    0.765   0.2
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_19)    0.000 2.09e-02 1.54e+03 2.25e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL8_BANK_COL1024)  114.833    0.300 9.64e+03  115.143  26.0
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 3.34e-03    0.223 6.54e+03    0.233   0.1
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 8.26e-04    0.110 4.35e+03    0.115   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.87e-04 2.11e-02 1.25e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.17e-05 2.11e-02 1.44e+03 2.26e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 6.07e-04 2.18e-02 1.19e+03 2.36e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.03e-03 2.41e-02  572.352 2.57e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 6.76e-04 1.47e-02  271.780 1.57e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42) 1.09e-02 4.10e-02 2.52e+03 5.44e-02   0.0
  softmax_block1_inst (softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW16_K_MACRO_ROW64_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN128_PARALLEL_COL8)  114.994   21.909 5.03e+05  137.405  31.0
    pij_exp_7__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0) 1.53e-03    0.118 6.57e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3) 1.21e-04 2.12e-02 1.05e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4) 2.55e-04 2.15e-02 1.55e+03 2.33e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 6.95e-04 2.28e-02 2.64e+03 2.61e-02   0.0
    pij_exp_6__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1) 1.53e-03    0.118 6.58e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5) 1.24e-04 2.13e-02 1.07e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6) 2.58e-04 2.15e-02 1.50e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 6.93e-04 2.28e-02 2.68e+03 2.62e-02   0.0
    pij_exp_5__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2) 1.49e-03    0.118 6.57e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7) 1.21e-04 2.12e-02 1.05e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8) 2.55e-04 2.14e-02 1.49e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 6.68e-04 2.28e-02 2.70e+03 2.61e-02   0.0
    pij_exp_4__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3) 1.57e-03    0.118 6.65e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9) 1.22e-04 2.13e-02 1.07e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10) 2.55e-04 2.15e-02 1.50e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.15e-04 2.28e-02 2.68e+03 2.62e-02   0.0
    pij_exp_3__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_4) 1.50e-03    0.118 6.54e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11) 1.20e-04 2.12e-02 1.07e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_12) 2.46e-04 2.14e-02 1.49e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 6.80e-04 2.28e-02 2.66e+03 2.61e-02   0.0
    pij_exp_2__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_5) 1.51e-03    0.118 6.64e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_13) 1.16e-04 2.12e-02 1.05e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_14) 2.44e-04 2.14e-02 1.49e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 6.97e-04 2.28e-02 2.78e+03 2.63e-02   0.0
    pij_exp_1__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_6) 1.52e-03    0.118 6.64e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_15) 1.18e-04 2.12e-02 1.05e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_16) 2.45e-04 2.14e-02 1.55e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 6.89e-04 2.28e-02 2.71e+03 2.62e-02   0.0
    pij_exp_0__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_7) 1.48e-03    0.118 6.66e+03    0.126   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_17) 1.16e-04 2.12e-02 1.07e+03 2.24e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_18) 2.39e-04 2.14e-02 1.49e+03 2.32e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 6.95e-04 2.28e-02 2.76e+03 2.63e-02   0.0
    SUB_7__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43) 8.08e-03 3.69e-02 2.83e+03 4.79e-02   0.0
    SUB_6__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44) 7.51e-03 3.60e-02 2.73e+03 4.62e-02   0.0
    SUB_5__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45) 8.06e-03 3.67e-02 2.94e+03 4.77e-02   0.0
    SUB_4__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46) 7.99e-03 3.66e-02 2.74e+03 4.73e-02   0.0
    SUB_3__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47) 7.81e-03 3.63e-02 2.70e+03 4.68e-02   0.0
    SUB_2__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48) 7.70e-03 3.62e-02 2.75e+03 4.66e-02   0.0
    SUB_1__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49) 8.09e-03 3.70e-02 2.86e+03 4.80e-02   0.0
    SUB_0__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_50) 7.71e-03 3.63e-02 2.73e+03 4.68e-02   0.0
    sync_fifo_inst (sync_fifo_ADDR_WIDTH7_DATA_WIDTH128) 1.51e-02   20.229 4.20e+05   20.664   4.7
      fifo_ram (sync_fifo_ram_ADDR_WIDTH7_DATA_WIDTH128_FFD_EN0) 1.44e-02   20.205 4.19e+05   20.638   4.7
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN128_MACROS_ADDR_WIDTH9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH7) 1.22e-03    0.897 5.23e+04    0.951   0.2
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.62e-05 5.48e-02 3.22e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.62e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.62e-05 5.49e-02 3.19e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.62e-05 2.21e-02 2.58e+03 2.47e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.62e-05 5.48e-02 3.26e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.62e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.62e-05 5.48e-02 3.26e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.62e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.62e-05 5.48e-02 3.19e+03 5.80e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.62e-05 2.20e-02 2.58e+03 2.46e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.62e-05 5.48e-02 3.23e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.62e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.62e-05 5.48e-02 3.24e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 7.62e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.62e-05 5.48e-02 3.17e+03 5.80e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.62e-05 2.20e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.62e-05 5.48e-02 3.27e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 7.62e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.62e-05 5.48e-02 3.22e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 7.62e-05 2.20e-02 2.60e+03 2.46e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.62e-05 5.48e-02 3.32e+03 5.82e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 7.62e-05 2.20e-02 2.71e+03 2.47e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.62e-05 5.48e-02 3.22e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 7.62e-05 2.20e-02 2.61e+03 2.46e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.62e-05 5.48e-02 3.24e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 7.62e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.62e-05 5.48e-02 3.20e+03 5.80e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 7.62e-05 2.20e-02 2.59e+03 2.46e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.62e-05 5.48e-02 3.25e+03 5.81e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 7.62e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN128_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.62e-05 5.48e-02 3.35e+03 5.82e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 7.62e-05 2.20e-02 2.74e+03 2.48e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN8_MACROS_ADDR_WIDTH9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH3) 5.74e-03    0.820 5.08e+04    0.877   0.2
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.51e-04 5.03e-02 3.18e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 1.68e-04 2.21e-02 2.65e+03 2.49e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.46e-04 5.03e-02 3.06e+03 5.36e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 1.64e-04 2.21e-02 2.53e+03 2.48e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.52e-04 5.03e-02 3.29e+03 5.38e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 1.70e-04 2.21e-02 2.75e+03 2.51e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.45e-04 5.03e-02 3.13e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 1.63e-04 2.21e-02 2.59e+03 2.49e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.46e-04 5.03e-02 3.18e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 1.64e-04 2.21e-02 2.66e+03 2.50e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.44e-04 5.03e-02 3.13e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 1.62e-04 2.21e-02 2.59e+03 2.49e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.43e-04 5.03e-02 3.13e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32) 1.61e-04 2.21e-02 2.60e+03 2.49e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.44e-04 5.03e-02 3.08e+03 5.36e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33) 1.63e-04 2.21e-02 2.55e+03 2.48e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 2.37e-04 5.03e-02 3.13e+03 5.36e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34) 1.55e-04 2.21e-02 2.60e+03 2.49e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 2.46e-04 5.03e-02 3.20e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35) 1.64e-04 2.21e-02 2.68e+03 2.50e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 2.40e-04 5.03e-02 3.15e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36) 1.58e-04 2.21e-02 2.62e+03 2.49e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 2.40e-04 5.03e-02 3.13e+03 5.36e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37) 1.58e-04 2.21e-02 2.60e+03 2.49e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 2.44e-04 5.03e-02 3.14e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38) 1.63e-04 2.21e-02 2.60e+03 2.49e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 2.43e-04 5.03e-02 3.10e+03 5.36e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39) 1.61e-04 2.21e-02 2.56e+03 2.48e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 2.47e-04 5.03e-02 3.21e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40) 1.66e-04 2.21e-02 2.68e+03 2.50e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN8_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 2.35e-04 5.03e-02 3.16e+03 5.37e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41) 1.53e-04 2.21e-02 2.63e+03 2.49e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_ROUND512_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9) 2.09e-02    4.376 1.09e+05    4.506   1.0
    bf16_combination_block_15__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.28e-04 6.75e-02 2.02e+03 6.98e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_0) 7.13e-06 6.88e-06  205.625 2.20e-04   0.0
    bf16_combination_block_14__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 3.27e-04 6.79e-02 2.05e+03 7.03e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_1) 7.29e-06 8.25e-06  223.047 2.39e-04   0.0
    bf16_combination_block_13__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 3.28e-04 6.76e-02 2.04e+03 7.00e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_2) 6.14e-06 8.21e-06  228.156 2.43e-04   0.0
    bf16_combination_block_12__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 3.29e-04 6.79e-02 2.05e+03 7.03e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_3) 7.28e-06 7.81e-06  238.253 2.53e-04   0.0
    bf16_combination_block_11__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 3.30e-04 6.74e-02 2.03e+03 6.97e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_4) 6.42e-06 7.19e-06  204.041 2.18e-04   0.0
    bf16_combination_block_10__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 3.27e-04 6.81e-02 2.06e+03 7.05e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_5) 6.34e-06 6.98e-06  213.199 2.27e-04   0.0
    bf16_combination_block_9__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 3.30e-04 6.76e-02 2.06e+03 7.00e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_6) 1.17e-05 9.21e-06  242.500 2.63e-04   0.0
    bf16_combination_block_8__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 3.27e-04 6.68e-02 2.03e+03 6.92e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_7) 6.40e-06 7.59e-06  217.911 2.32e-04   0.0
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 3.28e-04 6.74e-02 2.00e+03 6.97e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_8) 6.31e-06 6.98e-06  210.222 2.24e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 3.31e-04 6.82e-02 2.15e+03 7.06e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_9) 9.65e-06 9.87e-06  270.023 2.90e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 3.28e-04 6.84e-02 2.14e+03 7.08e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_10) 7.35e-06 7.69e-06  215.402 2.30e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 3.26e-04 6.84e-02 2.01e+03 7.07e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_11) 5.08e-06 7.13e-06  189.019 2.01e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 3.27e-04 6.83e-02 2.11e+03 7.08e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_12) 6.89e-06 7.75e-06  242.714 2.57e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 3.31e-04 6.84e-02 2.16e+03 7.08e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_13) 7.26e-06 8.90e-06  254.930 2.71e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 3.29e-04 6.81e-02 2.15e+03 7.06e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_14) 7.67e-06 9.77e-06  270.932 2.88e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 3.30e-04 6.74e-02 2.00e+03 6.97e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH21_OUTPUT_WIDTH6_15) 6.59e-06 9.14e-06  209.094 2.25e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512) 1.57e-02    3.291 7.59e+04    3.382   0.8
      bit_serial_accumulation_15__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_0) 5.44e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_14__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_1) 5.43e-04 4.94e-02 1.67e+03 5.16e-02   0.0
      bit_serial_accumulation_13__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_2) 5.44e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_12__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_3) 5.48e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_11__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_4) 5.44e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_10__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_5) 5.43e-04 4.94e-02 1.67e+03 5.16e-02   0.0
      bit_serial_accumulation_9__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_6) 5.42e-04 4.94e-02 1.67e+03 5.17e-02   0.0
      bit_serial_accumulation_8__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_7) 5.42e-04 4.94e-02 1.67e+03 5.17e-02   0.0
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_8) 5.43e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_9) 5.44e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_10) 5.42e-04 4.94e-02 1.67e+03 5.17e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_11) 5.42e-04 4.94e-02 1.67e+03 5.17e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_12) 5.42e-04 4.94e-02 1.67e+03 5.17e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_13) 5.43e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_14) 5.44e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH12_BIT_SERIAL_ACC_WIDTH21_COMPUTE_CYCLE9_ROUND512_15) 5.43e-04 4.94e-02 1.66e+03 5.16e-02   0.0
      adder_tree_15__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_0) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_14__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_1) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_13__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_2) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_12__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_3) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_11__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_4) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_10__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_5) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_9__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_6) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_8__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_7) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_8) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_9) 4.38e-04    0.156 3.08e+03    0.160   0.0
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_10) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_11) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_12) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_13) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_14) 4.38e-04    0.156 3.07e+03    0.160   0.0
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH12_INPUT_NUM8_STAGES_PER_REG4_15) 4.38e-04    0.156 3.08e+03    0.160   0.0
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN128_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH7_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN7_PARALLEL_ROW16_MACRO_DATA_WIDTH8_MACROS_ADDR_WIDTH9) 9.90e-02   94.296 1.77e+06   96.167  21.7
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_MACRO_COLUMN128_MACRO_ROW4)    0.000 1.41e-03   26.125 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7) 1.19e-03    1.281 2.42e+04    1.307   0.3
    u_q_buf_mantissa (center_buf_DATA_WIDTH72_DEPTH128_log2_DEPTH7) 1.19e-02   11.522 2.15e+05   11.749   2.6
    q_cache_control_inst (q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH7_MACRO_DATA_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 1.06e-04    0.135 1.58e+03    0.137   0.0
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_0) 5.37e-03    5.087 9.56e+04    5.188   1.2
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_1) 5.58e-03    5.087 9.56e+04    5.188   1.2
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_2) 5.40e-03    5.087 9.56e+04    5.188   1.2
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_3) 5.41e-03    5.087 9.56e+04    5.188   1.2
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_4) 5.42e-03    5.087 9.56e+04    5.188   1.2
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_5) 5.34e-03    5.087 9.56e+04    5.188   1.2
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_6) 5.38e-03    5.087 9.56e+04    5.188   1.2
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_7) 5.41e-03    5.087 9.56e+04    5.188   1.2
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_8) 5.35e-03    5.087 9.56e+04    5.188   1.2
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_9) 5.29e-03    5.087 9.56e+04    5.188   1.2
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_10) 5.27e-03    5.087 9.56e+04    5.188   1.2
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_11) 5.35e-03    5.087 9.56e+04    5.188   1.2
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_12) 5.40e-03    5.087 9.56e+04    5.188   1.2
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_13) 5.34e-03    5.087 9.56e+04    5.188   1.2
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_14) 5.32e-03    5.087 9.56e+04    5.188   1.2
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_15) 5.42e-03    5.087 9.56e+04    5.188   1.2
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH8_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN128_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH7)    0.000 5.23e-03  320.161 5.55e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH128_BANK_NUM9_MACROS_ADDR_WIDTH9_MACRO_COLUMN128_MACRO_ROW4) 1.47e-04 1.27e-02  262.833 1.31e-02   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN8_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH3_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN3_PARALLEL_ROW16_MACRO_DATA_WIDTH8_MACROS_ADDR_WIDTH9)    0.294   82.389 1.56e+06   84.238  19.0
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_DATA_WIDTH8_COL_BLOCK_SIZE16_MACRO_COLUMN8_MACRO_ROW64) 3.06e-06 1.42e-03   25.888 1.45e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH8_log2_DEPTH3) 5.48e-04 9.01e-02 2.00e+03 9.27e-02   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH72_DEPTH8_log2_DEPTH3) 5.42e-03    0.799 1.71e+04    0.822   0.2
    q_cache_control_inst (q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH3_MACRO_DATA_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 4.54e-04    0.126 1.38e+03    0.128   0.0
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_16) 1.72e-02    5.086 9.59e+04    5.199   1.2
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_17) 1.78e-02    5.086 9.59e+04    5.200   1.2
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_18) 1.76e-02    5.086 9.59e+04    5.200   1.2
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_19) 1.75e-02    5.087 9.59e+04    5.200   1.2
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_20) 1.79e-02    5.086 9.58e+04    5.200   1.2
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_21) 1.74e-02    5.086 9.58e+04    5.199   1.2
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_22) 1.75e-02    5.086 9.58e+04    5.199   1.2
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_23) 1.75e-02    5.086 9.59e+04    5.200   1.2
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_24) 1.74e-02    5.086 9.59e+04    5.200   1.2
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_25) 1.74e-02    5.087 9.59e+04    5.200   1.2
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_26) 1.75e-02    5.086 9.59e+04    5.200   1.2
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_27) 1.74e-02    5.086 9.58e+04    5.199   1.2
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_28) 1.76e-02    5.086 9.59e+04    5.200   1.2
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_29) 1.76e-02    5.086 9.59e+04    5.200   1.2
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_30) 1.74e-02    5.086 9.59e+04    5.200   1.2
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH512_log2_DEPTH9_31) 2.32e-02    5.086 9.59e+04    5.205   1.2
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH8_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH9_BANK_DATA_WIDTH128_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN8_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH3) 2.10e-04 5.59e-03  323.928 6.12e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH128_BANK_NUM9_MACROS_ADDR_WIDTH9_MACRO_COLUMN8_MACRO_ROW64) 8.02e-04 1.29e-02  261.398 1.40e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH8) 6.69e-02    0.407 2.11e+04    0.495   0.1
    data_wr_exp_pre_align_15__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_0) 2.60e-03 1.65e-02  906.922 2.00e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.54e-03 3.79e-03  697.364 7.03e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_0) 2.54e-03 3.79e-03  697.364 7.03e-03   0.0
    data_wr_exp_pre_align_14__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_1) 2.74e-03 1.65e-02  930.568 2.02e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.68e-03 3.84e-03  720.946 7.24e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_1) 2.68e-03 3.84e-03  720.946 7.24e-03   0.0
    data_wr_exp_pre_align_13__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_2) 2.61e-03 1.69e-02  922.121 2.04e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.55e-03 3.60e-03  720.187 6.88e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_2) 2.55e-03 3.60e-03  720.187 6.88e-03   0.0
    data_wr_exp_pre_align_12__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_3) 2.86e-03 1.66e-02  924.373 2.04e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.80e-03 3.94e-03  714.780 7.46e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_3) 2.80e-03 3.94e-03  714.780 7.46e-03   0.0
    data_wr_exp_pre_align_11__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_4) 2.76e-03 1.58e-02  968.806 1.95e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.70e-03 3.79e-03  748.854 7.23e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_4) 2.70e-03 3.79e-03  748.854 7.23e-03   0.0
    data_wr_exp_pre_align_10__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_5) 2.57e-03 1.64e-02  877.935 1.98e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.51e-03 3.73e-03  668.287 6.91e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_5) 2.51e-03 3.73e-03  668.287 6.91e-03   0.0
    data_wr_exp_pre_align_9__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_6) 2.57e-03 1.57e-02  901.504 1.92e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.51e-03 3.66e-03  681.563 6.86e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_6) 2.51e-03 3.66e-03  681.563 6.86e-03   0.0
    data_wr_exp_pre_align_8__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_7) 2.76e-03 1.70e-02  902.332 2.07e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.70e-03 3.93e-03  697.795 7.32e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_7) 2.70e-03 3.93e-03  697.795 7.32e-03   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_8) 2.73e-03 1.69e-02  923.960 2.06e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 2.67e-03 3.71e-03  722.000 7.09e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_8) 2.67e-03 3.71e-03  722.000 7.09e-03   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_9) 2.66e-03 1.64e-02  894.828 2.00e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 2.60e-03 3.85e-03  682.690 7.13e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_9) 2.60e-03 3.85e-03  682.690 7.13e-03   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_10) 2.56e-03 1.69e-02  880.792 2.03e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 2.50e-03 3.61e-03  678.893 6.79e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_10) 2.50e-03 3.61e-03  678.893 6.79e-03   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_11) 2.91e-03 1.73e-02  926.001 2.11e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11) 1.23e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 2.85e-03 4.01e-03  724.087 7.58e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_11) 2.85e-03 4.01e-03  724.087 7.58e-03   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_12) 2.89e-03 1.72e-02  940.737 2.11e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12) 1.25e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 2.83e-03 4.00e-03  738.807 7.57e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_12) 2.83e-03 4.00e-03  738.807 7.57e-03   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_13) 2.88e-03 1.70e-02  909.256 2.08e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13) 1.25e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 2.82e-03 3.91e-03  704.691 7.43e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_13) 2.82e-03 3.91e-03  704.691 7.43e-03   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_14) 2.77e-03 1.64e-02  934.979 2.01e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14) 1.24e-05 1.53e-03   24.398 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 2.71e-03 3.83e-03  722.763 7.26e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_14) 2.71e-03 3.83e-03  722.763 7.26e-03   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_15) 2.44e-02    0.158 7.32e+03    0.189   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH8_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15) 1.15e-02    0.130 4.37e+03    0.145   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH8_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 1.29e-02 1.65e-02 2.77e+03 3.21e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM8_15) 5.46e-03 6.88e-03 1.00e+03 1.33e-02   0.0
1
