// Seed: 1848670499
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7,
    output uwire id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input tri id_12,
    output wand id_13
);
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6
    , id_8
);
  id_9(
      .id_0(1), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_5,
      id_6,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
