<?xml version="1.0" encoding="UTF-8" standalone="no"?>

<!-- Comment out next line after testing complete -->
<!DOCTYPE board SYSTEM "./board.dtd">
<!-- Copyright (C) 2024, New Wave Design and Verification
	THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN IS PROPRIETARY
	AND CONFIDENTIAL TO NEW WAVE DESIGN AND VERIFICATION AND SHALL NOT
	BE USED, DISTRIBUTED OR REPRODUCED FOR ANY PURPOSE, EXCEPT
	WITH THE WRITTEN CONSENT OF NEW WAVE DESIGN AND VERIFICATION.

	Board Interface file: The Board Interface file is the file described in this appendix, and
	must be named board.xml. It lists the components used on a system-level board,
	including the Xilinx device, defines the different operating modes supported by those
	components, lists the signal interfaces implemented by those components, lists the
	preferred IP to implement those interfaces in a design project, and maps the logical
	ports of the interface definition to the physical ports and component pins of the Xilinx
	device.  Assuming a start in the repo ./build/v116x_xxxx/ directory, this file can be
	referenced by Vivado by using the command
		"set_param board.repoPaths ../../boardfiles/v116x_xxxx/1.0"
	and checked by the command
		"get_board_parts *v116*" and/or "validate_board_files ../../boardFiles/v116x_xxxx/1.0"

	Partially based on example from https://www.hackster.io/mindaugas2/creating-xilinx-vivado-board-files-for-ebaz4205-a7b120  and from
	vmk180 files at ./data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/* and
	Appendix A for UG895.

	17 Jan, 2024 - SBJ - Initial entry.
	-->

<board schema_version="2.2" vendor="newwavedv.com" name="v1161_vc1902" display_name="V1161 Programmable 100G Ethernet XMC ACAP Card with VC1902" url="https://newwavedv.com/products/fpga-interface-cards/pmc-xmc/v1161-programmable-100g-ethernet-xmc-acap-card/" preset_file="preset.xml" supports_ced="true">
	<file_version>1.0</file_version>
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	<description>V1161 Programmable 100G Ethernet XMC ACAP Card</description>
	<images>
		<image name="v1161.jpg" display_name="V1161 Programmable 100G Ethernet XMC ACAP Card" sub_type="board">
			<description>"V1161 Programmable 100G Ethernet XMC ACAP Card"</description>
		</image>
	</images>
	<parameters>
		<!-- These two lines just copied from vmk180 file
		<parameter name="heat_sink_type" value="medium" value_type="string"/>
		<parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/> -->
	</parameters>
	<jumpers>
	</jumpers>

	<components>
		<component name="part0" display_name="xcvc1902 FPGA" type="fpga" part_name="xcvc1902-vsva2197-2MP-i-L" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
			<description>xcvc1902 FPGA</description>
			<interfaces>

				<interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset">
					<parameters>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="dummy" physical_port="dummy" dir="out"/>
					</port_maps>
				</interface>

				<interface mode="master" name="ch0_lpddr4_c0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0" preset_proc="LPDDR4_Controller0_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
					<parameters>
						<parameter name="TYPE" value="CH0_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="DQ_A" physical_port="lpddr4_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_0_dq_a0"/>
								<pin_map port_index="1"   component_pin="lpddr4_0_dq_a1"/>
								<pin_map port_index="2"   component_pin="lpddr4_0_dq_a2"/>
								<pin_map port_index="3"   component_pin="lpddr4_0_dq_a3"/>
								<pin_map port_index="4"   component_pin="lpddr4_0_dq_a4"/>
								<pin_map port_index="5"   component_pin="lpddr4_0_dq_a5"/>
								<pin_map port_index="6"   component_pin="lpddr4_0_dq_a6"/>
								<pin_map port_index="7"   component_pin="lpddr4_0_dq_a7"/>
								<pin_map port_index="8"   component_pin="lpddr4_0_dq_a8"/>
								<pin_map port_index="9"   component_pin="lpddr4_0_dq_a9"/>
								<pin_map port_index="10"  component_pin="lpddr4_0_dq_a10"/>
								<pin_map port_index="11"  component_pin="lpddr4_0_dq_a11"/>
								<pin_map port_index="12"  component_pin="lpddr4_0_dq_a12"/>
								<pin_map port_index="13"  component_pin="lpddr4_0_dq_a13"/>
								<pin_map port_index="14"  component_pin="lpddr4_0_dq_a14"/>
								<pin_map port_index="15"  component_pin="lpddr4_0_dq_a15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_0_dq_b0"/>
								<pin_map port_index="1"   component_pin="lpddr4_0_dq_b1"/>
								<pin_map port_index="2"   component_pin="lpddr4_0_dq_b2"/>
								<pin_map port_index="3"   component_pin="lpddr4_0_dq_b3"/>
								<pin_map port_index="4"   component_pin="lpddr4_0_dq_b4"/>
								<pin_map port_index="5"   component_pin="lpddr4_0_dq_b5"/>
								<pin_map port_index="6"   component_pin="lpddr4_0_dq_b6"/>
								<pin_map port_index="7"   component_pin="lpddr4_0_dq_b7"/>
								<pin_map port_index="8"   component_pin="lpddr4_0_dq_b8"/>
								<pin_map port_index="9"   component_pin="lpddr4_0_dq_b9"/>
								<pin_map port_index="10"  component_pin="lpddr4_0_dq_b10"/>
								<pin_map port_index="11"  component_pin="lpddr4_0_dq_b11"/>
								<pin_map port_index="12"  component_pin="lpddr4_0_dq_b12"/>
								<pin_map port_index="13"  component_pin="lpddr4_0_dq_b13"/>
								<pin_map port_index="14"  component_pin="lpddr4_0_dq_b14"/>
								<pin_map port_index="15"  component_pin="lpddr4_0_dq_b15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs_t_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs_t_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs_t_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs_t_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_A" physical_port="lpddr4_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs_c_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs_c_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_B" physical_port="lpddr4_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dqs_c_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dqs_c_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CA_A" physical_port="lpddr4_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="lpddr4_0_ca_a0"/>
								<pin_map port_index="1"  component_pin="lpddr4_0_ca_a1"/>
								<pin_map port_index="2"  component_pin="lpddr4_0_ca_a2"/>
								<pin_map port_index="3"  component_pin="lpddr4_0_ca_a3"/>
								<pin_map port_index="4"  component_pin="lpddr4_0_ca_a4"/>
								<pin_map port_index="5"  component_pin="lpddr4_0_ca_a5"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_A" physical_port="lpddr4_cs_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cs_a"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_0_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ck_t_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ck_t_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ck_c_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ck_c_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_A" physical_port="lpddr4_cke_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_A" physical_port="lpddr4_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dmi_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dmi_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_B" physical_port="lpddr4_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_dmi_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_0_dmi_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="RESET_N" physical_port="lpddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_reset_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="ch1_lpddr4_c0" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller0" preset_proc="LPDDR4_Controller0_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
					<parameters>
						<parameter name="TYPE" value="CH1_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch1_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_1_dq_a0"/>
								<pin_map port_index="1"   component_pin="lpddr4_1_dq_a1"/>
								<pin_map port_index="2"   component_pin="lpddr4_1_dq_a2"/>
								<pin_map port_index="3"   component_pin="lpddr4_1_dq_a3"/>
								<pin_map port_index="4"   component_pin="lpddr4_1_dq_a4"/>
								<pin_map port_index="5"   component_pin="lpddr4_1_dq_a5"/>
								<pin_map port_index="6"   component_pin="lpddr4_1_dq_a6"/>
								<pin_map port_index="7"   component_pin="lpddr4_1_dq_a7"/>
								<pin_map port_index="8"   component_pin="lpddr4_1_dq_a8"/>
								<pin_map port_index="9"   component_pin="lpddr4_1_dq_a9"/>
								<pin_map port_index="10"  component_pin="lpddr4_1_dq_a10"/>
								<pin_map port_index="11"  component_pin="lpddr4_1_dq_a11"/>
								<pin_map port_index="12"  component_pin="lpddr4_1_dq_a12"/>
								<pin_map port_index="13"  component_pin="lpddr4_1_dq_a13"/>
								<pin_map port_index="14"  component_pin="lpddr4_1_dq_a14"/>
								<pin_map port_index="15"  component_pin="lpddr4_1_dq_a15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch1_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_1_dq_b0"/>
								<pin_map port_index="1"   component_pin="lpddr4_1_dq_b1"/>
								<pin_map port_index="2"   component_pin="lpddr4_1_dq_b2"/>
								<pin_map port_index="3"   component_pin="lpddr4_1_dq_b3"/>
								<pin_map port_index="4"   component_pin="lpddr4_1_dq_b4"/>
								<pin_map port_index="5"   component_pin="lpddr4_1_dq_b5"/>
								<pin_map port_index="6"   component_pin="lpddr4_1_dq_b6"/>
								<pin_map port_index="7"   component_pin="lpddr4_1_dq_b7"/>
								<pin_map port_index="8"   component_pin="lpddr4_1_dq_b8"/>
								<pin_map port_index="9"   component_pin="lpddr4_1_dq_b9"/>
								<pin_map port_index="10"  component_pin="lpddr4_1_dq_b10"/>
								<pin_map port_index="11"  component_pin="lpddr4_1_dq_b11"/>
								<pin_map port_index="12"  component_pin="lpddr4_1_dq_b12"/>
								<pin_map port_index="13"  component_pin="lpddr4_1_dq_b13"/>
								<pin_map port_index="14"  component_pin="lpddr4_1_dq_b14"/>
								<pin_map port_index="15"  component_pin="lpddr4_1_dq_b15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch1_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs_t_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs_t_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch1_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs_t_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs_t_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch1_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs_c_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs_c_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch1_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dqs_c_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dqs_c_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CA_A" physical_port="lpddr4_ch1_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="lpddr4_1_ca_a0"/>
								<pin_map port_index="1"  component_pin="lpddr4_1_ca_a1"/>
								<pin_map port_index="2"  component_pin="lpddr4_1_ca_a2"/>
								<pin_map port_index="3"  component_pin="lpddr4_1_ca_a3"/>
								<pin_map port_index="4"  component_pin="lpddr4_1_ca_a4"/>
								<pin_map port_index="5"  component_pin="lpddr4_1_ca_a5"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_A" physical_port="lpddr4_ch1_cs_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cs_a"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch1_ck_t_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ck_t_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch1_ck_c_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ck_c_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_A" physical_port="lpddr4_ch1_cke_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_A" physical_port="lpddr4_ch1_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dmi_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dmi_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_B" physical_port="lpddr4_ch1_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_dmi_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_1_dmi_b1"/>
							</pin_maps>
						</port_map>


						<port_map logical_port="RESET_N" physical_port="lpddr4_ch1_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_reset_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="ch0_lpddr4_c1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1" preset_proc="LPDDR4_Controller1_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
					<parameters>
						<parameter name="TYPE" value="CH0_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch2_dq_a" dir="inout" left="15" right="0">
						  <pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_2_dq_a0"/>
								<pin_map port_index="1"   component_pin="lpddr4_2_dq_a1"/>
								<pin_map port_index="2"   component_pin="lpddr4_2_dq_a2"/>
								<pin_map port_index="3"   component_pin="lpddr4_2_dq_a3"/>
								<pin_map port_index="4"   component_pin="lpddr4_2_dq_a4"/>
								<pin_map port_index="5"   component_pin="lpddr4_2_dq_a5"/>
								<pin_map port_index="6"   component_pin="lpddr4_2_dq_a6"/>
								<pin_map port_index="7"   component_pin="lpddr4_2_dq_a7"/>
								<pin_map port_index="8"   component_pin="lpddr4_2_dq_a8"/>
								<pin_map port_index="9"   component_pin="lpddr4_2_dq_a9"/>
								<pin_map port_index="10"  component_pin="lpddr4_2_dq_a10"/>
								<pin_map port_index="11"  component_pin="lpddr4_2_dq_a11"/>
								<pin_map port_index="12"  component_pin="lpddr4_2_dq_a12"/>
								<pin_map port_index="13"  component_pin="lpddr4_2_dq_a13"/>
								<pin_map port_index="14"  component_pin="lpddr4_2_dq_a14"/>
								<pin_map port_index="15"  component_pin="lpddr4_2_dq_a15"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch2_dq_b" dir="inout" left="15" right="0">
						  <pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_2_dq_b0"/>
								<pin_map port_index="1"   component_pin="lpddr4_2_dq_b1"/>
								<pin_map port_index="2"   component_pin="lpddr4_2_dq_b2"/>
								<pin_map port_index="3"   component_pin="lpddr4_2_dq_b3"/>
								<pin_map port_index="4"   component_pin="lpddr4_2_dq_b4"/>
								<pin_map port_index="5"   component_pin="lpddr4_2_dq_b5"/>
								<pin_map port_index="6"   component_pin="lpddr4_2_dq_b6"/>
								<pin_map port_index="7"   component_pin="lpddr4_2_dq_b7"/>
								<pin_map port_index="8"   component_pin="lpddr4_2_dq_b8"/>
								<pin_map port_index="9"   component_pin="lpddr4_2_dq_b9"/>
								<pin_map port_index="10"  component_pin="lpddr4_2_dq_b10"/>
								<pin_map port_index="11"  component_pin="lpddr4_2_dq_b11"/>
								<pin_map port_index="12"  component_pin="lpddr4_2_dq_b12"/>
								<pin_map port_index="13"  component_pin="lpddr4_2_dq_b13"/>
								<pin_map port_index="14"  component_pin="lpddr4_2_dq_b14"/>
								<pin_map port_index="15"  component_pin="lpddr4_2_dq_b15"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch2_dqs_t_a" dir="inout" left="1" right="0">
						  <pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs_t_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs_t_a1"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch2_dqs_t_b" dir="inout" left="1" right="0">
						  <pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs_t_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs_t_b1"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch2_dqs_c_a" dir="inout" left="1" right="0">
						  <pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs_c_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs_c_a1"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch2_dqs_c_b" dir="inout" left="1" right="0">
						  <pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dqs_c_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dqs_c_b1"/>
						  </pin_maps>
						</port_map>

						<port_map logical_port="CA_A" physical_port="lpddr4_ch2_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="lpddr4_2_ca_a0"/>
								<pin_map port_index="1"  component_pin="lpddr4_2_ca_a1"/>
								<pin_map port_index="2"  component_pin="lpddr4_2_ca_a2"/>
								<pin_map port_index="3"  component_pin="lpddr4_2_ca_a3"/>
								<pin_map port_index="4"  component_pin="lpddr4_2_ca_a4"/>
								<pin_map port_index="5"  component_pin="lpddr4_2_ca_a5"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_A" physical_port="lpddr4_ch2_cs_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cs_a"/>
								<!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch2_ck_t_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ck_t_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch2_ck_c_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_ck_c_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_A" physical_port="lpddr4_ch2_cke_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_A" physical_port="lpddr4_ch2_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dmi_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dmi_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_B" physical_port="lpddr4_ch2_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_dmi_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_2_dmi_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="RESET_N" physical_port="lpddr4_ch2_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_2_reset_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="ch1_lpddr4_c1" type="xilinx.com:interface:lpddr4_rtl:1.0" of_component="LPDDR4_Controller1" preset_proc="LPDDR4_Controller1_preset">
					<description>LPDDR4 board interface, it can use AXI_NoC IP for connection. </description>
					<parameters>
						<parameter name="TYPE" value="CH1_LPDDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="DQ_A" physical_port="lpddr4_ch3_dq_a" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_3_dq_a0"/>
								<pin_map port_index="1"   component_pin="lpddr4_3_dq_a1"/>
								<pin_map port_index="2"   component_pin="lpddr4_3_dq_a2"/>
								<pin_map port_index="3"   component_pin="lpddr4_3_dq_a3"/>
								<pin_map port_index="4"   component_pin="lpddr4_3_dq_a4"/>
								<pin_map port_index="5"   component_pin="lpddr4_3_dq_a5"/>
								<pin_map port_index="6"   component_pin="lpddr4_3_dq_a6"/>
								<pin_map port_index="7"   component_pin="lpddr4_3_dq_a7"/>
								<pin_map port_index="8"   component_pin="lpddr4_3_dq_a8"/>
								<pin_map port_index="9"   component_pin="lpddr4_3_dq_a9"/>
								<pin_map port_index="10"  component_pin="lpddr4_3_dq_a10"/>
								<pin_map port_index="11"  component_pin="lpddr4_3_dq_a11"/>
								<pin_map port_index="12"  component_pin="lpddr4_3_dq_a12"/>
								<pin_map port_index="13"  component_pin="lpddr4_3_dq_a13"/>
								<pin_map port_index="14"  component_pin="lpddr4_3_dq_a14"/>
								<pin_map port_index="15"  component_pin="lpddr4_3_dq_a15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQ_B" physical_port="lpddr4_ch3_dq_b" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0"   component_pin="lpddr4_3_dq_b0"/>
								<pin_map port_index="1"   component_pin="lpddr4_3_dq_b1"/>
								<pin_map port_index="2"   component_pin="lpddr4_3_dq_b2"/>
								<pin_map port_index="3"   component_pin="lpddr4_3_dq_b3"/>
								<pin_map port_index="4"   component_pin="lpddr4_3_dq_b4"/>
								<pin_map port_index="5"   component_pin="lpddr4_3_dq_b5"/>
								<pin_map port_index="6"   component_pin="lpddr4_3_dq_b6"/>
								<pin_map port_index="7"   component_pin="lpddr4_3_dq_b7"/>
								<pin_map port_index="8"   component_pin="lpddr4_3_dq_b8"/>
								<pin_map port_index="9"   component_pin="lpddr4_3_dq_b9"/>
								<pin_map port_index="10"  component_pin="lpddr4_3_dq_b10"/>
								<pin_map port_index="11"  component_pin="lpddr4_3_dq_b11"/>
								<pin_map port_index="12"  component_pin="lpddr4_3_dq_b12"/>
								<pin_map port_index="13"  component_pin="lpddr4_3_dq_b13"/>
								<pin_map port_index="14"  component_pin="lpddr4_3_dq_b14"/>
								<pin_map port_index="15"  component_pin="lpddr4_3_dq_b15"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_A" physical_port="lpddr4_ch3_dqs_t_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs_t_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs_t_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_T_B" physical_port="lpddr4_ch3_dqs_t_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs_t_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs_t_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_A" physical_port="lpddr4_ch3_dqs_c_a" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs_c_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs_c_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DQS_C_B" physical_port="lpddr4_ch3_dqs_c_b" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dqs_c_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dqs_c_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CA_A" physical_port="lpddr4_ch3_ca_a" dir="out" left="5" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="lpddr4_3_ca_a0"/>
								<pin_map port_index="1"  component_pin="lpddr4_3_ca_a1"/>
								<pin_map port_index="2"  component_pin="lpddr4_3_ca_a2"/>
								<pin_map port_index="3"  component_pin="lpddr4_3_ca_a3"/>
								<pin_map port_index="4"  component_pin="lpddr4_3_ca_a4"/>
								<pin_map port_index="5"  component_pin="lpddr4_3_ca_a5"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CS_A" physical_port="lpddr4_ch3_cs_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cs_a"/>
						 <!-- <pin_map port_index="1" component_pin="lpddr4_1_cs_a1"/> -->
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_T_A" physical_port="lpddr4_ch3_ck_t_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ck_t_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CK_C_A" physical_port="lpddr4_ch3_ck_c_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_ck_c_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="CKE_A" physical_port="lpddr4_ch3_cke_a" dir="out" >
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_cke_a"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_A" physical_port="lpddr4_ch3_dmi_a" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dmi_a0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dmi_a1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="DMI_B" physical_port="lpddr4_ch3_dmi_b" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_dmi_b0"/>
								<pin_map port_index="1" component_pin="lpddr4_3_dmi_b1"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="RESET_N" physical_port="lpddr4_ch3_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_3_reset_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="slave" name="lpddr4_0_ref" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_0_ref" preset_proc="sysclk0_preset">
					<description>LPDDR4 reference clock 0, 200 Mhz.</description>
					<parameters>
						<parameter name="frequency" value="200000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="lpddr4_0_ref_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_0_ref_p"/>
							</pin_maps>
						</port_map>
							<port_map logical_port="CLK_N" physical_port="lpddr4_0_ref_n" dir="in">
								<pin_maps>
									<pin_map port_index="0" component_pin="lpddr4_0_ref_n"/>
								</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="slave" name="lpddr4_1_ref" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="lpddr4_1_ref" preset_proc="sysclk0_preset">
					<description>LPDDR4 reference clock 1, 200 Mhz.</description>
					<parameters>
						<parameter name="frequency" value="200000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="lpddr4_1_ref_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="lpddr4_1_ref_p"/>
							</pin_maps>
						</port_map>
							<port_map logical_port="CLK_N" physical_port="lpddr4_1_ref_n" dir="in">
								<pin_maps>
									<pin_map port_index="0" component_pin="lpddr4_1_ref_n"/>
								</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="cdb_pl_uart_bank406" type="xilinx.com:interface:uart_rtl:1.0" of_component="cdb_pl_uart_bank406" >
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TxD" physical_port="cdb_pl_uart_txd" dir="out">
							<pin_maps>
							<pin_map port_index="0" component_pin="cdb_pl_uart_txd"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="cdb_pl_uart_rxd" dir="in">
							<pin_maps>
							<pin_map port_index="0" component_pin="cdb_pl_uart_rxd"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="gpio_sw" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_sw" preset_proc="gpio_sw_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="gpio_sw_tri_i" dir="in" left="1" right="0">
							<pin_maps>
							<pin_map port_index="0" component_pin="sw5"/>
							<pin_map port_index="1" component_pin="sw6"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="p16_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p16_gpio" >
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="p16_gpio_tri_i" dir="inout" left="11" right="0">
							<pin_maps>
							<pin_map port_index="0"  component_pin="p16_gpio0"/>
							<pin_map port_index="1"  component_pin="p16_gpio1"/>
							<pin_map port_index="2"  component_pin="p16_gpio2"/>
							<pin_map port_index="3"  component_pin="p16_gpio3"/>
							<pin_map port_index="4"  component_pin="p16_gpio4"/>
							<pin_map port_index="5"  component_pin="p16_gpio5"/>
							<pin_map port_index="6"  component_pin="p16_gpio6"/>
							<pin_map port_index="7"  component_pin="p16_gpio7"/>
							<pin_map port_index="8"  component_pin="p16_gpio8"/>
							<pin_map port_index="9"  component_pin="p16_gpio9"/>
							<pin_map port_index="10" component_pin="p16_gpio10"/>
							<pin_map port_index="11" component_pin="p16_gpio11"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="p16_gpio_tri_o" dir="inout" left="11" right="0">
							<pin_maps>
							<pin_map port_index="0"  component_pin="p16_gpio0"/>
							<pin_map port_index="1"  component_pin="p16_gpio1"/>
							<pin_map port_index="2"  component_pin="p16_gpio2"/>
							<pin_map port_index="3"  component_pin="p16_gpio3"/>
							<pin_map port_index="4"  component_pin="p16_gpio4"/>
							<pin_map port_index="5"  component_pin="p16_gpio5"/>
							<pin_map port_index="6"  component_pin="p16_gpio6"/>
							<pin_map port_index="7"  component_pin="p16_gpio7"/>
							<pin_map port_index="8"  component_pin="p16_gpio8"/>
							<pin_map port_index="9"  component_pin="p16_gpio9"/>
							<pin_map port_index="10" component_pin="p16_gpio10"/>
							<pin_map port_index="11" component_pin="p16_gpio11"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_T" physical_port="p16_gpio_tri_t" dir="inout" left="11" right="0">
							<pin_maps>
							<pin_map port_index="0"  component_pin="p16_gpio0"/>
							<pin_map port_index="1"  component_pin="p16_gpio1"/>
							<pin_map port_index="2"  component_pin="p16_gpio2"/>
							<pin_map port_index="3"  component_pin="p16_gpio3"/>
							<pin_map port_index="4"  component_pin="p16_gpio4"/>
							<pin_map port_index="5"  component_pin="p16_gpio5"/>
							<pin_map port_index="6"  component_pin="p16_gpio6"/>
							<pin_map port_index="7"  component_pin="p16_gpio7"/>
							<pin_map port_index="8"  component_pin="p16_gpio8"/>
							<pin_map port_index="9"  component_pin="p16_gpio9"/>
							<pin_map port_index="10" component_pin="p16_gpio10"/>
							<pin_map port_index="11" component_pin="p16_gpio11"/>
							</pin_maps>
						</port_map>

					</port_maps>
				</interface>

				<interface mode="master" name="gtrefclk0_bank105" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk0_bank105">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_0_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="pcie_104_ref_p"/>
								<pin_map port_index="1" component_pin="pcie_104_ref_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="gt_quad_base_bank105" />
						<parameter name="order" value="2" />
						<parameter name="buffer_inst_name" value="gtrefclk0_bank105" />
						<parameter name="ref_clk_inst" value="GT_REFCLK0" />
					<parameter name="frequency" value="100.00" />
					</parameters>
				</interface>

				<interface mode="master" name="gtrefclk0_bank106" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk0_bank106">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_1_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="hss_con_ref1_p"/>
								<pin_map port_index="1" component_pin="hss_con_ref1_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="gt_quad_base_bank106" />
						<parameter name="order" value="2" />
						<parameter name="buffer_inst_name" value="gtrefclk0_bank106" />
						<parameter name="ref_clk_inst" value="GT_REFCLK0" />
					<parameter name="frequency" value="156.25" />
					</parameters>
				</interface>

				<interface mode="master" name="gtrefclk0_bank201" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk0_bank201">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_2_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="hss_lnk_ref0_p"/>
								<pin_map port_index="1" component_pin="hss_lnk_ref0_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="gt_quad_base_bank201" />
						<parameter name="order" value="2" />
						<parameter name="buffer_inst_name" value="gtrefclk0_bank201" />
						<parameter name="ref_clk_inst" value="GT_REFCLK0" />
					<parameter name="frequency" value="156.25" />
					</parameters>
				</interface>

				<interface mode="master" name="gtrefclk0_bank204" type="xilinx.com:interface:dummy_util_buf_interface:1.0" of_component="gtrefclk0_bank204">
					<port_maps>
						<port_map logical_port="dummy1" physical_port="util_ds_buf_3_ds" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="hss_ff0_ref_p"/>
								<pin_map port_index="1" component_pin="hss_ff0_ref_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="gt_inst_name" value="gt_quad_base_bank204" />
						<parameter name="order" value="2" />
						<parameter name="buffer_inst_name" value="gtrefclk0_bank204" />
						<parameter name="ref_clk_inst" value="GT_REFCLK0" />
					<parameter name="frequency" value="156.25" />
					</parameters>
				</interface>

			</interfaces>
		</component>
<!--
		<component name="part1" display_name="xc7a12 FPGA" type="fpga" part_name="xc7a12ticpg238-1L" pin_map_file="part1_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
			<description>FPGA</description>
		</component>
-->
		<component name="ps_pmc_fixed_io" display_name="PS-PMC Fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx" >
			<description>Versal CIPS component </description>
			<component_modes>
				<component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
					<interfaces>
					<interface name="ps_pmc_fixed_io"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>

		<component name="LPDDR4_Controller0" display_name="LPDDR4_Controller0(LP0 AND LP1)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E512M32D1ZW-046" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GBIT LPDDR4 memory</description>
			<parameters>
				<parameter name="ddr_type" value="LPDDR4"/>
				<parameter name="size" value="16GB"/>
			</parameters>

			<component_modes>
				<component_mode name="LPDDR4_Controller0" display_name="LPDDR4_Controller0">
					<interfaces>
						<interface name="ch0_lpddr4_c0"/>
						<interface name="ch1_lpddr4_c0" optional="true"/>
						<interface name="lpddr4_0_ref" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>

		<component name="LPDDR4_Controller1" display_name="LPDDR4_Controller1(LP2 AND LP3)" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT53E512M32D1ZW-046" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GBIT LPDDR4 memory</description>
			<parameters>
				<parameter name="ddr_type" value="LPDDR4"/>
				<parameter name="size" value="16GB"/>
			</parameters>

			<component_modes>
				<component_mode name="LPDDR4_Controller1" display_name="LPDDR4_Controller1">
					<interfaces>
						<interface name="ch0_lpddr4_c1"/>
						<interface name="ch1_lpddr4_c1" optional="true"/>
						<interface name="lpddr4_1_ref" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>

		<component name="lpddr4_0_ref" display_name="LPDDR4 Reference Clock 0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5347" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for LPDDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>

		<component name="lpddr4_1_ref" display_name="LPDDR4 Reference Clock 1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5347" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for LPDDR4 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>

		<component name="cdb_pl_uart_bank406" display_name="CDB PL UART bank406" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="JTAG-SMT4" vendor="Digilent">
			<description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port	</description>
			<pins>
			<pin index="0" name="cdb_pl_uart_bank406_tx" iostandard="LVCMOS33"/>
			<pin index="1" name="cdb_pl_uart_bank406_rx" iostandard="LVCMOS33"/>
			</pins>
		</component>

		<component name="gpio_sw" display_name="GPIO DIP" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="218-4LPST" vendor="CTS">
			<description>GPIO DIP Switches</description>
		</component>

		<component name="p16_gpio" display_name="P16 GPIO" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>P16 GPIO Signals</description>
		</component>

		<component name="gtrefclk0_bank105" display_name="GT REFCLK0 on Bank 105" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations"  vendor="Marvell" spec_url="www.marvell.com">
			<description>GT REFCLK0 on Bank 105</description>
		</component>

		<component name="gtrefclk0_bank106" display_name="GT REFCLK0 on Bank 106" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations"  vendor="Marvell" spec_url="www.marvell.com">
			<description>GT REFCLK0 on Bank 106</description>
		</component>

		<component name="gtrefclk0_bank201" display_name="GT REFCLK0 on Bank 201" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations"  vendor="Marvell" spec_url="www.marvell.com">
			<description>GT REFCLK0 on Bank 201</description>
		</component>

		<component name="gtrefclk0_bank204" display_name="GT REFCLK0 on Bank 204" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations"  vendor="Marvell" spec_url="www.marvell.com">
			<description>GT REFCLK0 on Bank 204</description>
		</component>

	</components>

	<!-- -->
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		<!--<position name="1" component="part1"/> -->
		</jtag_chain>
	</jtag_chains>

	<connections>
		<connection name="part0_LPDDR4_Controller0" component1="part0" component2="LPDDR4_Controller0">
			<connection_map name="part0_LPDDR4_Controller0_1" typical_delay="5" c1_st_index="152" c1_end_index="261" c2_st_index="0" c2_end_index="109"/>
		</connection>

		<connection name="part0_LPDDR4_Controller1" component1="part0" component2="LPDDR4_Controller1">
			<connection_map name="part0_LPDDR4_Controller1_1" typical_delay="5" c1_st_index="264" c1_end_index="373" c2_st_index="0" c2_end_index="109"/>
		</connection>

		<connection name="part0_lpddr4_0_ref" component1="part0" component2="lpddr4_0_ref">
			<connection_map name="part0_lpddr4_0_ref_1" typical_delay="5" c1_st_index="262" c1_end_index="263" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_lpddr4_1_ref" component1="part0" component2="lpddr4_1_ref">
			<connection_map name="part0_lpddr4_1_ref_1" typical_delay="5" c1_st_index="374" c1_end_index="375" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_cdb_pl_uart_bank406" component1="part0" component2="cdb_pl_uart_bank406">
			<connection_map name="part0_cdb_pl_uart_bank406_1" typical_delay="5" c1_st_index="376" c1_end_index="377" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gpio_sw" component1="part0" component2="gpio_sw">
			<connection_map name="part0_gpio_sw_1" typical_delay="5" c1_st_index="14" c1_end_index="17" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_p16_gpio" component1="part0" component2="p16_gpio">
			<connection_map name="part0_p16_gpio_1" typical_delay="5" c1_st_index="378" c1_end_index="389" c2_st_index="0" c2_end_index="11"/>
		</connection>

		<connection name="part0_gtrefclk0_bank105" component1="part0" component2="gtrefclk0_bank105">
			<connection_map name="part0_gtrefclk0_bank105" typical_delay="5" c1_st_index="52" c1_end_index="53" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gtrefclk0_bank106" component1="part0" component2="gtrefclk0_bank106">
			<connection_map name="part0_gtrefclk0_bank106" typical_delay="5" c1_st_index="72" c1_end_index="73" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gtrefclk0_bank201" component1="part0" component2="gtrefclk0_bank201">
			<connection_map name="part0_gtrefclk0_bank201" typical_delay="5" c1_st_index="110" c1_end_index="111" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gtrefclk0_bank204" component1="part0" component2="gtrefclk0_bank204">
			<connection_map name="part0_gtrefclk0_bank204" typical_delay="5" c1_st_index="150" c1_end_index="151" c2_st_index="0" c2_end_index="1"/>
		</connection>

	</connections>
</board>
