# riscv_pipeline
A 5-stage pipelined RISC-V processor implementing a subset of the RV32I instruction set architecture. This project includes synthesizable Verilog modules and a complete simulation and synthesis flow.
