Classic Timing Analyzer report for HW
Sun Oct 13 22:02:51 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.998 ns                        ; Instr_Reg:inst3|Instr15_0[1] ; ULA_Out[30]                ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 125.25 MHz ( period = 7.984 ns ) ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.784 ns                ;
; N/A                                     ; 127.23 MHz ( period = 7.860 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 127.24 MHz ( period = 7.859 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.664 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.664 ns                ;
; N/A                                     ; 127.50 MHz ( period = 7.843 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.637 ns                ;
; N/A                                     ; 127.76 MHz ( period = 7.827 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 127.84 MHz ( period = 7.822 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg29[28] ; clock      ; clock    ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg0[28]  ; clock      ; clock    ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 127.89 MHz ( period = 7.819 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 127.89 MHz ( period = 7.819 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg24[28] ; clock      ; clock    ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 127.91 MHz ( period = 7.818 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 127.96 MHz ( period = 7.815 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg25[28] ; clock      ; clock    ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg14[28] ; clock      ; clock    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 128.47 MHz ( period = 7.784 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg22[28] ; clock      ; clock    ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg23[28] ; clock      ; clock    ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg18[28] ; clock      ; clock    ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 128.80 MHz ( period = 7.764 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg2[28]  ; clock      ; clock    ; None                        ; None                      ; 7.591 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 129.57 MHz ( period = 7.718 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Registrador:PC|Saida[28]   ; clock      ; clock    ; None                        ; None                      ; 7.545 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.493 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg5[30]  ; clock      ; clock    ; None                        ; None                      ; 7.489 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg24[29] ; clock      ; clock    ; None                        ; None                      ; 7.485 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg1[30]  ; clock      ; clock    ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg0[29]  ; clock      ; clock    ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 130.26 MHz ( period = 7.677 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[30]  ; clock      ; clock    ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 130.26 MHz ( period = 7.677 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg22[31] ; clock      ; clock    ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 130.29 MHz ( period = 7.675 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.485 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg8[29]  ; clock      ; clock    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 130.33 MHz ( period = 7.673 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 7.476 ns                ;
; N/A                                     ; 130.34 MHz ( period = 7.672 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg8[30]  ; clock      ; clock    ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg0[30]  ; clock      ; clock    ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 130.41 MHz ( period = 7.668 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[29]  ; clock      ; clock    ; None                        ; None                      ; 7.475 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 130.57 MHz ( period = 7.659 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.473 ns                ;
; N/A                                     ; 130.57 MHz ( period = 7.659 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 130.58 MHz ( period = 7.658 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.472 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 130.63 MHz ( period = 7.655 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.63 MHz ( period = 7.655 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.453 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg9[26]  ; clock      ; clock    ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg28[30] ; clock      ; clock    ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 130.84 MHz ( period = 7.643 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 130.84 MHz ( period = 7.643 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 130.84 MHz ( period = 7.643 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg18[27] ; clock      ; clock    ; None                        ; None                      ; 7.470 ns                ;
; N/A                                     ; 130.84 MHz ( period = 7.643 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.447 ns                ;
; N/A                                     ; 130.86 MHz ( period = 7.642 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg5[26]  ; clock      ; clock    ; None                        ; None                      ; 7.443 ns                ;
; N/A                                     ; 130.87 MHz ( period = 7.641 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg22[27] ; clock      ; clock    ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.87 MHz ( period = 7.641 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg14[27] ; clock      ; clock    ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 130.87 MHz ( period = 7.641 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.447 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg19[27] ; clock      ; clock    ; None                        ; None                      ; 7.463 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg29[28] ; clock      ; clock    ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg2[27]  ; clock      ; clock    ; None                        ; None                      ; 7.465 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg0[28]  ; clock      ; clock    ; None                        ; None                      ; 7.443 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg24[28] ; clock      ; clock    ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; 130.99 MHz ( period = 7.634 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg20[28] ; clock      ; clock    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; Instr_Reg:inst3|Instr15_0[2] ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.437 ns                ;
; N/A                                     ; 131.04 MHz ( period = 7.631 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg25[28] ; clock      ; clock    ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.08 MHz ( period = 7.629 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Registrador:PC|Saida[26]   ; clock      ; clock    ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 131.10 MHz ( period = 7.628 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg21[27] ; clock      ; clock    ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 131.10 MHz ( period = 7.628 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg15[27] ; clock      ; clock    ; None                        ; None                      ; 7.426 ns                ;
; N/A                                     ; 131.11 MHz ( period = 7.627 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.13 MHz ( period = 7.626 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 7.426 ns                ;
; N/A                                     ; 131.13 MHz ( period = 7.626 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg4[28]  ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 131.13 MHz ( period = 7.626 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 131.15 MHz ( period = 7.625 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 131.15 MHz ( period = 7.625 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.438 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg29[28] ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg21[28] ; clock      ; clock    ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg0[28]  ; clock      ; clock    ; None                        ; None                      ; 7.431 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg17[28] ; clock      ; clock    ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 131.23 MHz ( period = 7.620 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg25[26] ; clock      ; clock    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Registrador:PC|Saida[27]   ; clock      ; clock    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg24[28] ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg29[26] ; clock      ; clock    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg16[28] ; clock      ; clock    ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 131.32 MHz ( period = 7.615 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg25[28] ; clock      ; clock    ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 131.34 MHz ( period = 7.614 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg16[27] ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg27[26] ; clock      ; clock    ; None                        ; None                      ; 7.416 ns                ;
; N/A                                     ; 131.41 MHz ( period = 7.610 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.42 MHz ( period = 7.609 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg4[27]  ; clock      ; clock    ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 131.48 MHz ( period = 7.606 ns )                    ; Instr_Reg:inst3|Instr15_0[3] ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg5[27]  ; clock      ; clock    ; None                        ; None                      ; 7.404 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg18[26] ; clock      ; clock    ; None                        ; None                      ; 7.430 ns                ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 7.403 ns                ;
; N/A                                     ; 131.56 MHz ( period = 7.601 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg14[28] ; clock      ; clock    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg22[26] ; clock      ; clock    ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 131.61 MHz ( period = 7.598 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg13[27] ; clock      ; clock    ; None                        ; None                      ; 7.399 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.399 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg22[28] ; clock      ; clock    ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 7.415 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg25[27] ; clock      ; clock    ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg29[28] ; clock      ; clock    ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg23[28] ; clock      ; clock    ; None                        ; None                      ; 7.411 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg29[27] ; clock      ; clock    ; None                        ; None                      ; 7.392 ns                ;
; N/A                                     ; 131.80 MHz ( period = 7.587 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg0[28]  ; clock      ; clock    ; None                        ; None                      ; 7.397 ns                ;
; N/A                                     ; 131.80 MHz ( period = 7.587 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg28[26] ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 131.84 MHz ( period = 7.585 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 131.84 MHz ( period = 7.585 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg24[28] ; clock      ; clock    ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 131.84 MHz ( period = 7.585 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg14[28] ; clock      ; clock    ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 131.86 MHz ( period = 7.584 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg18[28] ; clock      ; clock    ; None                        ; None                      ; 7.411 ns                ;
; N/A                                     ; 131.86 MHz ( period = 7.584 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 7.390 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg25[28] ; clock      ; clock    ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg2[28]  ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 7.380 ns                ;
; N/A                                     ; 131.94 MHz ( period = 7.579 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[27]  ; clock      ; clock    ; None                        ; None                      ; 7.388 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg22[28] ; clock      ; clock    ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 7.403 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg11[26] ; clock      ; clock    ; None                        ; None                      ; 7.376 ns                ;
; N/A                                     ; 132.05 MHz ( period = 7.573 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.379 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.378 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg23[28] ; clock      ; clock    ; None                        ; None                      ; 7.399 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.377 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.373 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.373 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg18[28] ; clock      ; clock    ; None                        ; None                      ; 7.399 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg2[28]  ; clock      ; clock    ; None                        ; None                      ; 7.395 ns                ;
; N/A                                     ; 132.28 MHz ( period = 7.560 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 132.35 MHz ( period = 7.556 ns )                    ; Registrador:PC|Saida[9]      ; Banco_reg:inst10|Reg30[28] ; clock      ; clock    ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.35 MHz ( period = 7.556 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 132.38 MHz ( period = 7.554 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 132.38 MHz ( period = 7.554 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 7.363 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg5[28]  ; clock      ; clock    ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg14[28] ; clock      ; clock    ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg1[28]  ; clock      ; clock    ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.346 ns                ;
; N/A                                     ; 132.47 MHz ( period = 7.549 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 132.47 MHz ( period = 7.549 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.360 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg10[28] ; clock      ; clock    ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg26[28] ; clock      ; clock    ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg22[28] ; clock      ; clock    ; None                        ; None                      ; 7.373 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg19[28] ; clock      ; clock    ; None                        ; None                      ; 7.369 ns                ;
; N/A                                     ; 132.61 MHz ( period = 7.541 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg10[27] ; clock      ; clock    ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 132.61 MHz ( period = 7.541 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg19[26] ; clock      ; clock    ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg26[27] ; clock      ; clock    ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg23[28] ; clock      ; clock    ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; 132.68 MHz ( period = 7.537 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; Registrador:B|Saida[0]       ; Banco_reg:inst10|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 7.346 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg27[31] ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg25[31] ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg30[27] ; clock      ; clock    ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg29[28] ; clock      ; clock    ; None                        ; None                      ; 7.333 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Registrador:B|Saida[0]       ; Registrador:PC|Saida[28]   ; clock      ; clock    ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg29[31] ; clock      ; clock    ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg0[28]  ; clock      ; clock    ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg18[28] ; clock      ; clock    ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.75 MHz ( period = 7.533 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg26[26] ; clock      ; clock    ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg8[28]  ; clock      ; clock    ; None                        ; None                      ; 7.334 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg24[28] ; clock      ; clock    ; None                        ; None                      ; 7.334 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg10[26] ; clock      ; clock    ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.333 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg31[28] ; clock      ; clock    ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 132.80 MHz ( period = 7.530 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg6[28]  ; clock      ; clock    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 132.80 MHz ( period = 7.530 ns )                    ; Controlador:inst|ULAsrcB[0]  ; Banco_reg:inst10|Reg2[28]  ; clock      ; clock    ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg1[31]  ; clock      ; clock    ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; Registrador:PC|Saida[0]      ; Banco_reg:inst10|Reg25[28] ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 7.327 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg5[31]  ; clock      ; clock    ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; Registrador:PC|Saida[1]      ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.325 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; Instr_Reg:inst3|Instr15_0[1] ; Banco_reg:inst10|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Banco_reg:inst10|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 7.334 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; Registrador:B|Saida[1]       ; Banco_reg:inst10|Reg28[28] ; clock      ; clock    ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; Controlador:inst|ULAsrcB[1]  ; Registrador:PC|Saida[28]   ; clock      ; clock    ; None                        ; None                      ; 7.349 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                          ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 12.998 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.832 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.816 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.814 ns  ; Registrador:B|Saida[0]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.798 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.764 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.711 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.692 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.691 ns  ; Registrador:B|Saida[1]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.648 ns  ; Registrador:B|Saida[0]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.647 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.632 ns  ; Registrador:B|Saida[0]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.632 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.620 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.616 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.598 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.586 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.582 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.570 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.545 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.529 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.526 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.525 ns  ; Registrador:B|Saida[1]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.518 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.510 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.509 ns  ; Registrador:B|Saida[1]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.487 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.481 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.474 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.465 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.454 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.439 ns  ; Registrador:A|Saida[0]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.438 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.433 ns  ; Registrador:A|Saida[1]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.404 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.402 ns  ; Registrador:B|Saida[0]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.388 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.386 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.364 ns  ; Instr_Reg:inst3|Instr15_0[4]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.352 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.352 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.351 ns  ; Instr_Reg:inst3|Instr15_0[11] ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.349 ns  ; Registrador:PC|Saida[3]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.343 ns  ; Registrador:B|Saida[3]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.336 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.308 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.303 ns  ; Registrador:B|Saida[0]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.299 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.292 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.287 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.283 ns  ; Instr_Reg:inst3|Instr15_0[0]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.280 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.279 ns  ; Registrador:B|Saida[1]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.278 ns  ; Registrador:A|Saida[5]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.277 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.273 ns  ; Registrador:B|Saida[2]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.273 ns  ; Registrador:A|Saida[0]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.267 ns  ; Registrador:A|Saida[1]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.257 ns  ; Registrador:A|Saida[0]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.253 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.252 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.251 ns  ; Registrador:A|Saida[1]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.235 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.208 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.200 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.200 ns  ; Registrador:A|Saida[3]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.198 ns  ; Instr_Reg:inst3|Instr15_0[4]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.185 ns  ; Instr_Reg:inst3|Instr15_0[11] ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.183 ns  ; Registrador:PC|Saida[3]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.182 ns  ; Instr_Reg:inst3|Instr15_0[4]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.181 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.180 ns  ; Registrador:B|Saida[1]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.177 ns  ; Registrador:B|Saida[3]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.169 ns  ; Instr_Reg:inst3|Instr15_0[11] ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.167 ns  ; Registrador:PC|Saida[3]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.167 ns  ; Instr_Reg:inst3|Instr15_0[7]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.161 ns  ; Registrador:B|Saida[3]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.158 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.136 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.125 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 12.117 ns  ; Instr_Reg:inst3|Instr15_0[0]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.112 ns  ; Registrador:A|Saida[5]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.109 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.107 ns  ; Registrador:B|Saida[2]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.106 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.101 ns  ; Instr_Reg:inst3|Instr15_0[0]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.096 ns  ; Registrador:A|Saida[5]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.093 ns  ; Registrador:B|Saida[0]        ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.091 ns  ; Registrador:B|Saida[2]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.077 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.073 ns  ; Registrador:PC|Saida[7]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.068 ns  ; Registrador:B|Saida[0]        ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.064 ns  ; Registrador:B|Saida[5]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.062 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.059 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.052 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.043 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 12.034 ns  ; Registrador:A|Saida[3]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 12.029 ns  ; Registrador:A|Saida[8]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.027 ns  ; Registrador:A|Saida[0]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.025 ns  ; Instr_Reg:inst3|Instr15_0[6]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 12.021 ns  ; Registrador:A|Saida[1]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 12.018 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 12.018 ns  ; Registrador:A|Saida[3]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 12.007 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 12.001 ns  ; Instr_Reg:inst3|Instr15_0[7]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.990 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.985 ns  ; Instr_Reg:inst3|Instr15_0[7]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.971 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.970 ns  ; Registrador:B|Saida[1]        ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.968 ns  ; Instr_Reg:inst3|Instr15_0[10] ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.965 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.963 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.957 ns  ; Registrador:B|Saida[4]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.952 ns  ; Instr_Reg:inst3|Instr15_0[4]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.946 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.945 ns  ; Registrador:B|Saida[1]        ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.943 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[22] ; clock      ;
; N/A                                     ; None                                                ; 11.941 ns  ; Registrador:B|Saida[0]        ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.939 ns  ; Instr_Reg:inst3|Instr15_0[11] ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.937 ns  ; Registrador:PC|Saida[3]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.931 ns  ; Registrador:B|Saida[3]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.928 ns  ; Registrador:A|Saida[0]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.926 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.925 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.924 ns  ; Registrador:A|Saida[7]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.922 ns  ; Registrador:A|Saida[1]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.907 ns  ; Registrador:PC|Saida[7]       ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.904 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 11.901 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.900 ns  ; Instr_Reg:inst3|Instr15_0[9]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.899 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.898 ns  ; Registrador:B|Saida[5]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.891 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.891 ns  ; Registrador:PC|Saida[7]       ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.882 ns  ; Registrador:B|Saida[5]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.874 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.871 ns  ; Instr_Reg:inst3|Instr15_0[0]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.871 ns  ; Registrador:PC|Saida[13]      ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.866 ns  ; Registrador:A|Saida[5]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.863 ns  ; Registrador:A|Saida[8]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.861 ns  ; Registrador:B|Saida[2]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.859 ns  ; Instr_Reg:inst3|Instr15_0[6]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.853 ns  ; Instr_Reg:inst3|Instr15_0[4]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.849 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.847 ns  ; Registrador:A|Saida[8]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.843 ns  ; Instr_Reg:inst3|Instr15_0[6]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.840 ns  ; Instr_Reg:inst3|Instr15_0[11] ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.838 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.838 ns  ; Registrador:PC|Saida[3]       ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.832 ns  ; Registrador:B|Saida[3]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.828 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[18] ; clock      ;
; N/A                                     ; None                                                ; 11.824 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.819 ns  ; Registrador:PC|Saida[1]       ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.818 ns  ; Registrador:B|Saida[1]        ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.818 ns  ; Instr_Reg:inst3|Instr20_16[4] ; READ2[28]   ; clock      ;
; N/A                                     ; None                                                ; 11.813 ns  ; Registrador:PC|Saida[2]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.810 ns  ; Registrador:A|Saida[4]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.802 ns  ; Instr_Reg:inst3|Instr15_0[10] ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.797 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.792 ns  ; Instr_Reg:inst3|Instr15_0[8]  ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.791 ns  ; Registrador:B|Saida[4]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.788 ns  ; Registrador:A|Saida[3]        ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.786 ns  ; Instr_Reg:inst3|Instr15_0[10] ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.775 ns  ; Registrador:B|Saida[4]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.774 ns  ; Instr_Reg:inst3|Instr15_0[2]  ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.772 ns  ; Instr_Reg:inst3|Instr15_0[0]  ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.772 ns  ; Registrador:PC|Saida[5]       ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.767 ns  ; Registrador:A|Saida[5]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.762 ns  ; Registrador:B|Saida[2]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.759 ns  ; Registrador:B|Saida[0]        ; ULA_Out[22] ; clock      ;
; N/A                                     ; None                                                ; 11.758 ns  ; Registrador:A|Saida[7]        ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.755 ns  ; Instr_Reg:inst3|Instr15_0[7]  ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.753 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.747 ns  ; Instr_Reg:inst3|Instr15_0[3]  ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.747 ns  ; Registrador:PC|Saida[11]      ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.743 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[22] ; clock      ;
; N/A                                     ; None                                                ; 11.742 ns  ; Registrador:A|Saida[7]        ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.734 ns  ; Instr_Reg:inst3|Instr15_0[9]  ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.728 ns  ; Instr_Reg:inst3|Instr15_0[5]  ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.720 ns  ; Registrador:B|Saida[0]        ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 11.719 ns  ; Instr_Reg:inst3|Instr15_0[1]  ; ULA_Out[20] ; clock      ;
; N/A                                     ; None                                                ; 11.718 ns  ; Instr_Reg:inst3|Instr15_0[9]  ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.718 ns  ; Registrador:A|Saida[0]        ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.717 ns  ; Registrador:B|Saida[7]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.712 ns  ; Registrador:A|Saida[1]        ; ULA_Out[29] ; clock      ;
; N/A                                     ; None                                                ; 11.709 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[22] ; clock      ;
; N/A                                     ; None                                                ; 11.705 ns  ; Registrador:PC|Saida[13]      ; ULA_Out[31] ; clock      ;
; N/A                                     ; None                                                ; 11.704 ns  ; Controlador:inst|ULAsrcB[1]   ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 11.697 ns  ; Registrador:PC|Saida[9]       ; ULA_Out[15] ; clock      ;
; N/A                                     ; None                                                ; 11.693 ns  ; Registrador:A|Saida[0]        ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.689 ns  ; Registrador:A|Saida[3]        ; ULA_Out[26] ; clock      ;
; N/A                                     ; None                                                ; 11.689 ns  ; Registrador:PC|Saida[13]      ; ULA_Out[28] ; clock      ;
; N/A                                     ; None                                                ; 11.688 ns  ; Registrador:A|Saida[9]        ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.687 ns  ; Registrador:A|Saida[1]        ; ULA_Out[27] ; clock      ;
; N/A                                     ; None                                                ; 11.677 ns  ; Registrador:B|Saida[23]       ; ULA_Out[30] ; clock      ;
; N/A                                     ; None                                                ; 11.670 ns  ; Controlador:inst|ULAsrcB[0]   ; ULA_Out[24] ; clock      ;
; N/A                                     ; None                                                ; 11.661 ns  ; Registrador:PC|Saida[7]       ; ULA_Out[25] ; clock      ;
; N/A                                     ; None                                                ; 11.656 ns  ; Registrador:PC|Saida[0]       ; ULA_Out[22] ; clock      ;
; N/A                                     ; None                                                ; 11.656 ns  ; Instr_Reg:inst3|Instr15_0[7]  ; ULA_Out[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                               ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sun Oct 13 22:02:49 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 125.25 MHz between source register "Instr_Reg:inst3|Instr15_0[1]" and destination register "Banco_reg:inst10|Reg30[28]" (period= 7.984 ns)
    Info: + Longest register to register delay is 7.784 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[1]'
        Info: 2: + IC(0.569 ns) + CELL(0.357 ns) = 0.926 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 1; COMB Node = 'Ula32:inst1|carry_temp[1]~14'
        Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[1]~0'
        Info: 4: + IC(0.263 ns) + CELL(0.272 ns) = 1.710 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[3]~39'
        Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[5]~35'
        Info: 6: + IC(0.313 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[7]~31'
        Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.631 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[9]~27'
        Info: 8: + IC(0.533 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[11]~23'
        Info: 9: + IC(0.298 ns) + CELL(0.053 ns) = 3.568 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[13]~19'
        Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[15]~15'
        Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 4.122 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[17]~1'
        Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[19]~2'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.667 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[21]~3'
        Info: 14: + IC(0.480 ns) + CELL(0.053 ns) = 5.200 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[23]~4'
        Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[25]~5'
        Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[27]~6'
        Info: 17: + IC(0.615 ns) + CELL(0.053 ns) = 6.424 ns; Loc. = LCCOMB_X14_Y17_N20; Fanout = 34; COMB Node = 'Ula32:inst1|soma_temp[28]'
        Info: 18: + IC(1.051 ns) + CELL(0.309 ns) = 7.784 ns; Loc. = LCFF_X13_Y19_N19; Fanout = 2; REG Node = 'Banco_reg:inst10|Reg30[28]'
        Info: Total cell delay = 1.680 ns ( 21.58 % )
        Info: Total interconnect delay = 6.104 ns ( 78.42 % )
    Info: - Smallest clock skew is -0.016 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y19_N19; Fanout = 2; REG Node = 'Banco_reg:inst10|Reg30[28]'
            Info: Total cell delay = 1.472 ns ( 60.01 % )
            Info: Total interconnect delay = 0.981 ns ( 39.99 % )
        Info: - Longest clock path from clock "clock" to source register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[1]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clock" to destination pin "ULA_Out[30]" through register "Instr_Reg:inst3|Instr15_0[1]" is 12.998 ns
    Info: + Longest clock path from clock "clock" to source register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1289; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[1]'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 10.435 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 3; REG Node = 'Instr_Reg:inst3|Instr15_0[1]'
        Info: 2: + IC(0.569 ns) + CELL(0.357 ns) = 0.926 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 1; COMB Node = 'Ula32:inst1|carry_temp[1]~14'
        Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[1]~0'
        Info: 4: + IC(0.263 ns) + CELL(0.272 ns) = 1.710 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[3]~39'
        Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[5]~35'
        Info: 6: + IC(0.313 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[7]~31'
        Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.631 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[9]~27'
        Info: 8: + IC(0.533 ns) + CELL(0.053 ns) = 3.217 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[11]~23'
        Info: 9: + IC(0.298 ns) + CELL(0.053 ns) = 3.568 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[13]~19'
        Info: 10: + IC(0.225 ns) + CELL(0.053 ns) = 3.846 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[15]~15'
        Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 4.122 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[17]~1'
        Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[19]~2'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 4.667 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[21]~3'
        Info: 14: + IC(0.480 ns) + CELL(0.053 ns) = 5.200 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[23]~4'
        Info: 15: + IC(0.225 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[25]~5'
        Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.756 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 3; COMB Node = 'Ula32:inst1|carry_temp[27]~6'
        Info: 17: + IC(0.225 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X14_Y18_N4; Fanout = 2; COMB Node = 'Ula32:inst1|carry_temp[29]~7'
        Info: 18: + IC(0.215 ns) + CELL(0.053 ns) = 6.302 ns; Loc. = LCCOMB_X14_Y18_N0; Fanout = 34; COMB Node = 'Ula32:inst1|soma_temp[30]'
        Info: 19: + IC(2.151 ns) + CELL(1.982 ns) = 10.435 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'ULA_Out[30]'
        Info: Total cell delay = 3.406 ns ( 32.64 % )
        Info: Total interconnect delay = 7.029 ns ( 67.36 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4386 megabytes
    Info: Processing ended: Sun Oct 13 22:02:52 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


