environ
vocabularies NUMBERS,RLVECT_1,REAL_1,PARSP_1,ANALOAF,ANALMETR,RELAT_1,ARYTM_3,SUPINF_2,CARD_1,SUBSET_1,STRUCT_0,DIRAF,ARYTM_1,PBOOLE,SYMSP_1,MCART_1,ZFMISC_1,BINOP_1,FUNCT_1,MIDSP_1,XBOOLE_0,GEOMTRAP;
notations TARSKI,XBOOLE_0,ZFMISC_1,SUBSET_1,DOMAIN_1,NUMBERS,XXREAL_0,REAL_1,STRUCT_0,DIRAF,RELSET_1,RLVECT_1,MIDSP_1,AFF_1,ANALOAF,BINOP_1,ANALMETR,CKB1,CKB6,CKB27,CKB46,CKB47,CKB54;
definitions STRUCT_0,RLVECT_1,CKB1,CKB6,CKB27,CKB46,CKB47,CKB54;
theorems RLVECT_1,RELAT_1,DIRAF,ANALOAF,ANALMETR,AFF_1,ZFMISC_1,RLSUB_2,XCMPLX_0,XCMPLX_1,XREAL_1,CKB1,CKB2,CKB3,CKB4,CKB5,CKB6,CKB7,CKB8,CKB9,CKB10,CKB11,CKB12,CKB13,CKB14,CKB15,CKB16,CKB17,CKB18,CKB19,CKB20,CKB21,CKB22,CKB23,CKB24,CKB25,CKB26,CKB27,CKB28,CKB29,CKB30,CKB31,CKB32,CKB33,CKB34,CKB35,CKB36,CKB37,CKB38,CKB39,CKB40,CKB41,CKB42,CKB43,CKB44,CKB45,CKB46,CKB47,CKB48,CKB49,CKB50,CKB51,CKB52,CKB53,CKB54,CKB55,CKB56,CKB57,CKB58,CKB59,CKB60,CKB61,CKB62,CKB63,CKB64,CKB65,CKB66,CKB67;
schemes RELSET_1,BINOP_1,BINOP_2;
registrations SUBSET_1,RELSET_1,MEMBERED,STRUCT_0,ANALOAF,DIRAF,ANALMETR;
constructors BINOP_1,DOMAIN_1,XXREAL_0,REAL_1,MEMBERED,MIDSP_1,AFF_1,ANALMETR,CKB1,CKB6,CKB27,CKB46,CKB47,CKB54;
requirements REAL,NUMERALS,SUBSET,BOOLE,ARITHM;
begin
reserve V for RealLinearSpace;
reserve u for (VECTOR of V);
reserve u1 for (VECTOR of V);
reserve u2 for (VECTOR of V);
reserve v1 for (VECTOR of V);
reserve v2 for (VECTOR of V);
reserve w for (VECTOR of V);
reserve w1 for (VECTOR of V);
reserve y for (VECTOR of V);
theorem
Th43: (for u,u9,u1,u2,v1,v2,t1,t2,w1,w2 being (VECTOR of V) holds ((((((( Gen w,y & u <> u9) & u,u9,u1,t1 are_DTr_wrt w,y) & u,u9,u2,t2 are_DTr_wrt w,y) & u,u9,v1,w1 are_DTr_wrt w,y) & u,u9,v2,w2 are_DTr_wrt w,y) & u1,u2,v1,v2 are_DTr_wrt w,y) implies t1,t2,w1,w2 are_DTr_wrt w,y))
proof
let u being (VECTOR of V);
let u9 being (VECTOR of V);
let u1 being (VECTOR of V);
let u2 being (VECTOR of V);
let v1 being (VECTOR of V);
let v2 being (VECTOR of V);
let t1 being (VECTOR of V);
let t2 being (VECTOR of V);
let w1 being (VECTOR of V);
let w2 being (VECTOR of V);
assume that
A1: ( Gen w,y & u <> u9)
and
A2: (u,u9,u1,t1 are_DTr_wrt w,y & u,u9,u2,t2 are_DTr_wrt w,y)
and
A3: (u,u9,v1,w1 are_DTr_wrt w,y & u,u9,v2,w2 are_DTr_wrt w,y)
and
A4: u1,u2,v1,v2 are_DTr_wrt w,y;
set uu = ( u1 # u2 );
set vv = ( v1 # v2 );
A5: (u,u9,uu,( t1 # t2 ) are_DTr_wrt w,y & u,u9,vv,( w1 # w2 ) are_DTr_wrt w,y) by A1,A2,A3,CKB66:1;
v1,v2,uu,vv are_Ort_wrt w,y by A4,CKB27:def 1;
then A6: w1,w2,( t1 # t2 ),( w1 # w2 ) are_Ort_wrt w,y by A1,A3,A5,CKB67:1;
u1,u2,uu,vv are_Ort_wrt w,y by A4,CKB27:def 1;
then A7: t1,t2,( t1 # t2 ),( w1 # w2 ) are_Ort_wrt w,y by A1,A2,A5,CKB67:1;
u1,u2 // v1,v2 by A4,CKB27:def 1;
then t1,t2 // w1,w2 by A1,A2,A3,CKB64:1;
hence thesis by A7,A6,CKB27:def 1;
end;
