<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 15 21:40:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23666</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13320</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>408.115(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>83.484(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>444.523(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">90.586(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-2.381</td>
<td>2</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.282</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/io_state_r_s5/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>13.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.780</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>11.004</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.274</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>12.116</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.189</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>12.031</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.023</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>11.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.932</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>11.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.601</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>xffl_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.825</td>
</tr>
<tr>
<td>8</td>
<td>0.055</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>xffh_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.169</td>
</tr>
<tr>
<td>9</td>
<td>0.957</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.815</td>
</tr>
<tr>
<td>10</td>
<td>1.168</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.604</td>
</tr>
<tr>
<td>11</td>
<td>1.186</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.586</td>
</tr>
<tr>
<td>12</td>
<td>1.414</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>6.123</td>
</tr>
<tr>
<td>13</td>
<td>1.442</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.782</td>
</tr>
<tr>
<td>14</td>
<td>1.543</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_read_seq_0_s3/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.229</td>
</tr>
<tr>
<td>15</td>
<td>1.605</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.932</td>
</tr>
<tr>
<td>16</td>
<td>1.678</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.094</td>
</tr>
<tr>
<td>17</td>
<td>1.692</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>5.224</td>
</tr>
<tr>
<td>18</td>
<td>1.692</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>5.224</td>
</tr>
<tr>
<td>19</td>
<td>1.742</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_read_seq_1_s6/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>6.030</td>
</tr>
<tr>
<td>20</td>
<td>1.837</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.935</td>
</tr>
<tr>
<td>21</td>
<td>1.915</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_write_seq_0_s3/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.856</td>
</tr>
<tr>
<td>22</td>
<td>1.948</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.824</td>
</tr>
<tr>
<td>23</td>
<td>2.005</td>
<td>opll/u_mmr/u_reg/ks_II_s0/Q</td>
<td>opll/u_eg/step_III_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.220</td>
</tr>
<tr>
<td>24</td>
<td>2.038</td>
<td>config_enable_mapper0_s1/Q</td>
<td>memory_ctrl/enable_write_seq_1_s5/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.734</td>
</tr>
<tr>
<td>25</td>
<td>2.083</td>
<td>config_enable_megaram_s1/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.689</td>
</tr>
<tr>
<td>26</td>
<td>2.186</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.038</td>
</tr>
<tr>
<td>27</td>
<td>2.216</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.321</td>
</tr>
<tr>
<td>28</td>
<td>2.310</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.463</td>
</tr>
<tr>
<td>29</td>
<td>2.344</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.192</td>
</tr>
<tr>
<td>30</td>
<td>2.354</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.418</td>
</tr>
<tr>
<td>31</td>
<td>2.445</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.327</td>
</tr>
<tr>
<td>32</td>
<td>2.460</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.077</td>
</tr>
<tr>
<td>33</td>
<td>2.538</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>8.303</td>
</tr>
<tr>
<td>34</td>
<td>2.578</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.194</td>
</tr>
<tr>
<td>35</td>
<td>2.578</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.194</td>
</tr>
<tr>
<td>36</td>
<td>2.594</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.178</td>
</tr>
<tr>
<td>37</td>
<td>2.594</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.178</td>
</tr>
<tr>
<td>38</td>
<td>2.594</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.178</td>
</tr>
<tr>
<td>39</td>
<td>2.602</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.170</td>
</tr>
<tr>
<td>40</td>
<td>2.611</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.161</td>
</tr>
<tr>
<td>41</td>
<td>2.612</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.160</td>
</tr>
<tr>
<td>42</td>
<td>2.621</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.150</td>
</tr>
<tr>
<td>43</td>
<td>2.621</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.150</td>
</tr>
<tr>
<td>44</td>
<td>2.624</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.148</td>
</tr>
<tr>
<td>45</td>
<td>2.624</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.148</td>
</tr>
<tr>
<td>46</td>
<td>2.654</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.118</td>
</tr>
<tr>
<td>47</td>
<td>2.654</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_0_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.117</td>
</tr>
<tr>
<td>48</td>
<td>2.709</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.063</td>
</tr>
<tr>
<td>49</td>
<td>2.709</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.063</td>
</tr>
<tr>
<td>50</td>
<td>2.709</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>5.063</td>
</tr>
<tr>
<td>51</td>
<td>2.731</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.806</td>
</tr>
<tr>
<td>52</td>
<td>2.783</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.989</td>
</tr>
<tr>
<td>53</td>
<td>2.787</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.985</td>
</tr>
<tr>
<td>54</td>
<td>2.787</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.985</td>
</tr>
<tr>
<td>55</td>
<td>2.791</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.981</td>
</tr>
<tr>
<td>56</td>
<td>2.791</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.981</td>
</tr>
<tr>
<td>57</td>
<td>2.791</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.981</td>
</tr>
<tr>
<td>58</td>
<td>2.792</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>8.050</td>
</tr>
<tr>
<td>59</td>
<td>2.795</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.977</td>
</tr>
<tr>
<td>60</td>
<td>2.795</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.977</td>
</tr>
<tr>
<td>61</td>
<td>2.795</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.977</td>
</tr>
<tr>
<td>62</td>
<td>2.795</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.977</td>
</tr>
<tr>
<td>63</td>
<td>2.796</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.976</td>
</tr>
<tr>
<td>64</td>
<td>2.796</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.976</td>
</tr>
<tr>
<td>65</td>
<td>2.800</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.972</td>
</tr>
<tr>
<td>66</td>
<td>2.815</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.957</td>
</tr>
<tr>
<td>67</td>
<td>2.815</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.957</td>
</tr>
<tr>
<td>68</td>
<td>2.816</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.956</td>
</tr>
<tr>
<td>69</td>
<td>2.821</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.952</td>
</tr>
<tr>
<td>70</td>
<td>2.821</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.951</td>
</tr>
<tr>
<td>71</td>
<td>2.824</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.948</td>
</tr>
<tr>
<td>72</td>
<td>2.824</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.948</td>
</tr>
<tr>
<td>73</td>
<td>2.827</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.945</td>
</tr>
<tr>
<td>74</td>
<td>2.827</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.945</td>
</tr>
<tr>
<td>75</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>76</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>77</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>78</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>79</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>80</td>
<td>2.831</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.941</td>
</tr>
<tr>
<td>81</td>
<td>2.836</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.936</td>
</tr>
<tr>
<td>82</td>
<td>2.836</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.936</td>
</tr>
<tr>
<td>83</td>
<td>2.855</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.917</td>
</tr>
<tr>
<td>84</td>
<td>2.855</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.917</td>
</tr>
<tr>
<td>85</td>
<td>2.856</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.916</td>
</tr>
<tr>
<td>86</td>
<td>2.856</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.916</td>
</tr>
<tr>
<td>87</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>88</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>89</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>90</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>91</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>92</td>
<td>2.857</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.915</td>
</tr>
<tr>
<td>93</td>
<td>2.863</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.909</td>
</tr>
<tr>
<td>94</td>
<td>2.863</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.909</td>
</tr>
<tr>
<td>95</td>
<td>2.863</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.909</td>
</tr>
<tr>
<td>96</td>
<td>2.869</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.903</td>
</tr>
<tr>
<td>97</td>
<td>2.883</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.889</td>
</tr>
<tr>
<td>98</td>
<td>2.883</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.889</td>
</tr>
<tr>
<td>99</td>
<td>2.883</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.889</td>
</tr>
<tr>
<td>100</td>
<td>2.883</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.889</td>
</tr>
<tr>
<td>101</td>
<td>2.900</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.872</td>
</tr>
<tr>
<td>102</td>
<td>2.900</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.872</td>
</tr>
<tr>
<td>103</td>
<td>2.975</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.797</td>
</tr>
<tr>
<td>104</td>
<td>2.975</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.797</td>
</tr>
<tr>
<td>105</td>
<td>2.975</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.797</td>
</tr>
<tr>
<td>106</td>
<td>2.975</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.797</td>
</tr>
<tr>
<td>107</td>
<td>2.988</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.929</td>
</tr>
<tr>
<td>108</td>
<td>3.004</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.768</td>
</tr>
<tr>
<td>109</td>
<td>3.004</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.768</td>
</tr>
<tr>
<td>110</td>
<td>3.004</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.768</td>
</tr>
<tr>
<td>111</td>
<td>3.004</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.768</td>
</tr>
<tr>
<td>112</td>
<td>3.006</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.911</td>
</tr>
<tr>
<td>113</td>
<td>3.006</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.911</td>
</tr>
<tr>
<td>114</td>
<td>3.016</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_7_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-0.946</td>
<td>7.119</td>
</tr>
<tr>
<td>115</td>
<td>3.017</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.520</td>
</tr>
<tr>
<td>116</td>
<td>3.031</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.742</td>
</tr>
<tr>
<td>117</td>
<td>3.035</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.738</td>
</tr>
<tr>
<td>118</td>
<td>3.046</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.726</td>
</tr>
<tr>
<td>119</td>
<td>3.046</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.726</td>
</tr>
<tr>
<td>120</td>
<td>3.063</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.709</td>
</tr>
<tr>
<td>121</td>
<td>3.064</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.708</td>
</tr>
<tr>
<td>122</td>
<td>3.064</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.708</td>
</tr>
<tr>
<td>123</td>
<td>3.074</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.698</td>
</tr>
<tr>
<td>124</td>
<td>3.089</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.683</td>
</tr>
<tr>
<td>125</td>
<td>3.089</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.683</td>
</tr>
<tr>
<td>126</td>
<td>3.089</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.683</td>
</tr>
<tr>
<td>127</td>
<td>3.089</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.683</td>
</tr>
<tr>
<td>128</td>
<td>3.094</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.443</td>
</tr>
<tr>
<td>129</td>
<td>3.106</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/CE</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.811</td>
</tr>
<tr>
<td>130</td>
<td>3.131</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[9]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.642</td>
</tr>
<tr>
<td>131</td>
<td>3.141</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.776</td>
</tr>
<tr>
<td>132</td>
<td>3.172</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.600</td>
</tr>
<tr>
<td>133</td>
<td>3.172</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.600</td>
</tr>
<tr>
<td>134</td>
<td>3.172</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.600</td>
</tr>
<tr>
<td>135</td>
<td>3.172</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.600</td>
</tr>
<tr>
<td>136</td>
<td>3.177</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.595</td>
</tr>
<tr>
<td>137</td>
<td>3.177</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.595</td>
</tr>
<tr>
<td>138</td>
<td>3.187</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.585</td>
</tr>
<tr>
<td>139</td>
<td>3.187</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.585</td>
</tr>
<tr>
<td>140</td>
<td>3.187</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.585</td>
</tr>
<tr>
<td>141</td>
<td>3.187</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.585</td>
</tr>
<tr>
<td>142</td>
<td>3.213</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.560</td>
</tr>
<tr>
<td>143</td>
<td>3.227</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.310</td>
</tr>
<tr>
<td>144</td>
<td>3.231</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.686</td>
</tr>
<tr>
<td>145</td>
<td>3.282</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.490</td>
</tr>
<tr>
<td>146</td>
<td>3.282</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.490</td>
</tr>
<tr>
<td>147</td>
<td>3.282</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.490</td>
</tr>
<tr>
<td>148</td>
<td>3.282</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.490</td>
</tr>
<tr>
<td>149</td>
<td>3.303</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_0_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.614</td>
</tr>
<tr>
<td>150</td>
<td>3.324</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_mode_sel_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.448</td>
</tr>
<tr>
<td>151</td>
<td>3.335</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/WRE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.437</td>
</tr>
<tr>
<td>152</td>
<td>3.339</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CEA</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.381</td>
</tr>
<tr>
<td>153</td>
<td>3.343</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.429</td>
</tr>
<tr>
<td>154</td>
<td>3.343</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.429</td>
</tr>
<tr>
<td>155</td>
<td>3.343</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.429</td>
</tr>
<tr>
<td>156</td>
<td>3.343</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.429</td>
</tr>
<tr>
<td>157</td>
<td>3.356</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank3_7_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.416</td>
</tr>
<tr>
<td>158</td>
<td>3.365</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.552</td>
</tr>
<tr>
<td>159</td>
<td>3.383</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.389</td>
</tr>
<tr>
<td>160</td>
<td>3.383</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.389</td>
</tr>
<tr>
<td>161</td>
<td>3.383</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.389</td>
</tr>
<tr>
<td>162</td>
<td>3.403</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.133</td>
</tr>
<tr>
<td>163</td>
<td>3.408</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.364</td>
</tr>
<tr>
<td>164</td>
<td>3.427</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/WavCpy_s1/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.345</td>
</tr>
<tr>
<td>165</td>
<td>3.473</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.444</td>
</tr>
<tr>
<td>166</td>
<td>3.526</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_4_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.246</td>
</tr>
<tr>
<td>167</td>
<td>3.526</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_5_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.246</td>
</tr>
<tr>
<td>168</td>
<td>3.536</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.001</td>
</tr>
<tr>
<td>169</td>
<td>3.549</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_5_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.368</td>
</tr>
<tr>
<td>170</td>
<td>3.554</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.362</td>
</tr>
<tr>
<td>171</td>
<td>3.561</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.356</td>
</tr>
<tr>
<td>172</td>
<td>3.561</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_0_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.211</td>
</tr>
<tr>
<td>173</td>
<td>3.561</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_1_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.211</td>
</tr>
<tr>
<td>174</td>
<td>3.561</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_2_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.211</td>
</tr>
<tr>
<td>175</td>
<td>3.561</td>
<td>config_enable_ghost_scc_s1/Q</td>
<td>scc2/SccBank2_3_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.211</td>
</tr>
<tr>
<td>176</td>
<td>3.570</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_6_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.347</td>
</tr>
<tr>
<td>177</td>
<td>3.585</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.952</td>
</tr>
<tr>
<td>178</td>
<td>3.618</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.154</td>
</tr>
<tr>
<td>179</td>
<td>3.618</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.154</td>
</tr>
<tr>
<td>180</td>
<td>3.618</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.154</td>
</tr>
<tr>
<td>181</td>
<td>3.629</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_5_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-0.946</td>
<td>6.506</td>
</tr>
<tr>
<td>182</td>
<td>3.712</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/WavCpy_s1/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.060</td>
</tr>
<tr>
<td>183</td>
<td>3.712</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/flag_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>4.060</td>
</tr>
<tr>
<td>184</td>
<td>3.751</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.786</td>
</tr>
<tr>
<td>185</td>
<td>3.793</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_1_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.123</td>
</tr>
<tr>
<td>186</td>
<td>3.804</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_2_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.113</td>
</tr>
<tr>
<td>187</td>
<td>3.804</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.113</td>
</tr>
<tr>
<td>188</td>
<td>3.809</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>3.107</td>
</tr>
<tr>
<td>189</td>
<td>3.835</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.389</td>
</tr>
<tr>
<td>190</td>
<td>3.856</td>
<td>config_megaram_slot_1_s1/Q</td>
<td>megaram1/mega1/WavCpy_s1/D</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>3.916</td>
</tr>
<tr>
<td>191</td>
<td>3.861</td>
<td>config_enable_megaram_s1/Q</td>
<td>scc1/flag_s0/CE</td>
<td>clock_reset:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.417</td>
<td>3.911</td>
</tr>
<tr>
<td>192</td>
<td>3.911</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-0.946</td>
<td>6.224</td>
</tr>
<tr>
<td>193</td>
<td>3.914</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-0.946</td>
<td>6.221</td>
</tr>
<tr>
<td>194</td>
<td>3.924</td>
<td>memory_ctrl/vram/u_sdram/off_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_6_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>9.259</td>
<td>-0.946</td>
<td>6.211</td>
</tr>
<tr>
<td>195</td>
<td>3.934</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_7_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.273</td>
<td>2.982</td>
</tr>
<tr>
<td>196</td>
<td>1.981</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.596</td>
</tr>
<tr>
<td>197</td>
<td>2.236</td>
<td>cpu1/RD_s0/Q</td>
<td>megaram1/ff_ram_ena_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.340</td>
</tr>
<tr>
<td>198</td>
<td>2.269</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_0_s3/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.308</td>
</tr>
<tr>
<td>199</td>
<td>2.431</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>2.146</td>
</tr>
<tr>
<td>200</td>
<td>3.103</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>1.473</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.351</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.486</td>
<td>config1_ff_2_s0/Q</td>
<td>config_enable_ghost_scc_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.482</td>
<td>config1_ff_6_s0/Q</td>
<td>config_megaram_slot_0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.481</td>
<td>config1_ff_4_s0/Q</td>
<td>config_enable_mapper123_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.481</td>
<td>config1_ff_4_s0/Q</td>
<td>config_enable_mapper0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.480</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.480</td>
<td>audio_sample_3_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.480</td>
<td>audio_sample_2_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.480</td>
<td>audio_sample_0_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.477</td>
<td>config1_ff_7_s0/Q</td>
<td>config_enable_megaram123_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.477</td>
<td>config1_ff_7_s0/Q</td>
<td>config_megaram_slot_1_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.465</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.419</td>
<td>config1_ff_7_s0/Q</td>
<td>config_enable_megaram0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.344</td>
<td>config1_ff_4_s0/Q</td>
<td>config_mapper_slot_0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.344</td>
<td>config1_ff_5_s0/Q</td>
<td>config_mapper_slot_1_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.343</td>
<td>config1_ff_1_s1/Q</td>
<td>config_enable_megaram_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-0.997</td>
<td>0.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.343</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.343</td>
<td>audio_sample_10_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.343</td>
<td>audio_sample_8_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.343</td>
<td>audio_sample_4_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.328</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.328</td>
<td>audio_sample_5_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.328</td>
<td>audio_sample_1_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.253</td>
<td>cpu1/u0/DO_0_s0/Q</td>
<td>vdp4/CpuDbo_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.149</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.251</td>
<td>cpu1/u0/DO_3_s0/Q</td>
<td>vdp4/CpuDbo_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.151</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.505</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.505</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.505</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.498</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.498</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.202</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.498</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.202</td>
</tr>
<tr>
<td>7</td>
<td>5.065</td>
<td>n43_s2/I0</td>
<td>megaram1/mega1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>8</td>
<td>5.065</td>
<td>n43_s2/I0</td>
<td>scc2/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>9</td>
<td>5.065</td>
<td>n43_s2/I0</td>
<td>scc1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>10</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_scc_ram_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>11</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_ram_ena_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>12</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_0_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>13</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>14</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_2_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>15</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_3_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>16</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_4_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>17</td>
<td>5.074</td>
<td>n43_s2/I0</td>
<td>megaram1/ff_memreg[3]_5_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>4.358</td>
</tr>
<tr>
<td>18</td>
<td>2.782</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/WR_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>19</td>
<td>2.782</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MREQ_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>20</td>
<td>2.782</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/IORQ_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>21</td>
<td>2.782</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/RD_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>22</td>
<td>2.782</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MReq_Inhibit_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>23</td>
<td>6.761</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.202</td>
</tr>
<tr>
<td>24</td>
<td>6.761</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.202</td>
</tr>
<tr>
<td>25</td>
<td>6.761</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.202</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.477</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.715</td>
<td>2.203</td>
</tr>
<tr>
<td>2</td>
<td>0.510</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.703</td>
</tr>
<tr>
<td>3</td>
<td>0.510</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.703</td>
</tr>
<tr>
<td>4</td>
<td>0.510</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.703</td>
</tr>
<tr>
<td>5</td>
<td>0.513</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.703</td>
</tr>
<tr>
<td>6</td>
<td>0.513</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.703</td>
</tr>
<tr>
<td>7</td>
<td>0.513</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.703</td>
</tr>
<tr>
<td>8</td>
<td>0.757</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_0_s3/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>2.158</td>
</tr>
<tr>
<td>9</td>
<td>0.757</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_1_s1/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>2.158</td>
</tr>
<tr>
<td>10</td>
<td>0.757</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset3_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>2.158</td>
</tr>
<tr>
<td>11</td>
<td>0.769</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.715</td>
<td>2.495</td>
</tr>
<tr>
<td>12</td>
<td>0.976</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>13</td>
<td>0.976</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>14</td>
<td>0.976</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>15</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>16</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>17</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>18</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>19</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>20</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>21</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>22</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>23</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>24</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
<tr>
<td>25</td>
<td>1.118</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.703</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/Read_To_Reg_r_3_s49</td>
</tr>
<tr>
<td>3</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[5]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[1]_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_lfo/am_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/phinc_II_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.144</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>32.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>33.265</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>33.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>33.899</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>33.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>34.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>35.738</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>scc1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>36.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>37.344</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>37.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R39C8[1][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>38.439</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C6[3][B]</td>
<td>vdp_csr_n_s4/I2</td>
</tr>
<tr>
<td>38.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C6[3][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s4/F</td>
</tr>
<tr>
<td>40.233</td>
<td>1.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>vdp4/io_state_r_s6/I3</td>
</tr>
<tr>
<td>40.604</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s6/F</td>
</tr>
<tr>
<td>40.774</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>vdp4/CpuDbo_7_s4/I0</td>
</tr>
<tr>
<td>41.145</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>41.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>vdp4/io_state_r_s5/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>vdp4/io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.590, 34.974%; route: 6.274, 47.806%; tC2Q: 2.260, 17.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.367</td>
<td>0.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>megaram1/cart_ena_ff_s2/I0</td>
</tr>
<tr>
<td>10.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>11.248</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.391, 30.815%; route: 5.353, 48.647%; tC2Q: 2.260, 20.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.144</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>32.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>33.265</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>33.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>33.899</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>33.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>34.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>35.738</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>scc1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>36.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>37.344</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>37.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R39C8[1][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>39.051</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td>vdp_csr_n_s5/I2</td>
</tr>
<tr>
<td>39.378</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s5/F</td>
</tr>
<tr>
<td>40.137</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 31.396%; route: 6.052, 49.951%; tC2Q: 2.260, 18.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.144</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>32.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>33.265</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>33.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>33.899</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>33.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>34.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>35.738</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>scc1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>36.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>37.344</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>37.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R39C8[1][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>39.359</td>
<td>1.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>vdp_csw_n_s2/I1</td>
</tr>
<tr>
<td>39.908</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s2/F</td>
</tr>
<tr>
<td>40.052</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 33.463%; route: 5.745, 47.752%; tC2Q: 2.260, 18.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.144</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>32.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>33.265</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>33.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>33.899</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>33.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>34.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>35.738</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>scc1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>36.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>37.344</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>37.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R39C8[1][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>39.423</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>vdp4/n78_s2/I2</td>
</tr>
<tr>
<td>39.885</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">vdp4/n78_s2/F</td>
</tr>
<tr>
<td>39.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.939, 33.201%; route: 5.665, 47.751%; tC2Q: 2.260, 19.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.144</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>32.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>32.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>33.265</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>33.437</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>33.899</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>33.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>34.354</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>35.738</td>
<td>1.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>scc1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>36.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C21[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>37.344</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[1][B]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>37.899</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R39C8[1][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>39.423</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>39.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>39.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.848, 32.684%; route: 5.665, 48.120%; tC2Q: 2.260, 19.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>xffl_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C7[1][B]</td>
<td>n541_s12/I0</td>
</tr>
<tr>
<td>10.068</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C7[1][B]</td>
<td style=" background: #97FFFF;">n541_s12/F</td>
</tr>
<tr>
<td>10.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][B]</td>
<td style=" font-weight:bold;">xffl_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C7[1][B]</td>
<td>xffl_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C7[1][B]</td>
<td>xffl_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 40.152%; route: 3.620, 36.846%; tC2Q: 2.260, 23.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.233</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][A]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>3.803</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>3.947</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>cpu1/u0/n1101_s1/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s1/F</td>
</tr>
<tr>
<td>5.540</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[3][B]</td>
<td>cpu1/u0/A_i_11_s7/I1</td>
</tr>
<tr>
<td>5.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R27C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s7/F</td>
</tr>
<tr>
<td>7.135</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[0][B]</td>
<td>n532_s10/I1</td>
</tr>
<tr>
<td>7.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C10[0][B]</td>
<td style=" background: #97FFFF;">n532_s10/F</td>
</tr>
<tr>
<td>8.010</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[0][B]</td>
<td>n532_s12/I0</td>
</tr>
<tr>
<td>8.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C8[0][B]</td>
<td style=" background: #97FFFF;">n532_s12/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>n532_s8/I3</td>
</tr>
<tr>
<td>9.413</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td style=" background: #97FFFF;">n532_s8/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 29.348%; route: 4.218, 46.004%; tC2Q: 2.260, 24.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.597</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td>cpu_din_2_s6/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s6/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>6.884</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[3][B]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>7.402</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>cpu1/u0/n1141_s0/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1141_s0/F</td>
</tr>
<tr>
<td>8.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[0][A]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.246, 62.301%; route: 2.337, 34.294%; tC2Q: 0.232, 3.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.597</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td>cpu_din_0_s5/I3</td>
</tr>
<tr>
<td>6.088</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s5/F</td>
</tr>
<tr>
<td>6.501</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][B]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>7.018</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>7.694</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>cpu1/u0/n1143_s0/I0</td>
</tr>
<tr>
<td>8.264</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1143_s0/F</td>
</tr>
<tr>
<td>8.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[0][B]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.731, 56.500%; route: 2.641, 39.987%; tC2Q: 0.232, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.575</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[0][B]</td>
<td>cpu_din_3_s12/I3</td>
</tr>
<tr>
<td>5.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s12/F</td>
</tr>
<tr>
<td>5.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td>cpu_din_3_s5/I1</td>
</tr>
<tr>
<td>6.261</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s5/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>6.988</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>cpu1/u0/n1140_s0/I0</td>
</tr>
<tr>
<td>8.247</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13[1][A]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.699, 56.162%; route: 2.655, 40.316%; tC2Q: 0.232, 3.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][A]</td>
<td>memory_ctrl/sdram_address_8_s0/I1</td>
</tr>
<tr>
<td>3.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C48[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_8_s0/F</td>
</tr>
<tr>
<td>4.160</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n356_s16/I0</td>
</tr>
<tr>
<td>4.613</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s16/F</td>
</tr>
<tr>
<td>5.269</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I2</td>
</tr>
<tr>
<td>5.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>8.019</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 24.905%; route: 4.366, 71.306%; tC2Q: 0.232, 3.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.455</td>
<td>1.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/n506_s2/I0</td>
</tr>
<tr>
<td>8.025</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n506_s2/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.007, 25.790%; route: 3.515, 45.169%; tC2Q: 2.260, 29.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>2.508</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>2.509</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I1</td>
</tr>
<tr>
<td>2.971</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>2.974</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>4.253</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>4.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>7.890</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>7.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 38.529%; route: 3.597, 57.747%; tC2Q: 0.232, 3.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>4.089</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C5[1][B]</td>
<td>cpu_din_1_s44/I0</td>
</tr>
<tr>
<td>4.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s44/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td>cpu_din_1_s8/I1</td>
</tr>
<tr>
<td>5.263</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>5.781</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][B]</td>
<td>cpu_din_1_s1/I3</td>
</tr>
<tr>
<td>6.298</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>7.257</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1142_s0/I0</td>
</tr>
<tr>
<td>7.827</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s0/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 35.219%; route: 3.611, 60.870%; tC2Q: 0.232, 3.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.232</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[3][B]</td>
<td>cpu_din_4_s5/I3</td>
</tr>
<tr>
<td>5.802</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C6[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s5/F</td>
</tr>
<tr>
<td>5.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>6.491</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/n1139_s0/I1</td>
</tr>
<tr>
<td>7.755</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C11[1][A]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.682, 60.420%; route: 2.180, 35.773%; tC2Q: 0.232, 3.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.825</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>142.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.706</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>143.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.400</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.862</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.038</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.608</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.611</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>145.166</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>145.579</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>146.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>146.629</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.106, 59.456%; route: 1.886, 36.103%; tC2Q: 0.232, 4.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.825</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>142.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.706</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>143.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.400</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.862</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.038</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.608</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.611</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>145.166</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>145.579</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][B]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>146.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>146.629</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.106, 59.456%; route: 1.886, 36.103%; tC2Q: 0.232, 4.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>2.508</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>2.509</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I1</td>
</tr>
<tr>
<td>2.971</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>2.974</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>4.253</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>4.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>7.320</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>7.691</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 36.500%; route: 3.597, 59.653%; tC2Q: 0.232, 3.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.475</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[2][B]</td>
<td>cpu_din_6_s5/I3</td>
</tr>
<tr>
<td>6.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s5/F</td>
</tr>
<tr>
<td>6.046</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[2][A]</td>
<td>cpu_din_6_s1/I0</td>
</tr>
<tr>
<td>6.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>7.225</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[0][B]</td>
<td>cpu1/u0/n1137_s0/I1</td>
</tr>
<tr>
<td>7.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>7.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[0][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C11[0][B]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 58.685%; route: 2.220, 37.406%; tC2Q: 0.232, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>2.508</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>2.509</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I1</td>
</tr>
<tr>
<td>2.971</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>2.974</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][A]</td>
<td>ex_bus_rd_n_d_s1/I0</td>
</tr>
<tr>
<td>3.436</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C7[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>3.613</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C8[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>6.947</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>7.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.511, 42.875%; route: 3.113, 53.163%; tC2Q: 0.232, 3.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.048</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][B]</td>
<td>cpu_din_5_s5/I3</td>
</tr>
<tr>
<td>5.771</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s5/F</td>
</tr>
<tr>
<td>5.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[3][A]</td>
<td>cpu_din_5_s1/I0</td>
</tr>
<tr>
<td>6.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>cpu1/u0/n1138_s0/I1</td>
</tr>
<tr>
<td>7.484</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>7.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C12[2][A]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.600, 61.818%; route: 1.992, 34.198%; tC2Q: 0.232, 3.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll/u_mmr/u_reg/ks_II_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>opll/u_mmr/u_reg/ks_II_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">opll/u_mmr/u_reg/ks_II_s0/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][A]</td>
<td>opll/u_eg/u_comb/u_step/n12_s/I0</td>
</tr>
<tr>
<td>1.790</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n12_s/F</td>
</tr>
<tr>
<td>2.187</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C5[0][A]</td>
<td>opll/u_eg/u_comb/u_step/n20_s/I1</td>
</tr>
<tr>
<td>2.558</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n20_s/COUT</td>
</tr>
<tr>
<td>2.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C5[0][B]</td>
<td>opll/u_eg/u_comb/u_step/n19_s/CIN</td>
</tr>
<tr>
<td>2.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n19_s/COUT</td>
</tr>
<tr>
<td>2.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C5[1][A]</td>
<td>opll/u_eg/u_comb/u_step/n18_s/CIN</td>
</tr>
<tr>
<td>2.628</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n18_s/COUT</td>
</tr>
<tr>
<td>2.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C5[1][B]</td>
<td>opll/u_eg/u_comb/u_step/n17_s/CIN</td>
</tr>
<tr>
<td>2.663</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n17_s/COUT</td>
</tr>
<tr>
<td>2.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C5[2][A]</td>
<td>opll/u_eg/u_comb/u_step/n16_s/CIN</td>
</tr>
<tr>
<td>3.133</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C5[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n16_s/SUM</td>
</tr>
<tr>
<td>3.545</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][B]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s4/I3</td>
</tr>
<tr>
<td>4.115</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C4[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s4/F</td>
</tr>
<tr>
<td>4.117</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[3][A]</td>
<td>opll/u_eg/u_comb/u_step/rate_5_s3/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R12C4[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/rate_5_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[2][A]</td>
<td>opll/u_eg/u_comb/u_step/step_s10/I0</td>
</tr>
<tr>
<td>5.362</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C4[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s10/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>opll/u_eg/u_comb/u_step/step_s2/I3</td>
</tr>
<tr>
<td>6.327</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s2/F</td>
</tr>
<tr>
<td>6.749</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>opll/u_eg/u_comb/u_step/step_s1/I1</td>
</tr>
<tr>
<td>7.319</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s1/F</td>
</tr>
<tr>
<td>7.463</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">opll/u_eg/step_III_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>opll/u_eg/step_III_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 57.629%; route: 2.827, 39.158%; tC2Q: 0.232, 3.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td>cpu_din_2_s9/I2</td>
</tr>
<tr>
<td>2.508</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C7[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s9/F</td>
</tr>
<tr>
<td>2.509</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I1</td>
</tr>
<tr>
<td>2.971</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>2.974</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][A]</td>
<td>ex_bus_rd_n_d_s1/I0</td>
</tr>
<tr>
<td>3.436</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C7[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>3.613</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C8[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>7.024</td>
<td>2.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>7.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>7.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 40.320%; route: 3.190, 55.634%; tC2Q: 0.232, 4.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.232</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[3][A]</td>
<td>cpu_din_7_s5/I3</td>
</tr>
<tr>
<td>5.802</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s5/F</td>
</tr>
<tr>
<td>5.803</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][B]</td>
<td>cpu_din_7_s1/I0</td>
</tr>
<tr>
<td>6.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/n1136_s0/I1</td>
</tr>
<tr>
<td>7.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>7.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.618, 63.601%; route: 1.839, 32.321%; tC2Q: 0.232, 4.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.281</td>
<td>1.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 21.256%; route: 3.282, 46.632%; tC2Q: 2.260, 32.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>memory_ctrl/sdram_address_5_s0/I0</td>
</tr>
<tr>
<td>3.673</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_5_s0/F</td>
</tr>
<tr>
<td>4.090</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s16/I0</td>
</tr>
<tr>
<td>4.660</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s16/F</td>
</tr>
<tr>
<td>4.661</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I2</td>
</tr>
<tr>
<td>5.178</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>7.217</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 28.941%; route: 3.549, 66.699%; tC2Q: 0.232, 4.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>5.299</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C13[2][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>6.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[2][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>6.710</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>7.123</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.004, 54.991%; route: 2.227, 40.762%; tC2Q: 0.232, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>2.916</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>memory_ctrl/sdram_address_7_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_7_s0/F</td>
</tr>
<tr>
<td>3.916</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>4.467</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>5.022</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>7.088</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 31.950%; route: 3.301, 63.582%; tC2Q: 0.232, 4.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.171</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I0</td>
</tr>
<tr>
<td>4.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s5/I3</td>
</tr>
<tr>
<td>5.593</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s5/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[2][B]</td>
<td>scc2/SccCh/w_wave_adr_5_s2/I3</td>
</tr>
<tr>
<td>6.048</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s2/F</td>
</tr>
<tr>
<td>7.079</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.841, 33.978%; route: 3.345, 61.741%; tC2Q: 0.232, 4.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>6.987</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 31.257%; route: 3.430, 64.388%; tC2Q: 0.232, 4.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_16_s1/Q</td>
</tr>
<tr>
<td>3.533</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s6/I0</td>
</tr>
<tr>
<td>4.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s6/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I0</td>
</tr>
<tr>
<td>5.100</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>6.972</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 20.368%; route: 3.811, 75.062%; tC2Q: 0.232, 4.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>32.221</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>32.592</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>32.596</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>33.145</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>33.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>33.609</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>34.063</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>36.325</td>
<td>2.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.352, 28.325%; route: 3.691, 44.457%; tC2Q: 2.260, 27.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[0][A]</td>
<td>scc1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>6.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 47.358%; route: 2.502, 48.176%; tC2Q: 0.232, 4.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>scc1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>6.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 47.358%; route: 2.502, 48.176%; tC2Q: 0.232, 4.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C10[1][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>6.287</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>6.839</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.150%; route: 2.401, 46.370%; tC2Q: 0.232, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C10[1][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>6.287</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>6.839</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.150%; route: 2.401, 46.370%; tC2Q: 0.232, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][A]</td>
<td>scc1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>6.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>6.839</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 47.506%; route: 2.486, 48.014%; tC2Q: 0.232, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>5.299</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>5.487</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][B]</td>
<td>scc1/SccCh/w_wave_adr_6_s4/I3</td>
</tr>
<tr>
<td>5.858</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s4/F</td>
</tr>
<tr>
<td>5.862</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>6.417</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>6.831</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 57.079%; route: 1.987, 38.434%; tC2Q: 0.232, 4.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.821</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C8[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.315%; route: 2.384, 46.190%; tC2Q: 0.232, 4.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.036</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][A]</td>
<td>scc1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>6.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>6.820</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 47.675%; route: 2.468, 47.828%; tC2Q: 0.232, 4.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[3][A]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C4[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.413%; route: 2.373, 46.083%; tC2Q: 0.232, 4.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[3][A]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C4[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.413%; route: 2.373, 46.083%; tC2Q: 0.232, 4.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.809</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C9[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.436%; route: 2.371, 46.057%; tC2Q: 0.232, 4.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.809</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C9[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 49.436%; route: 2.371, 46.057%; tC2Q: 0.232, 4.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.036</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][B]</td>
<td>scc1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>6.606</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C14[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.659, 51.952%; route: 2.227, 43.516%; tC2Q: 0.232, 4.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[0][A]</td>
<td>scc2/SccCh/w_wave_adr_0_s2/I2</td>
</tr>
<tr>
<td>5.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_0_s2/F</td>
</tr>
<tr>
<td>6.778</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 32.536%; route: 3.220, 62.931%; tC2Q: 0.232, 4.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 32.133%; route: 3.204, 63.285%; tC2Q: 0.232, 4.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[3][A]</td>
<td>scc2/SccCh/w_wave_adr_3_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_3_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 32.133%; route: 3.204, 63.285%; tC2Q: 0.232, 4.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[3][B]</td>
<td>scc2/SccCh/w_wave_adr_4_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_4_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 32.133%; route: 3.204, 63.285%; tC2Q: 0.232, 4.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_16_s1/Q</td>
</tr>
<tr>
<td>3.533</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s6/I0</td>
</tr>
<tr>
<td>4.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s6/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I0</td>
</tr>
<tr>
<td>5.100</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>6.701</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 21.516%; route: 3.540, 73.656%; tC2Q: 0.232, 4.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[0][A]</td>
<td>scc2/SccCh/w_wave_adr_0_s2/I2</td>
</tr>
<tr>
<td>5.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_0_s2/F</td>
</tr>
<tr>
<td>6.650</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 33.372%; route: 3.092, 61.978%; tC2Q: 0.232, 4.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C10[1][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>6.287</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>6.645</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C11[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.056%; route: 2.208, 44.290%; tC2Q: 0.232, 4.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][B]</td>
<td>scc2/SccCh/w_wave_adr_6_s2/I3</td>
</tr>
<tr>
<td>5.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_6_s2/F</td>
</tr>
<tr>
<td>6.645</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.563, 31.357%; route: 3.190, 63.988%; tC2Q: 0.232, 4.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C8[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.097%; route: 2.204, 44.245%; tC2Q: 0.232, 4.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C8[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.097%; route: 2.204, 44.245%; tC2Q: 0.232, 4.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C8[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.097%; route: 2.204, 44.245%; tC2Q: 0.232, 4.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>30.821</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>31.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>31.994</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>32.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>32.545</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>33.007</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>33.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>33.470</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>33.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>33.988</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>36.071</td>
<td>2.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 31.144%; route: 3.283, 40.780%; tC2Q: 2.260, 28.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.134%; route: 2.200, 44.204%; tC2Q: 0.232, 4.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C9[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.134%; route: 2.200, 44.204%; tC2Q: 0.232, 4.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.134%; route: 2.200, 44.204%; tC2Q: 0.232, 4.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][B]</td>
<td>megaram1/mega1/SccCh/n147_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C11[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n147_s1/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.134%; route: 2.200, 44.204%; tC2Q: 0.232, 4.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[2][A]</td>
<td>megaram1/mega1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>6.279</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 50.720%; route: 2.220, 44.618%; tC2Q: 0.232, 4.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[2][A]</td>
<td>megaram1/mega1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>6.279</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 50.720%; route: 2.220, 44.618%; tC2Q: 0.232, 4.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>6.633</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 33.487%; route: 3.075, 61.847%; tC2Q: 0.232, 4.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[3][A]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>6.618</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.340%; route: 2.180, 43.980%; tC2Q: 0.232, 4.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[3][A]</td>
<td>megaram1/mega1/SccCh/n101_s1/I2</td>
</tr>
<tr>
<td>6.260</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n101_s1/F</td>
</tr>
<tr>
<td>6.618</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.340%; route: 2.180, 43.980%; tC2Q: 0.232, 4.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C10[1][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>6.287</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>6.617</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C10[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.347%; route: 2.179, 43.972%; tC2Q: 0.232, 4.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][B]</td>
<td>scc1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>6.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 49.679%; route: 2.260, 45.635%; tC2Q: 0.232, 4.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 32.861%; route: 3.092, 62.454%; tC2Q: 0.232, 4.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[2][A]</td>
<td>megaram1/mega1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>6.279</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.010%; route: 2.192, 44.301%; tC2Q: 0.232, 4.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[2][A]</td>
<td>megaram1/mega1/SccCh/n183_s1/I3</td>
</tr>
<tr>
<td>6.279</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n183_s1/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[2][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[2][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.010%; route: 2.192, 44.301%; tC2Q: 0.232, 4.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C9[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C9[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C10[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C10[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C10[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.045%; route: 2.189, 44.263%; tC2Q: 0.232, 4.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C9[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C9[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C10[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.045%; route: 2.189, 44.263%; tC2Q: 0.232, 4.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C6[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C6[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C6[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C6[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C6[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C3[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C3[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.081%; route: 2.185, 44.224%; tC2Q: 0.232, 4.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.597</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.559%; route: 2.159, 43.741%; tC2Q: 0.232, 4.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.597</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.559%; route: 2.159, 43.741%; tC2Q: 0.232, 4.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.817</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>megaram1/mega1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>6.387</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C11[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>6.577</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C11[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.764%; route: 2.140, 43.518%; tC2Q: 0.232, 4.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.817</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>megaram1/mega1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>6.387</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C11[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>6.577</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.764%; route: 2.140, 43.518%; tC2Q: 0.232, 4.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C9[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C9[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>6.577</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C9[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C9[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C9[0][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.339%; route: 2.160, 43.942%; tC2Q: 0.232, 4.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C9[1][B]</td>
<td>megaram1/mega1/SccCh/n171_s1/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C9[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s1/F</td>
</tr>
<tr>
<td>6.577</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C9[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C9[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C9[0][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.339%; route: 2.160, 43.942%; tC2Q: 0.232, 4.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C4[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C4[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C4[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C4[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[1][B]</td>
<td>megaram1/mega1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>6.576</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C3[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C3[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.352%; route: 2.159, 43.928%; tC2Q: 0.232, 4.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C5[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C5[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.414%; route: 2.153, 43.861%; tC2Q: 0.232, 4.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C5[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C5[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C5[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 51.414%; route: 2.153, 43.861%; tC2Q: 0.232, 4.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.171</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I0</td>
</tr>
<tr>
<td>4.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s5/I3</td>
</tr>
<tr>
<td>5.593</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s5/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[2][B]</td>
<td>scc2/SccCh/w_wave_adr_5_s2/I3</td>
</tr>
<tr>
<td>6.048</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s2/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.841, 37.500%; route: 2.836, 57.775%; tC2Q: 0.232, 4.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>scc2/SccCh/w_wave_adr_7_s2/I3</td>
</tr>
<tr>
<td>5.548</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_7_s2/F</td>
</tr>
<tr>
<td>6.563</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[1][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 30.209%; route: 3.190, 65.059%; tC2Q: 0.232, 4.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[0][A]</td>
<td>megaram1/mega1/SccCh/n187_s1/I3</td>
</tr>
<tr>
<td>6.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s1/F</td>
</tr>
<tr>
<td>6.550</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 49.843%; route: 2.220, 45.412%; tC2Q: 0.232, 4.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[0][A]</td>
<td>megaram1/mega1/SccCh/n187_s1/I3</td>
</tr>
<tr>
<td>6.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s1/F</td>
</tr>
<tr>
<td>6.550</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 49.843%; route: 2.220, 45.412%; tC2Q: 0.232, 4.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[0][A]</td>
<td>megaram1/mega1/SccCh/n187_s1/I3</td>
</tr>
<tr>
<td>6.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s1/F</td>
</tr>
<tr>
<td>6.550</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 49.843%; route: 2.220, 45.412%; tC2Q: 0.232, 4.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C9[0][A]</td>
<td>megaram1/mega1/SccCh/n187_s1/I3</td>
</tr>
<tr>
<td>6.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C9[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s1/F</td>
</tr>
<tr>
<td>6.550</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C9[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C9[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 49.843%; route: 2.220, 45.412%; tC2Q: 0.232, 4.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.817</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>megaram1/mega1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>6.387</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C11[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 52.236%; route: 2.095, 43.002%; tC2Q: 0.232, 4.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.817</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C11[0][B]</td>
<td>megaram1/mega1/SccCh/n179_s1/I3</td>
</tr>
<tr>
<td>6.387</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C11[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n179_s1/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C11[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C11[1][B]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 52.236%; route: 2.095, 43.002%; tC2Q: 0.232, 4.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.055%; route: 2.020, 42.108%; tC2Q: 0.232, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.055%; route: 2.020, 42.108%; tC2Q: 0.232, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.055%; route: 2.020, 42.108%; tC2Q: 0.232, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[3][B]</td>
<td>megaram1/mega1/SccCh/n119_s1/I2</td>
</tr>
<tr>
<td>6.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n119_s1/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.055%; route: 2.020, 42.108%; tC2Q: 0.232, 4.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>psg1/n1363_s5/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.166</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.340</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>psg1/n1364_s1/I3</td>
</tr>
<tr>
<td>144.711</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>145.333</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 52.054%; route: 1.652, 42.041%; tC2Q: 0.232, 5.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.373%; route: 1.991, 41.762%; tC2Q: 0.232, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C11[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.373%; route: 1.991, 41.762%; tC2Q: 0.232, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C11[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.373%; route: 1.991, 41.762%; tC2Q: 0.232, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>megaram1/mega1/SccCh/n143_s1/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n143_s1/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_d_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 53.373%; route: 1.991, 41.762%; tC2Q: 0.232, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>psg1/n1363_s5/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.166</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.169</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>144.540</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>145.316</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 52.292%; route: 1.634, 41.776%; tC2Q: 0.232, 5.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>psg1/n1363_s5/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.166</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.169</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>144.540</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>145.316</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 52.292%; route: 1.634, 41.776%; tC2Q: 0.232, 5.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.171</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_7_s/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_7_s/F</td>
</tr>
<tr>
<td>15.022</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_7_s/I0</td>
</tr>
<tr>
<td>15.577</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C53[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_7_s/F</td>
</tr>
<tr>
<td>16.621</td>
<td>1.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R8C31[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.708</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_7_s0/G</td>
</tr>
<tr>
<td>19.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
<tr>
<td>19.638</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.008%; route: 5.961, 83.733%; tC2Q: 0.232, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_4_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>memory_ctrl/sdram_address_4_s0/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_4_s0/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>4.819</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>5.190</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>6.416</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 32.632%; route: 2.813, 62.235%; tC2Q: 0.232, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>5.746</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.466, 52.006%; route: 2.044, 43.101%; tC2Q: 0.232, 4.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>5.197</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>5.714</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 51.249%; route: 2.078, 43.854%; tC2Q: 0.232, 4.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C4[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 53.412%; route: 1.970, 41.679%; tC2Q: 0.232, 4.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.690</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C4[2][A]</td>
<td>megaram1/mega1/SccCh/n133_s1/I2</td>
</tr>
<tr>
<td>6.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n133_s1/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C4[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C4[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 53.412%; route: 1.970, 41.679%; tC2Q: 0.232, 4.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>5.197</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>5.714</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>6.370</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 51.556%; route: 2.049, 43.518%; tC2Q: 0.232, 4.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[3][B]</td>
<td>scc2/SccCh/w_wave_adr_4_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_4_s2/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 34.555%; route: 2.849, 60.518%; tC2Q: 0.232, 4.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.435</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[3][A]</td>
<td>scc2/SccCh/w_wave_adr_3_s2/I2</td>
</tr>
<tr>
<td>5.952</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_3_s2/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 34.555%; route: 2.849, 60.518%; tC2Q: 0.232, 4.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>4.771</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s5/I2</td>
</tr>
<tr>
<td>5.233</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s5/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>5.962</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>6.359</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.937, 62.516%; route: 1.529, 32.546%; tC2Q: 0.232, 4.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>6.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 54.347%; route: 1.906, 40.698%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>6.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 54.347%; route: 1.906, 40.698%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>6.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C3[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 54.347%; route: 1.906, 40.698%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I2</td>
</tr>
<tr>
<td>6.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C4[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C3[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 54.347%; route: 1.906, 40.698%; tC2Q: 0.232, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C55[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C55[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_10_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td>memory_ctrl/sdram_address_10_s0/I1</td>
</tr>
<tr>
<td>3.182</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_10_s0/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s15/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C44[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s15/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s14/I0</td>
</tr>
<tr>
<td>5.190</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s14/F</td>
</tr>
<tr>
<td>6.339</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 32.477%; route: 2.768, 62.302%; tC2Q: 0.232, 5.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.825</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>142.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.706</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>143.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.400</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.862</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.038</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[3][A]</td>
<td>psg1/env_hold_s4/I3</td>
</tr>
<tr>
<td>144.608</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C12[3][A]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s4/F</td>
</tr>
<tr>
<td>144.609</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[3][B]</td>
<td>psg1/env_hold_s3/I0</td>
</tr>
<tr>
<td>145.071</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C12[3][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s3/F</td>
</tr>
<tr>
<td>145.215</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.496, 65.501%; route: 1.083, 28.411%; tC2Q: 0.232, 6.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][B]</td>
<td>scc2/SccCh/w_wave_adr_6_s2/I3</td>
</tr>
<tr>
<td>5.630</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_6_s2/F</td>
</tr>
<tr>
<td>6.302</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.563, 33.673%; route: 2.847, 61.329%; tC2Q: 0.232, 4.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.825</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>142.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.706</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>143.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.400</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.862</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.038</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.608</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.611</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psg1/n1354_s4/I2</td>
</tr>
<tr>
<td>145.181</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s4/F</td>
</tr>
<tr>
<td>145.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 68.966%; route: 0.940, 24.889%; tC2Q: 0.232, 6.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C2[0][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 52.979%; route: 1.931, 41.977%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C2[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 52.979%; route: 1.931, 41.977%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C3[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C3[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 52.979%; route: 1.931, 41.977%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C3[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C3[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 52.979%; route: 1.931, 41.977%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7[3][B]</td>
<td>megaram1/mega1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R50C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>6.256</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C7[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C7[0][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C7[0][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 53.030%; route: 1.926, 41.921%; tC2Q: 0.232, 5.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7[3][B]</td>
<td>megaram1/mega1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R50C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>6.256</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C7[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C7[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 53.030%; route: 1.926, 41.921%; tC2Q: 0.232, 5.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C10[3][A]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C10[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>6.245</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 55.052%; route: 1.829, 39.888%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C10[3][A]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C10[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>6.245</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 55.052%; route: 1.829, 39.888%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C10[3][A]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C10[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>6.245</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 55.052%; route: 1.829, 39.888%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C10[3][A]</td>
<td>megaram1/mega1/SccCh/n115_s1/I2</td>
</tr>
<tr>
<td>6.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C10[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>6.245</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C10[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 55.052%; route: 1.829, 39.888%; tC2Q: 0.232, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[2][A]</td>
<td>scc2/SccCh/w_wave_adr_7_s2/I3</td>
</tr>
<tr>
<td>5.548</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C25[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_7_s2/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 32.480%; route: 2.847, 62.431%; tC2Q: 0.232, 5.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][B]</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C54[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_9_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I1</td>
</tr>
<tr>
<td>3.264</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>4.058</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n377_s15/I0</td>
</tr>
<tr>
<td>4.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C44[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s15/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I0</td>
</tr>
<tr>
<td>5.146</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C44[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>6.206</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 35.732%; route: 2.538, 58.885%; tC2Q: 0.232, 5.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>psg1/n1363_s5/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.166</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.340</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>psg1/n1364_s1/I3</td>
</tr>
<tr>
<td>144.711</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>145.091</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 55.482%; route: 1.409, 38.224%; tC2Q: 0.232, 6.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>6.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 56.216%; route: 1.734, 38.617%; tC2Q: 0.232, 5.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>6.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 56.216%; route: 1.734, 38.617%; tC2Q: 0.232, 5.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>6.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[2][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 56.216%; route: 1.734, 38.617%; tC2Q: 0.232, 5.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>megaram1/mega1/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>6.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R49C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>6.150</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[2][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 56.216%; route: 1.734, 38.617%; tC2Q: 0.232, 5.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.923</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>psg1/n1415_s125/I0</td>
</tr>
<tr>
<td>144.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s125/F</td>
</tr>
<tr>
<td>144.449</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>psg1/n1415_s123/I1</td>
</tr>
<tr>
<td>145.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1415_s123/F</td>
</tr>
<tr>
<td>145.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>psg1/dac_amp_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 56.120%; route: 1.354, 37.460%; tC2Q: 0.232, 6.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_mode_sel_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[2][B]</td>
<td>megaram1/mega1/SccCh/n200_s0/I3</td>
</tr>
<tr>
<td>5.752</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n200_s0/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_mode_sel_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_mode_sel_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_mode_sel_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>megaram1/mega1/SccCh/reg_mode_sel_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.481, 55.778%; route: 1.735, 39.006%; tC2Q: 0.232, 5.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>5.374</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>5.636</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[3][B]</td>
<td>scc1/SccCh/w_wave_we_s1/I1</td>
</tr>
<tr>
<td>6.098</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C14[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_we_s1/F</td>
</tr>
<tr>
<td>6.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.551, 57.490%; route: 1.654, 37.282%; tC2Q: 0.232, 5.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>5.175</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C26[2][A]</td>
<td>scc2/SccCh/wavemem/blkram_s4/I2</td>
</tr>
<tr>
<td>5.502</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C26[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/wavemem/blkram_s4/F</td>
</tr>
<tr>
<td>6.041</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.381</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 32.802%; route: 2.712, 61.902%; tC2Q: 0.232, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C2[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.027%; route: 1.760, 39.735%; tC2Q: 0.232, 5.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C2[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.027%; route: 1.760, 39.735%; tC2Q: 0.232, 5.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C3[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C3[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.027%; route: 1.760, 39.735%; tC2Q: 0.232, 5.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.440</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][B]</td>
<td>megaram1/mega1/SccCh/n161_s1/I2</td>
</tr>
<tr>
<td>5.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C4[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n161_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C4[1][B]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.027%; route: 1.760, 39.735%; tC2Q: 0.232, 5.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>scc2/n341_s1/I2</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" background: #97FFFF;">scc2/n341_s1/F</td>
</tr>
<tr>
<td>6.076</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" font-weight:bold;">scc2/SccBank3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>scc2/SccBank3_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank3_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 37.569%; route: 2.525, 57.177%; tC2Q: 0.232, 5.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.923</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>144.385</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>144.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>psg1/n1412_s122/I1</td>
</tr>
<tr>
<td>144.957</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s122/F</td>
</tr>
<tr>
<td>144.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>psg1/dac_amp_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.119, 59.660%; route: 1.201, 33.808%; tC2Q: 0.232, 6.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7[3][B]</td>
<td>megaram1/mega1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R50C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>6.050</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7[0][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.520%; route: 1.720, 39.194%; tC2Q: 0.232, 5.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7[3][B]</td>
<td>megaram1/mega1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R50C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>6.050</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[1][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7[1][B]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.520%; route: 1.720, 39.194%; tC2Q: 0.232, 5.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.437</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C7[3][B]</td>
<td>megaram1/mega1/SccCh/n191_s2/I3</td>
</tr>
<tr>
<td>5.899</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R50C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n191_s2/F</td>
</tr>
<tr>
<td>6.050</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_ch_sel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[1][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C7[1][A]</td>
<td>megaram1/mega1/SccCh/reg_ch_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 55.520%; route: 1.720, 39.194%; tC2Q: 0.232, 5.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_3_s1/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>memory_ctrl/sdram_address_3_s0/I0</td>
</tr>
<tr>
<td>3.016</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_3_s0/F</td>
</tr>
<tr>
<td>3.809</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n371_s16/I0</td>
</tr>
<tr>
<td>4.180</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s16/F</td>
</tr>
<tr>
<td>4.350</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n371_s14/I2</td>
</tr>
<tr>
<td>4.803</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C44[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s14/F</td>
</tr>
<tr>
<td>6.029</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 28.911%; route: 2.706, 65.477%; tC2Q: 0.232, 5.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>4.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>4.771</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s5/I2</td>
</tr>
<tr>
<td>5.233</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s5/F</td>
</tr>
<tr>
<td>5.407</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>5.778</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>6.025</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.753, 63.082%; route: 1.379, 31.602%; tC2Q: 0.232, 5.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>5.299</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>5.312</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td>scc1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>5.861</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td style=" background: #97FFFF;">scc1/WavCpy_s3/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.574, 59.246%; route: 1.539, 35.414%; tC2Q: 0.232, 5.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.749</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>psg1/n1414_s125/I0</td>
</tr>
<tr>
<td>144.298</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1414_s125/F</td>
</tr>
<tr>
<td>144.300</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psg1/n1414_s123/I2</td>
</tr>
<tr>
<td>144.849</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1414_s123/F</td>
</tr>
<tr>
<td>144.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psg1/dac_amp_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.185, 63.446%; route: 1.027, 29.818%; tC2Q: 0.232, 6.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.907</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.072%; route: 2.355, 55.464%; tC2Q: 0.232, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.907</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.072%; route: 2.355, 55.464%; tC2Q: 0.232, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>3.248</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>memory_ctrl/sdram_address_6_s0/I0</td>
</tr>
<tr>
<td>3.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C41[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_6_s0/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s9/I0</td>
</tr>
<tr>
<td>4.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s9/F</td>
</tr>
<tr>
<td>5.434</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I1</td>
</tr>
<tr>
<td>5.896</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>5.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 36.744%; route: 2.299, 57.457%; tC2Q: 0.232, 5.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.739</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>psg1/n1410_s123/I3</td>
</tr>
<tr>
<td>144.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1410_s123/F</td>
</tr>
<tr>
<td>144.203</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>psg1/n1410_s122/I0</td>
</tr>
<tr>
<td>144.773</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1410_s122/F</td>
</tr>
<tr>
<td>144.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>psg1/dac_amp_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.119, 62.917%; route: 1.017, 30.194%; tC2Q: 0.232, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.734</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>psg1/n1413_s123/I0</td>
</tr>
<tr>
<td>144.196</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s123/F</td>
</tr>
<tr>
<td>144.197</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>psg1/n1413_s121/I1</td>
</tr>
<tr>
<td>144.767</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s121/F</td>
</tr>
<tr>
<td>144.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.119, 63.024%; route: 1.011, 30.075%; tC2Q: 0.232, 6.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.923</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>psg1/n1411_s126/I0</td>
</tr>
<tr>
<td>144.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s126/F</td>
</tr>
<tr>
<td>144.299</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>psg1/n1411_s122/I3</td>
</tr>
<tr>
<td>144.761</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s122/F</td>
</tr>
<tr>
<td>144.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>psg1/dac_amp_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 57.214%; route: 1.204, 35.873%; tC2Q: 0.232, 6.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td>scc2/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[2][B]</td>
<td>scc2/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.396%; route: 2.320, 55.095%; tC2Q: 0.232, 5.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td>scc2/SccBank2_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[2][A]</td>
<td>scc2/SccBank2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.396%; route: 2.320, 55.095%; tC2Q: 0.232, 5.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>scc2/SccBank2_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[1][B]</td>
<td>scc2/SccBank2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.396%; route: 2.320, 55.095%; tC2Q: 0.232, 5.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/Q</td>
</tr>
<tr>
<td>2.652</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I1</td>
</tr>
<tr>
<td>3.207</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>4.189</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>4.744</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>5.872</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[1][A]</td>
<td>scc2/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccBank2_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[1][A]</td>
<td>scc2/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 39.396%; route: 2.320, 55.095%; tC2Q: 0.232, 5.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.805</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>143.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.739</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>psg1/n1409_s125/I1</td>
</tr>
<tr>
<td>144.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s125/F</td>
</tr>
<tr>
<td>144.203</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>psg1/n1409_s124/I0</td>
</tr>
<tr>
<td>144.752</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1409_s124/F</td>
</tr>
<tr>
<td>144.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>psg1/dac_amp_6_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.098, 62.685%; route: 1.017, 30.384%; tC2Q: 0.232, 6.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>2.281</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I0</td>
</tr>
<tr>
<td>2.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.071</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C47[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>3.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C47[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n384_s5/I1</td>
</tr>
<tr>
<td>4.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s5/F</td>
</tr>
<tr>
<td>5.848</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 32.818%; route: 2.423, 61.311%; tC2Q: 0.232, 5.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>5.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C5[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>5.815</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 56.905%; route: 1.558, 37.510%; tC2Q: 0.232, 5.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>5.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>5.815</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 56.905%; route: 1.558, 37.510%; tC2Q: 0.232, 5.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>5.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C5[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>5.815</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 56.905%; route: 1.558, 37.510%; tC2Q: 0.232, 5.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>11.922</td>
<td>2.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_5_s/I2</td>
</tr>
<tr>
<td>12.375</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_5_s/F</td>
</tr>
<tr>
<td>14.523</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C52[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_5_s/I0</td>
</tr>
<tr>
<td>14.976</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C52[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_5_s/F</td>
</tr>
<tr>
<td>16.009</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R8C31[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.708</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_5_s0/G</td>
</tr>
<tr>
<td>19.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
<tr>
<td>19.638</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.906, 13.926%; route: 5.368, 82.509%; tC2Q: 0.232, 3.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td>megaram1/mega1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>5.577</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>5.721</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 60.585%; route: 1.368, 33.701%; tC2Q: 0.232, 5.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>megaram1/mega1/n4_s0/I1</td>
</tr>
<tr>
<td>5.577</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s0/F</td>
</tr>
<tr>
<td>5.721</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 60.585%; route: 1.368, 33.701%; tC2Q: 0.232, 5.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C46[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>2.281</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I0</td>
</tr>
<tr>
<td>2.652</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.071</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C47[3][A]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>3.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C47[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n388_s5/I1</td>
</tr>
<tr>
<td>4.622</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n388_s5/F</td>
</tr>
<tr>
<td>5.682</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.297, 34.258%; route: 2.257, 59.614%; tC2Q: 0.232, 6.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.040</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>psg1/n1366_s1/I1</td>
</tr>
<tr>
<td>143.610</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>143.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>143.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>144.528</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C11[2][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 47.897%; route: 1.395, 44.675%; tC2Q: 0.232, 7.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>psg1/n1365_s1/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>143.967</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>144.518</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 47.386%; route: 1.406, 45.161%; tC2Q: 0.232, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.046</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>psg1/n1365_s1/I1</td>
</tr>
<tr>
<td>143.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>143.596</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>143.967</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C10[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>144.518</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 47.386%; route: 1.406, 45.161%; tC2Q: 0.232, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>142.059</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>142.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>143.040</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>psg1/n1366_s1/I1</td>
</tr>
<tr>
<td>143.610</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>143.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>143.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>144.512</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 48.147%; route: 1.379, 44.387%; tC2Q: 0.232, 7.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_1_s1/Q</td>
</tr>
<tr>
<td>0.921</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n311_s3/I2</td>
</tr>
<tr>
<td>1.470</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C35[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n311_s3/F</td>
</tr>
<tr>
<td>1.474</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I1</td>
</tr>
<tr>
<td>1.991</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C37[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>2.963</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C37[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>3.137</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>3.692</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/I2</td>
</tr>
<tr>
<td>4.657</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/F</td>
</tr>
<tr>
<td>5.632</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 48.841%; route: 2.525, 46.854%; tC2Q: 0.232, 4.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>4.760</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/n16_s3/I1</td>
</tr>
<tr>
<td>5.577</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>5.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 62.816%; route: 1.224, 31.260%; tC2Q: 0.232, 5.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.857</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>scc1/n4_s1/I1</td>
</tr>
<tr>
<td>5.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" background: #97FFFF;">scc1/n4_s1/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.142, 54.770%; route: 1.537, 39.298%; tC2Q: 0.232, 5.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.094</td>
<td>2.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>12.611</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>14.306</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_0_s/I0</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_0_s/F</td>
</tr>
<tr>
<td>15.726</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R8C31[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.708</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_0_s0/G</td>
</tr>
<tr>
<td>19.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
<tr>
<td>19.638</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C45[2][A]</td>
<td>memory_ctrl/vdp_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 17.224%; route: 4.920, 79.048%; tC2Q: 0.232, 3.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>11.922</td>
<td>2.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_3_s/I2</td>
</tr>
<tr>
<td>12.375</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_3_s/F</td>
</tr>
<tr>
<td>14.418</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>memory_ctrl/vram/sdram_dout16_3_s/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C40[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_3_s/F</td>
</tr>
<tr>
<td>15.724</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R8C31[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.708</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_3_s0/G</td>
</tr>
<tr>
<td>19.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
<tr>
<td>19.638</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>memory_ctrl/vdp_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.970, 15.592%; route: 5.019, 80.679%; tC2Q: 0.232, 3.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C55[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.735</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R6C55[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>12.171</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][B]</td>
<td>memory_ctrl/vram/u_sdram/MemDout_6_s/I2</td>
</tr>
<tr>
<td>12.688</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C2[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/MemDout_6_s/F</td>
</tr>
<tr>
<td>14.488</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_6_s/I0</td>
</tr>
<tr>
<td>14.941</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C42[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_6_s/F</td>
</tr>
<tr>
<td>15.714</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R8C31[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.708</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_6_s0/G</td>
</tr>
<tr>
<td>19.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
<tr>
<td>19.638</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.970, 15.617%; route: 5.009, 80.647%; tC2Q: 0.232, 3.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.190, 100.000%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>141.405</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.637</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.825</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>psg1/n1363_s4/I2</td>
</tr>
<tr>
<td>142.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C9[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s4/F</td>
</tr>
<tr>
<td>142.705</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>psg1/n1411_s125/I1</td>
</tr>
<tr>
<td>143.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s125/F</td>
</tr>
<tr>
<td>143.462</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td>psg1/n1408_s127/I1</td>
</tr>
<tr>
<td>143.924</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C9[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1408_s127/F</td>
</tr>
<tr>
<td>143.925</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>psg1/n1408_s126/I3</td>
</tr>
<tr>
<td>144.387</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1408_s126/F</td>
</tr>
<tr>
<td>144.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>psg1/dac_amp_7_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.932, 64.786%; route: 0.818, 27.434%; tC2Q: 0.232, 7.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>megaram1/ff_ram_ena_s8/I1</td>
</tr>
<tr>
<td>6.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C7[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s8/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td>n440_s19/I1</td>
</tr>
<tr>
<td>6.916</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[1][B]</td>
<td style=" background: #97FFFF;">n440_s19/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>n440_s21/I2</td>
</tr>
<tr>
<td>7.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td style=" background: #97FFFF;">n440_s21/F</td>
</tr>
<tr>
<td>7.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[1][A]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 54.046%; route: 0.961, 37.017%; tC2Q: 0.232, 8.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>5.869</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C5[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.854%; route: 1.737, 74.232%; tC2Q: 0.232, 9.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[2][A]</td>
<td>megaram1/ff_ram_ena_s8/I1</td>
</tr>
<tr>
<td>6.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C7[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s8/F</td>
</tr>
<tr>
<td>6.629</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C6[2][A]</td>
<td>n441_s16/I2</td>
</tr>
<tr>
<td>7.199</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C6[2][A]</td>
<td style=" background: #97FFFF;">n441_s16/F</td>
</tr>
<tr>
<td>7.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C6[2][A]</td>
<td style=" font-weight:bold;">state_iso_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C6[2][A]</td>
<td>state_iso_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C6[2][A]</td>
<td>state_iso_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 40.776%; route: 1.135, 49.170%; tC2Q: 0.232, 10.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>5.869</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>6.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C5[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][A]</td>
<td>n431_s9/I0</td>
</tr>
<tr>
<td>7.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][A]</td>
<td style=" background: #97FFFF;">n431_s9/F</td>
</tr>
<tr>
<td>7.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][A]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[0][A]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[0][A]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 34.577%; route: 1.172, 54.611%; tC2Q: 0.232, 10.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>5.794</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td>n433_s7/I2</td>
</tr>
<tr>
<td>6.364</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" background: #97FFFF;">n433_s7/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7[0][B]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C7[0][B]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.687%; route: 0.671, 45.567%; tC2Q: 0.232, 15.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C44[0][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C44[0][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[0][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C44[0][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[1][A]</td>
<td>config1_ff_2_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C3[1][A]</td>
<td style=" font-weight:bold;">config1_ff_2_s0/Q</td>
</tr>
<tr>
<td>278.520</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td style=" font-weight:bold;">config_enable_ghost_scc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_ghost_scc_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C3[0][B]</td>
<td>config_enable_ghost_scc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[0][A]</td>
<td>config1_ff_6_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C3[0][A]</td>
<td style=" font-weight:bold;">config1_ff_6_s0/Q</td>
</tr>
<tr>
<td>278.523</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[2][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[2][B]</td>
<td>config_megaram_slot_0_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_megaram_slot_0_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C3[2][B]</td>
<td>config_megaram_slot_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[1][A]</td>
<td>config1_ff_4_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C5[1][A]</td>
<td style=" font-weight:bold;">config1_ff_4_s0/Q</td>
</tr>
<tr>
<td>278.292</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>n1995_s0/I1</td>
</tr>
<tr>
<td>278.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" background: #97FFFF;">n1995_s0/F</td>
</tr>
<tr>
<td>278.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.232%; route: 0.129, 22.867%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[1][A]</td>
<td>config1_ff_4_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C5[1][A]</td>
<td style=" font-weight:bold;">config1_ff_4_s0/Q</td>
</tr>
<tr>
<td>278.292</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>n1992_s0/I0</td>
</tr>
<tr>
<td>278.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" background: #97FFFF;">n1992_s0/F</td>
</tr>
<tr>
<td>278.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td style=" font-weight:bold;">config_enable_mapper0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_mapper0_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C7[1][B]</td>
<td>config_enable_mapper0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.232%; route: 0.129, 22.867%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[1][B]</td>
<td>audio_sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C5[1][B]</td>
<td style=" font-weight:bold;">audio_sample_3_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[1][A]</td>
<td>audio_sample_2_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C5[1][A]</td>
<td style=" font-weight:bold;">audio_sample_2_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>audio_sample_0_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" font-weight:bold;">audio_sample_0_s0/Q</td>
</tr>
<tr>
<td>38.144</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.097%; tC2Q: 0.202, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[0][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C3[0][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.296</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>n2001_s0/I0</td>
</tr>
<tr>
<td>278.528</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" background: #97FFFF;">n2001_s0/F</td>
</tr>
<tr>
<td>278.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.943%; route: 0.134, 23.586%; tC2Q: 0.201, 35.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[0][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C3[0][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.528</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.528%; tC2Q: 0.201, 35.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>38.159</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.735, 78.451%; tC2Q: 0.202, 21.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[0][B]</td>
<td>config1_ff_7_s0/CLK</td>
</tr>
<tr>
<td>278.163</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R42C3[0][B]</td>
<td style=" font-weight:bold;">config1_ff_7_s0/Q</td>
</tr>
<tr>
<td>278.296</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[2][A]</td>
<td>n1998_s0/I1</td>
</tr>
<tr>
<td>278.586</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C3[2][A]</td>
<td style=" background: #97FFFF;">n1998_s0/F</td>
</tr>
<tr>
<td>278.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[2][A]</td>
<td style=" font-weight:bold;">config_enable_megaram0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[2][A]</td>
<td>config_enable_megaram0_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram0_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C3[2][A]</td>
<td>config_enable_megaram0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.426%; route: 0.134, 21.396%; tC2Q: 0.201, 32.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_mapper_slot_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[1][A]</td>
<td>config1_ff_4_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C5[1][A]</td>
<td style=" font-weight:bold;">config1_ff_4_s0/Q</td>
</tr>
<tr>
<td>278.662</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">config_mapper_slot_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>config_mapper_slot_0_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_mapper_slot_0_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>config_mapper_slot_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_mapper_slot_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C5[1][B]</td>
<td>config1_ff_5_s0/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C5[1][B]</td>
<td style=" font-weight:bold;">config1_ff_5_s0/Q</td>
</tr>
<tr>
<td>278.662</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" font-weight:bold;">config_mapper_slot_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td>config_mapper_slot_1_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_mapper_slot_1_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C7[2][B]</td>
<td>config_mapper_slot_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>config1_ff_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>277.962</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C3[1][A]</td>
<td>config1_ff_1_s1/CLK</td>
</tr>
<tr>
<td>278.164</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C3[1][A]</td>
<td style=" font-weight:bold;">config1_ff_1_s1/Q</td>
</tr>
<tr>
<td>278.663</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>278.960</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>278.995</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td>279.005</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.182%; tC2Q: 0.202, 28.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][A]</td>
<td>audio_sample_10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][A]</td>
<td style=" font-weight:bold;">audio_sample_10_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[1][A]</td>
<td>audio_sample_8_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[1][A]</td>
<td style=" font-weight:bold;">audio_sample_8_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][A]</td>
<td>audio_sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][A]</td>
<td style=" font-weight:bold;">audio_sample_4_s0/Q</td>
</tr>
<tr>
<td>38.281</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.933%; tC2Q: 0.202, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[1][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C6[1][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][B]</td>
<td>audio_sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C5[2][B]</td>
<td style=" font-weight:bold;">audio_sample_5_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C5[0][B]</td>
<td>audio_sample_1_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C5[0][B]</td>
<td style=" font-weight:bold;">audio_sample_1_s0/Q</td>
</tr>
<tr>
<td>38.296</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C31</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 81.202%; tC2Q: 0.202, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][B]</td>
<td>cpu1/u0/DO_0_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R26C14[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_0_s0/Q</td>
</tr>
<tr>
<td>38.370</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>vdp4/CpuDbo_0_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_0_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>vdp4/CpuDbo_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 82.413%; tC2Q: 0.202, 17.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>104</td>
<td>R24C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>38.372</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>vdp4/CpuDbo_3_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.949, 82.444%; tC2Q: 0.202, 17.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.091</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.091</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.091</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.714</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.869</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.714</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.869</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.714</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.869</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[0][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>scc2/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>scc2/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>scc1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C9[1][B]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C8[0][B]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n43_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C2[0][A]</td>
<td style=" font-weight:bold;">n43_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1457</td>
<td>R45C2[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>143.247</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td>megaram1/ff_memreg[3]_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C7[0][A]</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 11.864%; route: 1.794, 41.159%; tC2Q: 2.047, 46.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>260</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>260</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>260</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>260</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>260</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.759</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.759</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1809.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1809.759</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.209%; route: 1.599, 38.067%; tC2Q: 2.047, 48.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.724</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>140.959</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>141.092</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.604</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.615</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 10.669%; route: 0.132, 6.007%; tC2Q: 1.835, 83.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.085</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.476</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.482</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.085</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.476</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.482</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.085</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.476</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.482</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>n100_s1/I0</td>
</tr>
<tr>
<td>38.665</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">n100_s1/F</td>
</tr>
<tr>
<td>39.379</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[1][A]</td>
<td style=" font-weight:bold;">rst_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[1][A]</td>
<td>rst_seq_0_s3/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C3[1][A]</td>
<td>rst_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 10.890%; route: 1.721, 79.748%; tC2Q: 0.202, 9.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>n100_s1/I0</td>
</tr>
<tr>
<td>38.665</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">n100_s1/F</td>
</tr>
<tr>
<td>39.379</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[2][A]</td>
<td style=" font-weight:bold;">rst_seq_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[2][A]</td>
<td>rst_seq_1_s1/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C3[2][A]</td>
<td>rst_seq_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 10.890%; route: 1.721, 79.748%; tC2Q: 0.202, 9.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C46[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>38.430</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>n100_s1/I0</td>
</tr>
<tr>
<td>38.665</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">n100_s1/F</td>
</tr>
<tr>
<td>39.379</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[0][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[0][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C3[0][A]</td>
<td>reset3_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 10.890%; route: 1.721, 79.748%; tC2Q: 0.202, 9.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.724</td>
<td>1.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>141.115</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R2C10[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>141.384</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C13[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.604</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.615</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.715</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 15.673%; route: 0.268, 10.759%; tC2Q: 1.835, 73.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C44[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R31C35[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 14.463%; route: 1.005, 37.175%; tC2Q: 1.307, 48.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/Read_To_Reg_r_3_s49</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/Read_To_Reg_r_3_s49/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/Read_To_Reg_r_3_s49/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/dac_amp_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/dac_amp_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[5]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[5]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[5]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[1]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[1]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_inst[1]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_lfo/am_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_lfo/am_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_lfo/am_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/phinc_II_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/phinc_II_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/phinc_II_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2749</td>
<td>clk_108m</td>
<td>-2.282</td>
<td>0.261</td>
</tr>
<tr>
<td>2542</td>
<td>ex_clk_27m_d</td>
<td>1.146</td>
<td>1.621</td>
</tr>
<tr>
<td>1457</td>
<td>n43_6</td>
<td>5.065</td>
<td>1.794</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>-0.505</td>
<td>1.599</td>
</tr>
<tr>
<td>494</td>
<td>cenop_Z</td>
<td>5.574</td>
<td>4.128</td>
</tr>
<tr>
<td>300</td>
<td>clk_enable_3m6</td>
<td>4.962</td>
<td>3.956</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.868</td>
<td>2.498</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.554</td>
<td>1.467</td>
</tr>
<tr>
<td>260</td>
<td>Reset_s</td>
<td>0.247</td>
<td>2.385</td>
</tr>
<tr>
<td>132</td>
<td>A_i[0]</td>
<td>0.549</td>
<td>4.122</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C21</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C44</td>
<td>91.67%</td>
</tr>
<tr>
<td>R52C39</td>
<td>91.67%</td>
</tr>
<tr>
<td>R36C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C46</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C6</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C35</td>
<td>88.89%</td>
</tr>
<tr>
<td>R49C48</td>
<td>88.89%</td>
</tr>
<tr>
<td>R49C49</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C6</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>9.530</td>
<td>3.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[3][A]</td>
<td>scc1/SccCh/n49_s5/I1</td>
</tr>
<tr>
<td>10.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C18[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][A]</td>
<td>ex_bus_iorq_n_d_s1/I2</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C7[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td>cpu_din_6_s27/I2</td>
</tr>
<tr>
<td>13.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s27/F</td>
</tr>
<tr>
<td>13.980</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I2</td>
</tr>
<tr>
<td>14.497</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td>cpu_din_2_s6/I2</td>
</tr>
<tr>
<td>15.486</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s6/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>16.228</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>16.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[3][B]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>16.747</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>17.972</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.115, 34.492%; route: 9.354, 52.760%; tC2Q: 2.260, 12.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.032</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>rtc1/reg_yea_7_s8/I2</td>
</tr>
<tr>
<td>8.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">rtc1/reg_yea_7_s8/F</td>
</tr>
<tr>
<td>9.298</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C3[3][B]</td>
<td>rtc1/reg_yea_7_s13/I0</td>
</tr>
<tr>
<td>9.815</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C3[3][B]</td>
<td style=" background: #97FFFF;">rtc1/reg_yea_7_s13/F</td>
</tr>
<tr>
<td>10.479</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[3][B]</td>
<td>cpu_din_3_s33/I3</td>
</tr>
<tr>
<td>10.932</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C3[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s33/F</td>
</tr>
<tr>
<td>11.616</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>cpu_din_3_s32/I0</td>
</tr>
<tr>
<td>12.186</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s32/F</td>
</tr>
<tr>
<td>12.188</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>cpu_din_3_s30/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s30/F</td>
</tr>
<tr>
<td>12.729</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td>cpu_din_3_s23/I2</td>
</tr>
<tr>
<td>13.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s23/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td>cpu_din_3_s15/I0</td>
</tr>
<tr>
<td>14.457</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s15/F</td>
</tr>
<tr>
<td>14.975</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[0][B]</td>
<td>cpu_din_3_s6/I2</td>
</tr>
<tr>
<td>15.492</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C5[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s6/F</td>
</tr>
<tr>
<td>16.055</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][B]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>16.572</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>17.503</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>17.874</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>17.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.450, 42.255%; route: 7.921, 44.926%; tC2Q: 2.260, 12.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>9.530</td>
<td>3.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[3][A]</td>
<td>scc1/SccCh/n49_s5/I1</td>
</tr>
<tr>
<td>10.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C18[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][A]</td>
<td>ex_bus_iorq_n_d_s1/I2</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C7[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td>cpu_din_6_s27/I2</td>
</tr>
<tr>
<td>13.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s27/F</td>
</tr>
<tr>
<td>13.980</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I2</td>
</tr>
<tr>
<td>14.497</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td>cpu_din_0_s5/I3</td>
</tr>
<tr>
<td>15.433</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s5/F</td>
</tr>
<tr>
<td>15.846</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][B]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>16.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>17.039</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>17.588</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>17.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.041, 34.830%; route: 9.043, 52.140%; tC2Q: 2.260, 13.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>9.530</td>
<td>3.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[3][A]</td>
<td>scc1/SccCh/n49_s5/I1</td>
</tr>
<tr>
<td>10.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C18[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][A]</td>
<td>ex_bus_iorq_n_d_s1/I2</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C7[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td>cpu_din_6_s27/I2</td>
</tr>
<tr>
<td>13.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s27/F</td>
</tr>
<tr>
<td>13.655</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu_din_7_s16/I2</td>
</tr>
<tr>
<td>14.117</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s16/F</td>
</tr>
<tr>
<td>14.289</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td>cpu_din_7_s6/I3</td>
</tr>
<tr>
<td>14.660</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>15.074</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[0][B]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>15.445</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>16.210</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>16.780</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>16.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.715, 34.559%; route: 8.562, 51.775%; tC2Q: 2.260, 13.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>9.530</td>
<td>3.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[3][A]</td>
<td>scc1/SccCh/n49_s5/I1</td>
</tr>
<tr>
<td>10.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R49C18[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>11.276</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][A]</td>
<td>ex_bus_iorq_n_d_s1/I2</td>
</tr>
<tr>
<td>11.793</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C7[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td>cpu_din_6_s27/I2</td>
</tr>
<tr>
<td>13.119</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C5[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s27/F</td>
</tr>
<tr>
<td>13.559</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td>cpu_din_1_s8/I2</td>
</tr>
<tr>
<td>14.114</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>14.632</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][B]</td>
<td>cpu_din_1_s1/I3</td>
</tr>
<tr>
<td>15.149</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>16.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.562, 34.232%; route: 8.426, 51.859%; tC2Q: 2.260, 13.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/SUM</td>
</tr>
<tr>
<td>13.986</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td>cpu1/u0/n1483_s6/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1483_s6/F</td>
</tr>
<tr>
<td>14.958</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[0][B]</td>
<td>cpu1/u0/n1483_s2/I2</td>
</tr>
<tr>
<td>15.411</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1483_s2/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>cpu1/u0/n1475_s5/I1</td>
</tr>
<tr>
<td>16.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s5/F</td>
</tr>
<tr>
<td>16.622</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[3][B]</td>
<td>cpu1/u0/n1475_s4/I1</td>
</tr>
<tr>
<td>17.177</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s4/F</td>
</tr>
<tr>
<td>18.430</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td>cpu1/u0/RegDIH_2_s2/I0</td>
</tr>
<tr>
<td>18.801</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s2/F</td>
</tr>
<tr>
<td>19.291</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>cpu1/u0/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>19.753</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>19.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>cpu1/u0/RegDIH_2_s0/I0</td>
</tr>
<tr>
<td>20.309</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>21.423</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.821, 46.372%; route: 9.098, 42.958%; tC2Q: 2.260, 10.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/SUM</td>
</tr>
<tr>
<td>13.986</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td>cpu1/u0/n1483_s6/I0</td>
</tr>
<tr>
<td>14.541</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1483_s6/F</td>
</tr>
<tr>
<td>14.958</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[0][B]</td>
<td>cpu1/u0/n1483_s2/I2</td>
</tr>
<tr>
<td>15.411</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1483_s2/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>cpu1/u0/n1475_s5/I1</td>
</tr>
<tr>
<td>16.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s5/F</td>
</tr>
<tr>
<td>16.622</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[3][B]</td>
<td>cpu1/u0/n1475_s4/I1</td>
</tr>
<tr>
<td>17.177</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s4/F</td>
</tr>
<tr>
<td>18.430</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td>cpu1/u0/RegDIH_2_s2/I0</td>
</tr>
<tr>
<td>18.801</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s2/F</td>
</tr>
<tr>
<td>19.291</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>cpu1/u0/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>19.753</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>19.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>cpu1/u0/RegDIH_2_s0/I0</td>
</tr>
<tr>
<td>20.309</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>21.423</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.821, 46.372%; route: 9.098, 42.958%; tC2Q: 2.260, 10.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>15.264</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[3][B]</td>
<td>cpu1/u0/n1479_s4/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s4/F</td>
</tr>
<tr>
<td>16.484</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>cpu1/u0/n1479_s1/I0</td>
</tr>
<tr>
<td>17.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s1/F</td>
</tr>
<tr>
<td>17.420</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td>cpu1/u0/n1359_s11/I1</td>
</tr>
<tr>
<td>17.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s11/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][A]</td>
<td>cpu1/u0/n1359_s4/I1</td>
</tr>
<tr>
<td>18.362</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s4/F</td>
</tr>
<tr>
<td>19.440</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>cpu1/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>19.893</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>20.140</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>cpu1/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>20.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>21.350</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 44.749%; route: 9.402, 44.544%; tC2Q: 2.260, 10.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>15.264</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[3][B]</td>
<td>cpu1/u0/n1479_s4/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s4/F</td>
</tr>
<tr>
<td>16.484</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>cpu1/u0/n1479_s1/I0</td>
</tr>
<tr>
<td>17.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s1/F</td>
</tr>
<tr>
<td>17.420</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td>cpu1/u0/n1359_s11/I1</td>
</tr>
<tr>
<td>17.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s11/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][A]</td>
<td>cpu1/u0/n1359_s4/I1</td>
</tr>
<tr>
<td>18.362</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s4/F</td>
</tr>
<tr>
<td>19.440</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>cpu1/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>19.893</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>20.140</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>cpu1/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>20.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>21.350</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C26</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 44.749%; route: 9.402, 44.544%; tC2Q: 2.260, 10.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.851</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>15.264</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[3][B]</td>
<td>cpu1/u0/n1479_s4/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s4/F</td>
</tr>
<tr>
<td>16.484</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>cpu1/u0/n1479_s1/I0</td>
</tr>
<tr>
<td>17.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1479_s1/F</td>
</tr>
<tr>
<td>17.420</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td>cpu1/u0/n1359_s11/I1</td>
</tr>
<tr>
<td>17.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s11/F</td>
</tr>
<tr>
<td>17.991</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[0][A]</td>
<td>cpu1/u0/n1359_s4/I1</td>
</tr>
<tr>
<td>18.362</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s4/F</td>
</tr>
<tr>
<td>19.440</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>cpu1/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>19.893</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>20.140</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][B]</td>
<td>cpu1/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>20.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>21.322</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 44.808%; route: 9.374, 44.470%; tC2Q: 2.260, 10.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>71.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.580</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/n1478_s13/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s13/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][B]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>16.685</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>17.734</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1470_s6/I0</td>
</tr>
<tr>
<td>18.187</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>cpu1/u0/n1470_s4/I2</td>
</tr>
<tr>
<td>19.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>20.348</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>cpu1/u0/n1494_s4/I0</td>
</tr>
<tr>
<td>20.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1494_s4/F</td>
</tr>
<tr>
<td>20.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>cpu1/u0/SP_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[2][A]</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.080, 43.919%; route: 9.335, 45.150%; tC2Q: 2.260, 10.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.580</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/n1478_s13/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s13/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][B]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>16.685</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>17.734</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1470_s6/I0</td>
</tr>
<tr>
<td>18.187</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>cpu1/u0/n1470_s4/I2</td>
</tr>
<tr>
<td>19.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>20.405</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>cpu1/u0/n1478_s0/I1</td>
</tr>
<tr>
<td>20.776</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s0/F</td>
</tr>
<tr>
<td>20.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.881, 43.255%; route: 9.391, 45.738%; tC2Q: 2.260, 11.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.580</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/n1478_s13/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s13/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][B]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[2][A]</td>
<td>cpu1/u0/n1852_s16/I2</td>
</tr>
<tr>
<td>17.281</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s16/F</td>
</tr>
<tr>
<td>17.286</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td>cpu1/u0/n1852_s7/I3</td>
</tr>
<tr>
<td>17.739</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s7/F</td>
</tr>
<tr>
<td>18.545</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>cpu1/u0/n1852_s2/I2</td>
</tr>
<tr>
<td>19.062</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s2/F</td>
</tr>
<tr>
<td>20.187</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/n1852_s0/I1</td>
</tr>
<tr>
<td>20.757</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s0/F</td>
</tr>
<tr>
<td>20.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.858, 43.182%; route: 9.395, 45.801%; tC2Q: 2.260, 11.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.580</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/n1478_s13/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s13/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][B]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>16.685</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>17.734</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1470_s6/I0</td>
</tr>
<tr>
<td>18.187</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>cpu1/u0/n1470_s4/I2</td>
</tr>
<tr>
<td>19.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>20.134</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>cpu1/u0/n1502_s6/I1</td>
</tr>
<tr>
<td>20.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1502_s6/F</td>
</tr>
<tr>
<td>20.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>cpu1/u0/F_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.080, 44.380%; route: 9.120, 44.575%; tC2Q: 2.260, 11.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.380</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>3.751</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.634</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s4/I1</td>
</tr>
<tr>
<td>5.087</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s4/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>6.869</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R36C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/n2228_s19/I2</td>
</tr>
<tr>
<td>8.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s19/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>cpu1/u0/BusB_0_s338/I1</td>
</tr>
<tr>
<td>8.731</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s338/F</td>
</tr>
<tr>
<td>8.903</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>cpu1/u0/BusB_0_s324/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>9.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>cpu1/u0/BusB_0_s313/I3</td>
</tr>
<tr>
<td>10.045</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>10.220</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>cpu1/u0/BusB_0_s331/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R33C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s331/F</td>
</tr>
<tr>
<td>11.548</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>12.554</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>12.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>12.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>12.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>12.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>12.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C15[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>12.659</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.311</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.580</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>cpu1/u0/n1478_s13/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s13/F</td>
</tr>
<tr>
<td>16.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][B]</td>
<td>cpu1/u0/n1478_s10/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>16.685</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>17.734</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1470_s6/I0</td>
</tr>
<tr>
<td>18.187</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s6/F</td>
</tr>
<tr>
<td>18.877</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>cpu1/u0/n1470_s4/I2</td>
</tr>
<tr>
<td>19.432</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>20.117</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>cpu1/u0/n1486_s4/I0</td>
</tr>
<tr>
<td>20.666</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1486_s4/F</td>
</tr>
<tr>
<td>20.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>cpu1/u0/SP_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.059, 44.358%; route: 9.104, 44.577%; tC2Q: 2.260, 11.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.357</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I1</td>
</tr>
<tr>
<td>3.906</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.908</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.425</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R39C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.566</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td>cpu1/IORQ_n_i_s6/I1</td>
</tr>
<tr>
<td>8.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.386</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>9.757</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>9.765</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>10.314</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>10.458</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 38.002%; route: 4.073, 39.874%; tC2Q: 2.260, 22.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.357</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I1</td>
</tr>
<tr>
<td>3.906</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.908</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.425</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R39C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.566</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td>cpu1/IORQ_n_i_s6/I1</td>
</tr>
<tr>
<td>8.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.462</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td>cpu1/MREQ_s5/I1</td>
</tr>
<tr>
<td>10.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>10.155</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.511, 35.421%; route: 4.141, 41.778%; tC2Q: 2.260, 22.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.357</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I1</td>
</tr>
<tr>
<td>3.906</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.908</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.425</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R39C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.566</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/n241_s2/I1</td>
</tr>
<tr>
<td>7.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s2/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td>cpu1/IORQ_n_i_s6/I1</td>
</tr>
<tr>
<td>8.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.386</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>9.713</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>9.858</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.289, 34.208%; route: 4.066, 42.286%; tC2Q: 2.260, 23.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.357</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I1</td>
</tr>
<tr>
<td>3.906</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.908</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.425</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.542</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R39C25[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.760</td>
<td>1.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][A]</td>
<td>cpu1/n216_s1/I0</td>
</tr>
<tr>
<td>7.277</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>8.314</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>8.732</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>9.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>9.446</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.977, 32.349%; route: 3.966, 43.094%; tC2Q: 2.260, 24.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R40C23[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>0.904</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td>cpu1/u0/n1223_s2/I2</td>
</tr>
<tr>
<td>1.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C23[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1223_s2/F</td>
</tr>
<tr>
<td>2.750</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td>cpu1/n328_s1/I2</td>
</tr>
<tr>
<td>3.077</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n328_s1/F</td>
</tr>
<tr>
<td>4.024</td>
<td>0.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.844, 22.326%; route: 2.704, 71.537%; tC2Q: 0.232, 6.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s6/I2</td>
</tr>
<tr>
<td>8.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s6/F</td>
</tr>
<tr>
<td>8.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s5/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s5/O</td>
</tr>
<tr>
<td>9.105</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][B]</td>
<td>memory_ctrl/sdram_address_15_s3/I1</td>
</tr>
<tr>
<td>9.622</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>10.035</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C8[3][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C8[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>13.014</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s15/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s15/F</td>
</tr>
<tr>
<td>14.307</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I0</td>
</tr>
<tr>
<td>14.824</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>16.891</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 30.136%; route: 9.371, 56.288%; tC2Q: 2.260, 13.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>8.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>8.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>8.613</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C9[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>9.187</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td>memory_ctrl/sdram_address_13_s3/I0</td>
</tr>
<tr>
<td>9.757</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s3/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>12.897</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>13.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s15/I0</td>
</tr>
<tr>
<td>14.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s15/F</td>
</tr>
<tr>
<td>14.249</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I0</td>
</tr>
<tr>
<td>14.702</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C41[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>16.741</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.009, 30.362%; route: 9.229, 55.939%; tC2Q: 2.260, 13.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s6/I2</td>
</tr>
<tr>
<td>8.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s6/F</td>
</tr>
<tr>
<td>8.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s5/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s5/O</td>
</tr>
<tr>
<td>9.105</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>sdram_addr_17_s2/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s2/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[3][B]</td>
<td>sdram_addr_17_s0/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C8[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s0/F</td>
</tr>
<tr>
<td>13.200</td>
<td>2.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s15/I1</td>
</tr>
<tr>
<td>13.571</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s15/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I0</td>
</tr>
<tr>
<td>13.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>16.179</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.479, 28.106%; route: 9.197, 57.712%; tC2Q: 2.260, 14.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.066</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td>megaram1/page_w_2_s6/I2</td>
</tr>
<tr>
<td>8.519</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s6/F</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td>megaram1/page_w_2_s5/I0</td>
</tr>
<tr>
<td>8.622</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C6[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>9.537</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[1][A]</td>
<td>memory_ctrl/sdram_address_14_s3/I1</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s3/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[1][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I1</td>
</tr>
<tr>
<td>10.458</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C9[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>13.309</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>13.771</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>13.945</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s11/I0</td>
</tr>
<tr>
<td>14.407</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s11/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s10/I1</td>
</tr>
<tr>
<td>14.779</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C38[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s10/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I3</td>
</tr>
<tr>
<td>15.499</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>15.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.371, 35.207%; route: 7.624, 49.978%; tC2Q: 2.260, 14.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td>megaram1/page_w_6_s6/I2</td>
</tr>
<tr>
<td>8.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_6_s6/F</td>
</tr>
<tr>
<td>8.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td>megaram1/page_w_6_s5/I0</td>
</tr>
<tr>
<td>8.428</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_6_s5/O</td>
</tr>
<tr>
<td>8.853</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[2][B]</td>
<td>sdram_addr_20_s1/I0</td>
</tr>
<tr>
<td>9.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s1/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[3][A]</td>
<td>sdram_addr_20_s0/I1</td>
</tr>
<tr>
<td>9.946</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C8[3][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s0/F</td>
</tr>
<tr>
<td>12.701</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n347_s15/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s15/F</td>
</tr>
<tr>
<td>13.242</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n347_s14/I1</td>
</tr>
<tr>
<td>13.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s14/F</td>
</tr>
<tr>
<td>15.026</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 29.866%; route: 8.108, 54.846%; tC2Q: 2.260, 15.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>cpu_din_2_s4/I2</td>
</tr>
<tr>
<td>9.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s4/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>10.435</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>11.714</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>14.328</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>14.898</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>14.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.651, 31.738%; route: 7.743, 52.840%; tC2Q: 2.260, 15.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>cpu_din_2_s4/I2</td>
</tr>
<tr>
<td>9.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s4/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>10.435</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>11.714</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>14.328</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>14.699</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>14.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[0][B]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.452, 30.798%; route: 7.743, 53.567%; tC2Q: 2.260, 15.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>cpu_din_2_s4/I2</td>
</tr>
<tr>
<td>9.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s4/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][A]</td>
<td>ex_bus_rd_n_d_s1/I1</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C7[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C8[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>13.940</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>14.510</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.747, 33.273%; route: 7.260, 50.886%; tC2Q: 2.260, 15.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>cpu_din_2_s4/I2</td>
</tr>
<tr>
<td>9.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s4/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[1][A]</td>
<td>ex_bus_rd_n_d_s1/I1</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C7[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s1/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C8[3][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C8[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>14.017</td>
<td>2.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>14.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>14.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.548, 32.154%; route: 7.336, 51.868%; tC2Q: 2.260, 15.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C23[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>2.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/n223_s12/I3</td>
</tr>
<tr>
<td>3.774</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 16.145%; route: 2.728, 77.284%; tC2Q: 0.232, 6.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.066</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td>megaram1/page_w_2_s6/I2</td>
</tr>
<tr>
<td>8.519</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s6/F</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[3][A]</td>
<td>megaram1/page_w_2_s5/I0</td>
</tr>
<tr>
<td>8.622</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C6[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>9.537</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[1][A]</td>
<td>memory_ctrl/sdram_address_14_s3/I1</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s3/F</td>
</tr>
<tr>
<td>10.087</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[1][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I1</td>
</tr>
<tr>
<td>10.458</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C9[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>13.309</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>13.762</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>14.551</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.980, 27.818%; route: 8.067, 56.386%; tC2Q: 2.260, 15.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s6/I2</td>
</tr>
<tr>
<td>8.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s6/F</td>
</tr>
<tr>
<td>8.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s5/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s5/O</td>
</tr>
<tr>
<td>9.105</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][B]</td>
<td>memory_ctrl/sdram_address_15_s3/I1</td>
</tr>
<tr>
<td>9.622</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>10.035</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C8[3][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C8[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>13.014</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>13.936</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[0][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.930, 28.702%; route: 7.503, 54.793%; tC2Q: 2.260, 16.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td>megaram1/page_w_1_s6/I2</td>
</tr>
<tr>
<td>8.510</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s6/F</td>
</tr>
<tr>
<td>8.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[3][A]</td>
<td>megaram1/page_w_1_s5/I0</td>
</tr>
<tr>
<td>8.613</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C9[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>9.187</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td>memory_ctrl/sdram_address_13_s3/I0</td>
</tr>
<tr>
<td>9.757</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C9[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s3/F</td>
</tr>
<tr>
<td>9.759</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>10.212</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>12.897</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[1][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>13.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C41[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[2][B]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.001, 29.473%; route: 7.314, 53.878%; tC2Q: 2.260, 16.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s6/I2</td>
</tr>
<tr>
<td>8.574</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s6/F</td>
</tr>
<tr>
<td>8.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][A]</td>
<td>megaram1/page_w_3_s5/I0</td>
</tr>
<tr>
<td>8.677</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C7[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_3_s5/O</td>
</tr>
<tr>
<td>9.105</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td>sdram_addr_17_s2/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[2][A]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s2/F</td>
</tr>
<tr>
<td>9.826</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[3][B]</td>
<td>sdram_addr_17_s0/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C8[3][B]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s0/F</td>
</tr>
<tr>
<td>13.571</td>
<td>3.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>memory_ctrl/vram/MemAddr_16_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>memory_ctrl/vram/MemAddr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 28.039%; route: 7.331, 55.004%; tC2Q: 2.260, 16.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.043</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[2][B]</td>
<td>megaram1/page_select_w_0_s1/I1</td>
</tr>
<tr>
<td>7.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C8[2][B]</td>
<td style=" background: #97FFFF;">megaram1/page_select_w_0_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td>megaram1/page_w_6_s6/I2</td>
</tr>
<tr>
<td>8.325</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_6_s6/F</td>
</tr>
<tr>
<td>8.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[0][A]</td>
<td>megaram1/page_w_6_s5/I0</td>
</tr>
<tr>
<td>8.428</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_6_s5/O</td>
</tr>
<tr>
<td>8.853</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[2][B]</td>
<td>sdram_addr_20_s1/I0</td>
</tr>
<tr>
<td>9.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s1/F</td>
</tr>
<tr>
<td>9.575</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[3][A]</td>
<td>sdram_addr_20_s0/I1</td>
</tr>
<tr>
<td>9.946</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C8[3][A]</td>
<td style=" background: #97FFFF;">sdram_addr_20_s0/F</td>
</tr>
<tr>
<td>13.072</td>
<td>3.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>memory_ctrl/vram/MemAddr_19_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>memory_ctrl/vram/MemAddr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.591, 27.992%; route: 6.978, 54.391%; tC2Q: 2.260, 17.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.124</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>5.244</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>5.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>6.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ppi_req_s7/I3</td>
</tr>
<tr>
<td>8.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>9.919</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.246</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 30.442%; route: 5.376, 48.972%; tC2Q: 2.260, 20.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.124</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>5.244</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>5.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>6.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ppi_req_s7/I3</td>
</tr>
<tr>
<td>8.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>9.919</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.246</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.222</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 30.442%; route: 5.376, 48.972%; tC2Q: 2.260, 20.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.124</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>5.244</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>5.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>6.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ppi_req_s7/I3</td>
</tr>
<tr>
<td>8.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>9.919</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.246</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.050</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C5[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C5[2][B]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C5[2][B]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 30.924%; route: 5.205, 48.164%; tC2Q: 2.260, 20.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.124</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>5.244</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>5.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>6.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ppi_req_s7/I3</td>
</tr>
<tr>
<td>8.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>9.919</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.246</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.946</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 31.224%; route: 5.101, 47.660%; tC2Q: 2.260, 21.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.124</td>
<td>0.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>4.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>cpu1/u0/A_i_7_s9/I1</td>
</tr>
<tr>
<td>5.244</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s9/F</td>
</tr>
<tr>
<td>5.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>5.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I1</td>
</tr>
<tr>
<td>6.245</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>8.053</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ppi_req_s7/I3</td>
</tr>
<tr>
<td>8.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>9.919</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.246</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.581</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 32.327%; route: 4.736, 45.812%; tC2Q: 2.260, 21.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[3][A]</td>
<td>cpu_din_2_s47/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s47/F</td>
</tr>
<tr>
<td>5.105</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C4[2][A]</td>
<td>cpu_din_2_s7/I0</td>
</tr>
<tr>
<td>5.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s7/F</td>
</tr>
<tr>
<td>5.677</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td>cpu_din_2_s2/I1</td>
</tr>
<tr>
<td>6.139</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[3][B]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>6.657</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>7.882</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.104, 35.145%; route: 3.651, 60.979%; tC2Q: 0.232, 3.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>4.089</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C5[1][B]</td>
<td>cpu_din_1_s44/I0</td>
</tr>
<tr>
<td>4.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C5[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s44/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td>cpu_din_1_s8/I1</td>
</tr>
<tr>
<td>5.263</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s8/F</td>
</tr>
<tr>
<td>5.781</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][B]</td>
<td>cpu_din_1_s1/I3</td>
</tr>
<tr>
<td>6.298</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>7.091</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>7.640</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.068, 36.000%; route: 3.444, 59.962%; tC2Q: 0.232, 4.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C8[0][B]</td>
<td>cpu_din_4_s13/I1</td>
</tr>
<tr>
<td>4.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C8[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s13/F</td>
</tr>
<tr>
<td>5.095</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td>cpu_din_4_s7/I3</td>
</tr>
<tr>
<td>5.665</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C7[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s7/F</td>
</tr>
<tr>
<td>5.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][B]</td>
<td>cpu_din_4_s1/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>7.129</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>7.591</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>7.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.104, 36.941%; route: 3.360, 58.986%; tC2Q: 0.232, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C4[2][A]</td>
<td>cpu_din_3_s14/I1</td>
</tr>
<tr>
<td>4.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s14/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td>cpu_din_3_s5/I3</td>
</tr>
<tr>
<td>5.411</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s5/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>7.070</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>7.441</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>7.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.759, 31.721%; route: 3.554, 64.095%; tC2Q: 0.232, 4.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[3][A]</td>
<td>cpu_din_5_s13/I1</td>
</tr>
<tr>
<td>4.554</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s13/F</td>
</tr>
<tr>
<td>4.967</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C6[3][B]</td>
<td>cpu_din_5_s7/I3</td>
</tr>
<tr>
<td>5.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C6[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>5.897</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[3][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>6.938</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>7.400</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.051, 37.261%; route: 3.221, 58.524%; tC2Q: 0.232, 4.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.597</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td>cpu_din_2_s6/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s6/F</td>
</tr>
<tr>
<td>6.314</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td>cpu_din_2_s2/I0</td>
</tr>
<tr>
<td>6.884</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C4[3][B]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>7.402</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C4[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>8.628</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C10[0][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.784, 54.313%; route: 2.951, 42.357%; tC2Q: 0.232, 3.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.575</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[0][B]</td>
<td>cpu_din_3_s12/I3</td>
</tr>
<tr>
<td>5.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C4[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s12/F</td>
</tr>
<tr>
<td>5.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td>cpu_din_3_s5/I1</td>
</tr>
<tr>
<td>6.261</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s5/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>6.988</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>7.920</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>8.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.500, 52.790%; route: 2.898, 43.711%; tC2Q: 0.232, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.597</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[1][A]</td>
<td>cpu_din_2_s12/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C4[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s12/F</td>
</tr>
<tr>
<td>5.571</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td>cpu_din_0_s5/I3</td>
</tr>
<tr>
<td>6.088</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C4[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s5/F</td>
</tr>
<tr>
<td>6.501</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][B]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>7.018</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>7.694</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>8.243</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.710, 56.361%; route: 2.641, 40.114%; tC2Q: 0.232, 3.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.232</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[3][B]</td>
<td>cpu_din_4_s5/I3</td>
</tr>
<tr>
<td>5.802</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C6[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s5/F</td>
</tr>
<tr>
<td>5.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>6.491</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>7.399</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>7.861</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>7.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.574, 57.640%; route: 2.395, 38.618%; tC2Q: 0.232, 3.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>config_enable_megaram_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">config_enable_megaram_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td>scc1/WavReq_s7/I1</td>
</tr>
<tr>
<td>2.878</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C7[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s7/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td>scc1/WavReq_s4/I2</td>
</tr>
<tr>
<td>3.428</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C7[3][A]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I3</td>
</tr>
<tr>
<td>3.883</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>4.586</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>cpu_din_7_s38/I3</td>
</tr>
<tr>
<td>5.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C5[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s38/F</td>
</tr>
<tr>
<td>5.475</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[2][B]</td>
<td>cpu_din_6_s5/I3</td>
</tr>
<tr>
<td>6.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C6[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s5/F</td>
</tr>
<tr>
<td>6.046</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[2][A]</td>
<td>cpu_din_6_s1/I0</td>
</tr>
<tr>
<td>6.563</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>7.225</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>7.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>7.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 58.685%; route: 2.220, 37.406%; tC2Q: 0.232, 3.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>9.461</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.017</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][B]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[1][B]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C6[1][B]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 31.228%; route: 4.461, 45.648%; tC2Q: 2.260, 23.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>9.461</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.017</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C6[0][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 31.228%; route: 4.461, 45.648%; tC2Q: 2.260, 23.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>9.461</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 31.263%; route: 4.450, 45.586%; tC2Q: 2.260, 23.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>9.461</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.006</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>exp_slot3_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C8[1][A]</td>
<td>exp_slot3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 31.263%; route: 4.450, 45.586%; tC2Q: 2.260, 23.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.138</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>7.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][A]</td>
<td>exp_slot3_req_w_s4/I3</td>
</tr>
<tr>
<td>8.206</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R40C5[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I3</td>
</tr>
<tr>
<td>9.461</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>9.829</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 31.838%; route: 4.274, 44.585%; tC2Q: 2.260, 23.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.496</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 27.095%; route: 4.486, 48.479%; tC2Q: 2.260, 24.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.220</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 27.928%; route: 4.210, 46.896%; tC2Q: 2.260, 25.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.122</td>
<td>2.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 28.235%; route: 4.112, 46.311%; tC2Q: 2.260, 25.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.994</td>
<td>2.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 28.649%; route: 3.984, 45.524%; tC2Q: 2.260, 25.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.840</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 29.163%; route: 3.830, 44.548%; tC2Q: 2.260, 26.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.496</td>
<td>3.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 27.095%; route: 4.486, 48.479%; tC2Q: 2.260, 24.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.365</td>
<td>3.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 27.484%; route: 4.355, 47.740%; tC2Q: 2.260, 24.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>9.031</td>
<td>2.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.352, 26.766%; route: 4.175, 47.516%; tC2Q: 2.260, 25.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>4.814</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>4.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td>cpu1/u0/A_i_1_s9/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s9/F</td>
</tr>
<tr>
<td>5.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>5.831</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>5.832</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>6.285</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>8.597</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.352, 28.155%; route: 3.742, 44.791%; tC2Q: 2.260, 27.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>8.559</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.551, 30.678%; route: 3.504, 42.143%; tC2Q: 2.260, 27.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.739</td>
<td>3.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_4_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>logo1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 26.403%; route: 4.728, 49.796%; tC2Q: 2.260, 23.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.265</td>
<td>3.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 27.789%; route: 4.255, 47.160%; tC2Q: 2.260, 25.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>8.868</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.551, 29.580%; route: 3.813, 44.215%; tC2Q: 2.260, 26.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.850</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_6_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 29.127%; route: 3.840, 44.615%; tC2Q: 2.260, 26.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.850</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.507, 29.127%; route: 3.840, 44.615%; tC2Q: 2.260, 26.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][A]</td>
<td>n983_s2/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C7[3][A]</td>
<td style=" background: #97FFFF;">n983_s2/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][B]</td>
<td>n991_s1/I2</td>
</tr>
<tr>
<td>10.908</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[2][B]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>11.675</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[1][A]</td>
<td>mapper_reg2_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7[1][A]</td>
<td>mapper_reg2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 40.293%; route: 4.565, 39.937%; tC2Q: 2.260, 19.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][A]</td>
<td>n983_s2/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C7[3][A]</td>
<td style=" background: #97FFFF;">n983_s2/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][B]</td>
<td>n991_s1/I2</td>
</tr>
<tr>
<td>10.908</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[2][B]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>11.675</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][A]</td>
<td>mapper_reg2_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7[2][A]</td>
<td>mapper_reg2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 40.293%; route: 4.565, 39.937%; tC2Q: 2.260, 19.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][A]</td>
<td>n983_s2/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C7[3][A]</td>
<td style=" background: #97FFFF;">n983_s2/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][B]</td>
<td>n991_s1/I2</td>
</tr>
<tr>
<td>10.908</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[2][B]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>11.675</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[1][B]</td>
<td>mapper_reg2_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C7[1][B]</td>
<td>mapper_reg2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 40.293%; route: 4.565, 39.937%; tC2Q: 2.260, 19.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][A]</td>
<td>n983_s2/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C7[3][A]</td>
<td style=" background: #97FFFF;">n983_s2/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][B]</td>
<td>n991_s1/I2</td>
</tr>
<tr>
<td>10.908</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[2][B]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>11.665</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>mapper_reg2_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>mapper_reg2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 40.328%; route: 4.555, 39.885%; tC2Q: 2.260, 19.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][A]</td>
<td>n983_s2/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C7[3][A]</td>
<td style=" background: #97FFFF;">n983_s2/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[2][B]</td>
<td>n991_s1/I2</td>
</tr>
<tr>
<td>10.908</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[2][B]</td>
<td style=" background: #97FFFF;">n991_s1/F</td>
</tr>
<tr>
<td>11.665</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>mapper_reg2_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>mapper_reg2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 40.328%; route: 4.555, 39.885%; tC2Q: 2.260, 19.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.049</td>
<td>3.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/n90_s0/I2</td>
</tr>
<tr>
<td>10.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 28.280%; route: 5.039, 49.512%; tC2Q: 2.260, 22.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.049</td>
<td>3.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/n89_s0/I2</td>
</tr>
<tr>
<td>10.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 28.280%; route: 5.039, 49.512%; tC2Q: 2.260, 22.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.049</td>
<td>3.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/n88_s0/I2</td>
</tr>
<tr>
<td>10.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 28.280%; route: 5.039, 49.512%; tC2Q: 2.260, 22.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.049</td>
<td>3.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/n86_s0/I2</td>
</tr>
<tr>
<td>10.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 28.280%; route: 5.039, 49.512%; tC2Q: 2.260, 22.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.217</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>cpu1/u0/A_i_0_s10/I2</td>
</tr>
<tr>
<td>4.766</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>cpu1/u0/A_i_0_s9/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>5.692</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>5.694</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>6.211</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.789</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>memory_ctrl/n92_s0/I2</td>
</tr>
<tr>
<td>10.338</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n92_s0/F</td>
</tr>
<tr>
<td>10.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 30.273%; route: 4.779, 47.339%; tC2Q: 2.260, 22.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][A]</td>
<td>scc1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C14[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.174</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[3][A]</td>
<td>scc1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>13.744</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C15[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>scc1/SccCh/reg_freq_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>scc1/SccCh/reg_freq_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.400, 30.606%; route: 7.716, 53.674%; tC2Q: 2.260, 15.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][A]</td>
<td>scc1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C14[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.174</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[3][A]</td>
<td>scc1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>13.744</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C15[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>scc1/SccCh/reg_freq_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.400, 30.606%; route: 7.716, 53.674%; tC2Q: 2.260, 15.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][A]</td>
<td>scc1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C14[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.174</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[3][A]</td>
<td>scc1/SccCh/n105_s1/I2</td>
</tr>
<tr>
<td>13.744</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C15[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n105_s1/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][B]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][B]</td>
<td>scc1/SccCh/reg_freq_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C15[0][B]</td>
<td>scc1/SccCh/reg_freq_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.400, 30.606%; route: 7.716, 53.674%; tC2Q: 2.260, 15.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][A]</td>
<td>scc1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C14[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.301</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C19[3][A]</td>
<td>scc1/SccCh/n62_s5/I3</td>
</tr>
<tr>
<td>13.850</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C19[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n62_s5/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C19[0][A]</td>
<td>scc1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.379, 30.947%; route: 7.511, 53.082%; tC2Q: 2.260, 15.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[3][A]</td>
<td>scc1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.453</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C14[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.443</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C19[3][A]</td>
<td>scc1/SccCh/n115_s1/I1</td>
</tr>
<tr>
<td>13.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C19[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n115_s1/F</td>
</tr>
<tr>
<td>14.353</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[2][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/reg_freq_ch_b_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[2][A]</td>
<td>scc1/SccCh/reg_freq_ch_b_9_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C20[2][A]</td>
<td>scc1/SccCh/reg_freq_ch_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.379, 31.035%; route: 7.471, 52.948%; tC2Q: 2.260, 16.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>11.769</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C13[2][B]</td>
<td>scc1/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>12.231</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>12.232</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[2][A]</td>
<td>scc1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>12.749</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C13[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>13.163</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.356, 33.717%; route: 6.303, 48.790%; tC2Q: 2.260, 17.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>11.414</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>12.110</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[0][A]</td>
<td>scc1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>12.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>12.894</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.812, 30.132%; route: 6.579, 52.004%; tC2Q: 2.260, 17.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>11.414</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>12.110</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>scc1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>12.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>12.894</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.812, 30.132%; route: 6.579, 52.004%; tC2Q: 2.260, 17.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][A]</td>
<td>scc1/SccCh/w_wave_adr_7_s4/I0</td>
</tr>
<tr>
<td>11.414</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R45C12[3][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s4/F</td>
</tr>
<tr>
<td>12.110</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][A]</td>
<td>scc1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>12.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C15[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>12.878</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.812, 30.171%; route: 6.563, 51.942%; tC2Q: 2.260, 17.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>11.526</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][B]</td>
<td>scc1/SccCh/w_wave_adr_6_s4/I3</td>
</tr>
<tr>
<td>11.897</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s4/F</td>
</tr>
<tr>
<td>11.902</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>12.457</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>12.870</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 34.079%; route: 6.064, 48.022%; tC2Q: 2.260, 17.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>scc1/n379_s2/I1</td>
</tr>
<tr>
<td>10.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s2/F</td>
</tr>
<tr>
<td>11.392</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[2][B]</td>
<td>scc1/n379_s1/I1</td>
</tr>
<tr>
<td>11.854</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C11[2][B]</td>
<td style=" background: #97FFFF;">scc1/n379_s1/F</td>
</tr>
<tr>
<td>12.581</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td style=" font-weight:bold;">scc1/SccModeB_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td>scc1/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C11[2][A]</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.392, 35.598%; route: 5.686, 46.084%; tC2Q: 2.260, 18.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccModeB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>scc1/n379_s2/I1</td>
</tr>
<tr>
<td>10.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s2/F</td>
</tr>
<tr>
<td>11.392</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[2][B]</td>
<td>scc1/n379_s1/I1</td>
</tr>
<tr>
<td>11.854</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C11[2][B]</td>
<td style=" background: #97FFFF;">scc1/n379_s1/F</td>
</tr>
<tr>
<td>12.581</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">scc1/SccModeB_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>scc1/SccModeB_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>scc1/SccModeB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.392, 35.598%; route: 5.686, 46.084%; tC2Q: 2.260, 18.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[3][B]</td>
<td>scc1/WavReq_s1/I0</td>
</tr>
<tr>
<td>11.338</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R45C12[3][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s1/F</td>
</tr>
<tr>
<td>11.351</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td>scc1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>11.900</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td style=" background: #97FFFF;">scc1/WavCpy_s3/F</td>
</tr>
<tr>
<td>12.044</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.926, 33.268%; route: 5.615, 47.581%; tC2Q: 2.260, 19.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>scc1/n4_s1/I1</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" background: #97FFFF;">scc1/n4_s1/F</td>
</tr>
<tr>
<td>11.611</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.494, 30.737%; route: 5.613, 49.382%; tC2Q: 2.260, 19.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][B]</td>
<td>scc1/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C7[1][B]</td>
<td style=" background: #97FFFF;">scc1/WavReq_s2/F</td>
</tr>
<tr>
<td>10.897</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/n16_s3/I1</td>
</tr>
<tr>
<td>11.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" background: #97FFFF;">scc1/n16_s3/F</td>
</tr>
<tr>
<td>11.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.494, 31.132%; route: 5.469, 48.731%; tC2Q: 2.260, 20.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][B]</td>
<td>scc2/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C24[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.088</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C25[2][B]</td>
<td>scc2/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>13.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>14.324</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C27[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_c_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C27[1][A]</td>
<td>scc2/SccCh/reg_freq_ch_c_9_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C27[1][A]</td>
<td>scc2/SccCh/reg_freq_ch_c_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.980, 35.367%; route: 6.841, 48.583%; tC2Q: 2.260, 16.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][B]</td>
<td>scc2/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C24[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.088</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C25[2][B]</td>
<td>scc2/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>13.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>14.324</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_c_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[0][B]</td>
<td>scc2/SccCh/reg_freq_ch_c_10_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C26[0][B]</td>
<td>scc2/SccCh/reg_freq_ch_c_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.980, 35.367%; route: 6.841, 48.583%; tC2Q: 2.260, 16.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][B]</td>
<td>scc2/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C24[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>13.088</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C25[2][B]</td>
<td>scc2/SccCh/n129_s1/I2</td>
</tr>
<tr>
<td>13.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n129_s1/F</td>
</tr>
<tr>
<td>14.324</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/reg_freq_ch_c_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C26[0][A]</td>
<td>scc2/SccCh/reg_freq_ch_c_11_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C26[0][A]</td>
<td>scc2/SccCh/reg_freq_ch_c_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.980, 35.367%; route: 6.841, 48.583%; tC2Q: 2.260, 16.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][B]</td>
<td>scc2/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C24[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.403</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][A]</td>
<td>scc2/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.243</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][A]</td>
<td>scc2/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[1][A]</td>
<td>scc2/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.948, 35.344%; route: 6.792, 48.513%; tC2Q: 2.260, 16.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s4/I2</td>
</tr>
<tr>
<td>11.735</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s4/F</td>
</tr>
<tr>
<td>11.906</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][B]</td>
<td>scc2/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R47C24[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.403</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C24[3][A]</td>
<td>scc2/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.215</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C22[0][A]</td>
<td>scc2/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C22[0][A]</td>
<td>scc2/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.948, 35.415%; route: 6.764, 48.409%; tC2Q: 2.260, 16.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>scc1/n341_s3/I1</td>
</tr>
<tr>
<td>8.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">scc1/n341_s3/F</td>
</tr>
<tr>
<td>8.977</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>scc2/WavReq_s4/I3</td>
</tr>
<tr>
<td>9.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s4/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>scc2/WavReq_s3/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[3][A]</td>
<td>scc2/WavReq_s1/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R44C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s1/F</td>
</tr>
<tr>
<td>11.364</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td>scc2/SccCh/w_wave_adr_5_s5/I3</td>
</tr>
<tr>
<td>11.826</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C25[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s5/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C25[2][B]</td>
<td>scc2/SccCh/w_wave_adr_5_s2/I3</td>
</tr>
<tr>
<td>12.281</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C25[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_5_s2/F</td>
</tr>
<tr>
<td>13.312</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.522, 34.602%; route: 6.287, 48.105%; tC2Q: 2.260, 17.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][A]</td>
<td>scc2/SccCh/w_wave_adr_1_s2/I2</td>
</tr>
<tr>
<td>12.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_1_s2/F</td>
</tr>
<tr>
<td>13.164</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 30.090%; route: 6.773, 52.419%; tC2Q: 2.260, 17.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[0][A]</td>
<td>scc2/SccCh/w_wave_adr_0_s2/I2</td>
</tr>
<tr>
<td>12.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_0_s2/F</td>
</tr>
<tr>
<td>12.955</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C28[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 30.586%; route: 6.564, 51.636%; tC2Q: 2.260, 17.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[2][B]</td>
<td>scc2/SccCh/w_wave_adr_2_s2/I2</td>
</tr>
<tr>
<td>12.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[2][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_2_s2/F</td>
</tr>
<tr>
<td>12.901</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[2][B]</td>
<td>scc2/SccCh/wavemem/iadr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.850, 30.416%; route: 6.548, 51.729%; tC2Q: 2.260, 17.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>scc2/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.612</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C27[3][A]</td>
<td>scc2/SccCh/w_wave_adr_3_s2/I2</td>
</tr>
<tr>
<td>12.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C27[3][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/w_wave_adr_3_s2/F</td>
</tr>
<tr>
<td>12.901</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.850, 30.416%; route: 6.548, 51.729%; tC2Q: 2.260, 17.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccModeB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>scc1/n379_s2/I1</td>
</tr>
<tr>
<td>10.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s2/F</td>
</tr>
<tr>
<td>11.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>scc2/n379_s2/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">scc2/n379_s2/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" font-weight:bold;">scc2/SccModeB_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>scc2/SccModeB_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>scc2/SccModeB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.479, 35.797%; route: 5.773, 46.140%; tC2Q: 2.260, 18.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[1][A]</td>
<td>n541_s9/I3</td>
</tr>
<tr>
<td>9.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C7[1][A]</td>
<td style=" background: #97FFFF;">n541_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>scc1/n379_s2/I1</td>
</tr>
<tr>
<td>10.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td style=" background: #97FFFF;">scc1/n379_s2/F</td>
</tr>
<tr>
<td>11.618</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>scc2/n379_s2/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">scc2/n379_s2/F</td>
</tr>
<tr>
<td>12.572</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.479, 36.330%; route: 5.589, 45.338%; tC2Q: 2.260, 18.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>11.348</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>scc2/n341_s1/I2</td>
</tr>
<tr>
<td>11.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" background: #97FFFF;">scc2/n341_s1/F</td>
</tr>
<tr>
<td>12.254</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" font-weight:bold;">scc2/SccBank3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>scc2/SccBank3_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>scc2/SccBank3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 32.323%; route: 5.868, 48.860%; tC2Q: 2.260, 18.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>11.348</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>11.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>12.084</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 32.786%; route: 5.698, 48.127%; tC2Q: 2.260, 19.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.054</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>exp_slot3_req_w_s6/I2</td>
</tr>
<tr>
<td>7.571</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s6/F</td>
</tr>
<tr>
<td>7.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[1][A]</td>
<td>exp_slot3_req_w_s3/I3</td>
</tr>
<tr>
<td>8.437</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R35C5[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>9.013</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>scc2/WavReq_s2/I0</td>
</tr>
<tr>
<td>9.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">scc2/WavReq_s2/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][B]</td>
<td>scc2/n12_s3/I1</td>
</tr>
<tr>
<td>10.921</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R44C25[1][B]</td>
<td style=" background: #97FFFF;">scc2/n12_s3/F</td>
</tr>
<tr>
<td>11.348</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I3</td>
</tr>
<tr>
<td>11.897</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>12.084</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 32.786%; route: 5.698, 48.127%; tC2Q: 2.260, 19.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>11.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.704</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>13.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.482</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.367, 30.671%; route: 7.611, 53.457%; tC2Q: 2.260, 15.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>11.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.704</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>13.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.332</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.367, 30.997%; route: 7.461, 52.962%; tC2Q: 2.260, 16.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>11.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.704</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>13.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.255</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.367, 31.167%; route: 7.385, 52.704%; tC2Q: 2.260, 16.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>11.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.704</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>13.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>14.045</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.367, 31.642%; route: 7.174, 51.983%; tC2Q: 2.260, 16.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>11.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C10[1][B]</td>
<td>megaram1/mega1/SccCh/n175_s2/I3</td>
</tr>
<tr>
<td>13.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n175_s2/F</td>
</tr>
<tr>
<td>13.834</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C10[2][A]</td>
<td>megaram1/mega1/SccCh/reg_vol_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 32.243%; route: 6.949, 51.128%; tC2Q: 2.260, 16.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>13.398</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 32.712%; route: 6.591, 50.108%; tC2Q: 2.260, 17.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_1_s3/I2</td>
</tr>
<tr>
<td>12.710</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_1_s3/F</td>
</tr>
<tr>
<td>13.394</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.265, 32.433%; route: 6.625, 50.381%; tC2Q: 2.260, 17.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>12.193</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_2_s3/I2</td>
</tr>
<tr>
<td>12.710</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_2_s3/F</td>
</tr>
<tr>
<td>13.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.265, 32.502%; route: 6.597, 50.275%; tC2Q: 2.260, 17.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>11.765</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s5/I2</td>
</tr>
<tr>
<td>12.228</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s5/F</td>
</tr>
<tr>
<td>12.402</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>12.957</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>13.354</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.774, 36.413%; route: 6.077, 46.349%; tC2Q: 2.260, 17.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s2/I1</td>
</tr>
<tr>
<td>11.765</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s2/F</td>
</tr>
<tr>
<td>11.766</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s5/I2</td>
</tr>
<tr>
<td>12.228</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s5/F</td>
</tr>
<tr>
<td>12.402</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I3</td>
</tr>
<tr>
<td>12.773</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>13.020</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.590, 35.925%; route: 5.927, 46.387%; tC2Q: 2.260, 17.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>12.023</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td>megaram1/mega1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>12.572</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 34.450%; route: 5.916, 47.431%; tC2Q: 2.260, 18.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>12.023</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>megaram1/mega1/n4_s0/I1</td>
</tr>
<tr>
<td>12.572</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s0/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 34.450%; route: 5.916, 47.431%; tC2Q: 2.260, 18.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>11.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>12.023</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/n16_s3/I1</td>
</tr>
<tr>
<td>12.572</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>12.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 34.853%; route: 5.772, 46.816%; tC2Q: 2.260, 18.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C6[0][B]</td>
<td>megaram1/mega1/n319_s6/I3</td>
</tr>
<tr>
<td>11.641</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R47C6[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C7[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 30.797%; route: 5.879, 49.987%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.049</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>scc1/n12_s10/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s10/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C8[2][B]</td>
<td>scc1/n12_s6/I2</td>
</tr>
<tr>
<td>8.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C8[2][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s6/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>10.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C6[0][B]</td>
<td>megaram1/mega1/n319_s6/I3</td>
</tr>
<tr>
<td>11.641</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R47C6[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s6/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C7[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 30.797%; route: 5.879, 49.987%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>7.486</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 43.428%; route: 3.064, 52.589%; tC2Q: 0.232, 3.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>7.336</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 44.575%; route: 2.914, 51.338%; tC2Q: 0.232, 4.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 45.185%; route: 2.837, 50.671%; tC2Q: 0.232, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 46.950%; route: 2.627, 48.745%; tC2Q: 0.232, 4.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>6.823</td>
<td>0.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.530, 49.010%; route: 2.400, 46.496%; tC2Q: 0.232, 4.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>megaram1/mega1/SccCh/n36_s5/I3</td>
</tr>
<tr>
<td>6.044</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n36_s5/F</td>
</tr>
<tr>
<td>6.767</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.302, 45.081%; route: 2.572, 50.376%; tC2Q: 0.232, 4.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C10[3][B]</td>
<td>megaram1/mega1/SccCh/n62_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n62_s4/F</td>
</tr>
<tr>
<td>6.586</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 51.669%; route: 2.149, 43.621%; tC2Q: 0.232, 4.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.595</td>
<td>0.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>megaram1/mega1/SccCh/n23_s9/I3</td>
</tr>
<tr>
<td>6.057</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s9/F</td>
</tr>
<tr>
<td>6.202</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 53.666%; route: 1.872, 41.225%; tC2Q: 0.232, 5.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>86.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[3][A]</td>
<td>megaram1/mega1/SccCh/n49_s5/I3</td>
</tr>
<tr>
<td>6.000</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>6.145</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 56.290%; route: 1.728, 38.536%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>87.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_megaram_slot_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td>config_megaram_slot_1_s1/G</td>
</tr>
<tr>
<td>1.893</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][B]</td>
<td style=" font-weight:bold;">config_megaram_slot_1_s1/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C5[1][A]</td>
<td>megaram1/cart_ena_ff_s7/I2</td>
</tr>
<tr>
<td>2.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>2.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C5[2][A]</td>
<td>megaram1/cart_ena_ff_s5/I0</td>
</tr>
<tr>
<td>3.082</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s5/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I3</td>
</tr>
<tr>
<td>3.792</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>4.484</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>5.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>5.282</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[2][B]</td>
<td>megaram1/mega1/SccCh/n75_s5/I3</td>
</tr>
<tr>
<td>5.609</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C4[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n75_s5/F</td>
</tr>
<tr>
<td>5.753</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>92.766</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.302, 56.248%; route: 1.559, 38.083%; tC2Q: 0.232, 5.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.233</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>3.803</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>3.804</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>cpu1/u0/n1099_s1/I2</td>
</tr>
<tr>
<td>4.321</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>5.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R31C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.197</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][B]</td>
<td>scc1/n12_s2/I1</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R44C4[0][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s2/F</td>
</tr>
<tr>
<td>7.954</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C5[2][A]</td>
<td>megaram1/n664_s0/I2</td>
</tr>
<tr>
<td>8.524</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>8.668</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.767, 32.845%; route: 3.397, 40.329%; tC2Q: 2.260, 26.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>4.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td>cpu1/u0/A_i_3_s9/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s9/F</td>
</tr>
<tr>
<td>5.659</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.685</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>scc1/SccCh/n179_s2/I0</td>
</tr>
<tr>
<td>8.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s2/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[0][B]</td>
<td>megaram1/ff_ram_ena_s5/I3</td>
</tr>
<tr>
<td>9.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s5/F</td>
</tr>
<tr>
<td>10.093</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td>megaram1/ff_ram_ena_s3/I2</td>
</tr>
<tr>
<td>10.555</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>10.699</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.021, 38.457%; route: 4.175, 39.928%; tC2Q: 2.260, 21.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td>megaram1/n339_s7/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s7/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>megaram1/n339_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s4/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>megaram1/n339_s2/I0</td>
</tr>
<tr>
<td>9.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[2][A]</td>
<td>megaram1/n323_s3/I0</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R44C6[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n323_s3/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[2][A]</td>
<td>megaram1/ff_memreg[1]_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C8[2][A]</td>
<td>megaram1/ff_memreg[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 32.397%; route: 5.298, 47.389%; tC2Q: 2.260, 20.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td>megaram1/n339_s7/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s7/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>megaram1/n339_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s4/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>megaram1/n339_s2/I0</td>
</tr>
<tr>
<td>9.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[2][B]</td>
<td>megaram1/n315_s2/I0</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R44C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n315_s2/F</td>
</tr>
<tr>
<td>11.241</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[2][A]</td>
<td>megaram1/ff_memreg[0]_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C7[2][A]</td>
<td>megaram1/ff_memreg[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 32.934%; route: 5.116, 46.517%; tC2Q: 2.260, 20.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td>megaram1/n339_s7/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s7/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>megaram1/n339_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s4/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>megaram1/n339_s2/I0</td>
</tr>
<tr>
<td>9.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[2][B]</td>
<td>megaram1/n315_s2/I0</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R44C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n315_s2/F</td>
</tr>
<tr>
<td>11.241</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[2][B]</td>
<td>megaram1/ff_memreg[0]_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C7[2][B]</td>
<td>megaram1/ff_memreg[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 32.934%; route: 5.116, 46.517%; tC2Q: 2.260, 20.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td>megaram1/n339_s7/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s7/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>megaram1/n339_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s4/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>megaram1/n339_s2/I0</td>
</tr>
<tr>
<td>9.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[2][B]</td>
<td>megaram1/n315_s2/I0</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R44C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n315_s2/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[2][B]</td>
<td>megaram1/ff_memreg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C9[2][B]</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 33.030%; route: 5.084, 46.360%; tC2Q: 2.260, 20.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.458</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td>cpu1/u0/n1097_s2/I3</td>
</tr>
<tr>
<td>4.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s2/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>cpu1/u0/n1097_s1/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mapper_addr_20_s4/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s4/F</td>
</tr>
<tr>
<td>7.692</td>
<td>1.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td>megaram1/n339_s7/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C10[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s7/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>megaram1/n339_s4/I3</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s4/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>megaram1/n339_s2/I0</td>
</tr>
<tr>
<td>9.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n339_s2/F</td>
</tr>
<tr>
<td>9.933</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[2][B]</td>
<td>megaram1/n315_s2/I0</td>
</tr>
<tr>
<td>10.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R44C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n315_s2/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[2][A]</td>
<td>megaram1/ff_memreg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C9[2][A]</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.622, 33.030%; route: 5.084, 46.360%; tC2Q: 2.260, 20.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>cpu1/u0/A_i_5_s10/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s10/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu1/u0/A_i_5_s9/I1</td>
</tr>
<tr>
<td>5.400</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s9/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu1/u0/A_i_5_s8/I0</td>
</tr>
<tr>
<td>5.950</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>7.608</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>n2219_s3/I1</td>
</tr>
<tr>
<td>8.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">n2219_s3/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>n2219_s2/I3</td>
</tr>
<tr>
<td>8.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C6[1][B]</td>
<td style=" background: #97FFFF;">n2219_s2/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I2</td>
</tr>
<tr>
<td>9.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td style=" font-weight:bold;">config0_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>config0_ff_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>config0_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 41.640%; route: 3.489, 35.419%; tC2Q: 2.260, 22.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>cpu1/u0/A_i_5_s10/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s10/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu1/u0/A_i_5_s9/I1</td>
</tr>
<tr>
<td>5.400</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s9/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu1/u0/A_i_5_s8/I0</td>
</tr>
<tr>
<td>5.950</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>7.608</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>n2219_s3/I1</td>
</tr>
<tr>
<td>8.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">n2219_s3/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>n2219_s2/I3</td>
</tr>
<tr>
<td>8.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C6[1][B]</td>
<td style=" background: #97FFFF;">n2219_s2/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I2</td>
</tr>
<tr>
<td>9.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][B]</td>
<td style=" font-weight:bold;">config0_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][B]</td>
<td>config0_ff_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C3[0][B]</td>
<td>config0_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 41.640%; route: 3.489, 35.419%; tC2Q: 2.260, 22.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>cpu1/u0/A_i_5_s10/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s10/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu1/u0/A_i_5_s9/I1</td>
</tr>
<tr>
<td>5.400</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s9/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu1/u0/A_i_5_s8/I0</td>
</tr>
<tr>
<td>5.950</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>7.608</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>n2219_s3/I1</td>
</tr>
<tr>
<td>8.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">n2219_s3/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>n2219_s2/I3</td>
</tr>
<tr>
<td>8.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C6[1][B]</td>
<td style=" background: #97FFFF;">n2219_s2/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I2</td>
</tr>
<tr>
<td>9.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td style=" font-weight:bold;">config0_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>config0_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>config0_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 41.640%; route: 3.489, 35.419%; tC2Q: 2.260, 22.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>cpu1/u0/A_i_5_s10/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s10/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu1/u0/A_i_5_s9/I1</td>
</tr>
<tr>
<td>5.400</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s9/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu1/u0/A_i_5_s8/I0</td>
</tr>
<tr>
<td>5.950</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>7.608</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>n2219_s3/I1</td>
</tr>
<tr>
<td>8.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">n2219_s3/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>n2219_s2/I3</td>
</tr>
<tr>
<td>8.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C6[1][B]</td>
<td style=" background: #97FFFF;">n2219_s2/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I2</td>
</tr>
<tr>
<td>9.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][A]</td>
<td style=" font-weight:bold;">config0_ff_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][A]</td>
<td>config0_ff_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C3[1][A]</td>
<td>config0_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 41.640%; route: 3.489, 35.419%; tC2Q: 2.260, 22.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.043</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][A]</td>
<td>cpu1/u0/RegAddrC_1_s11/I2</td>
</tr>
<tr>
<td>3.560</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C28[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s11/F</td>
</tr>
<tr>
<td>4.367</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>cpu1/u0/A_i_5_s10/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s10/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>cpu1/u0/A_i_5_s9/I1</td>
</tr>
<tr>
<td>5.400</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s9/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>cpu1/u0/A_i_5_s8/I0</td>
</tr>
<tr>
<td>5.950</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s8/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>6.576</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>46</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>7.608</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[2][A]</td>
<td>n2219_s3/I1</td>
</tr>
<tr>
<td>8.157</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C6[2][A]</td>
<td style=" background: #97FFFF;">n2219_s3/F</td>
</tr>
<tr>
<td>8.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>n2219_s2/I3</td>
</tr>
<tr>
<td>8.613</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C6[1][B]</td>
<td style=" background: #97FFFF;">n2219_s2/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I2</td>
</tr>
<tr>
<td>9.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][B]</td>
<td style=" font-weight:bold;">config0_ff_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][B]</td>
<td>config0_ff_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C3[1][B]</td>
<td>config0_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 41.640%; route: 3.489, 35.419%; tC2Q: 2.260, 22.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>8.356</td>
<td>2.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 17.898%; route: 4.401, 54.245%; tC2Q: 2.260, 27.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.927</td>
<td>2.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 18.896%; route: 3.972, 51.693%; tC2Q: 2.260, 29.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.333</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 20.481%; route: 3.378, 47.642%; tC2Q: 2.260, 31.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.237</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 20.762%; route: 3.281, 46.922%; tC2Q: 2.260, 32.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>85.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.049</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>cpu1/u0/n1098_s3/I2</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>3.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>4.346</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>7.205</td>
<td>1.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>92.749</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.452, 20.858%; route: 3.249, 46.678%; tC2Q: 2.260, 32.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.551</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.181</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/n227_s3/I1</td>
</tr>
<tr>
<td>15.471</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n227_s3/F</td>
</tr>
<tr>
<td>15.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 48.566%; route: 0.512, 36.879%; tC2Q: 0.202, 14.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>15</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>14.686</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C8[3][B]</td>
<td>cpu_din_6_s30/I1</td>
</tr>
<tr>
<td>14.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C8[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s30/F</td>
</tr>
<tr>
<td>15.251</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu_din_6_s0/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>15.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 39.803%; route: 0.675, 46.335%; tC2Q: 0.202, 13.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>107</td>
<td>R35C11[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/Q</td>
</tr>
<tr>
<td>10.077</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>cpu1/n216_s3/I3</td>
</tr>
<tr>
<td>10.441</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s3/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[3][A]</td>
<td>cpu1/n216_s1/I2</td>
</tr>
<tr>
<td>10.798</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R35C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/n216_s1/F</td>
</tr>
<tr>
<td>11.420</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 30.312%; route: 1.175, 59.466%; tC2Q: 0.202, 10.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R40C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>10.067</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>cpu1/n247_s1/I2</td>
</tr>
<tr>
<td>10.377</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n247_s1/F</td>
</tr>
<tr>
<td>10.655</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td>cpu1/n249_s0/I1</td>
</tr>
<tr>
<td>11.046</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C23[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n249_s0/F</td>
</tr>
<tr>
<td>11.529</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 33.606%; route: 1.183, 56.710%; tC2Q: 0.202, 9.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/Q</td>
</tr>
<tr>
<td>14.536</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[3][B]</td>
<td>cpu_din_2_s43/I0</td>
</tr>
<tr>
<td>14.900</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R34C6[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s43/F</td>
</tr>
<tr>
<td>15.196</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I3</td>
</tr>
<tr>
<td>15.580</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>15.836</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu_din_1_s3/I1</td>
</tr>
<tr>
<td>16.200</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>16.203</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu_din_1_s0/I2</td>
</tr>
<tr>
<td>16.493</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>16.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.402, 58.182%; route: 0.806, 33.435%; tC2Q: 0.202, 8.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[0][B]</td>
<td>cpu1/u0/RegBusA_r_9_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C24[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_9_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td>cpu1/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>cpu1/u0/RegDIH_1_s0/I0</td>
</tr>
<tr>
<td>10.229</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>10.358</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 50.732%; route: 0.250, 27.292%; tC2Q: 0.201, 21.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[2][A]</td>
<td>cpu1/u0/RegBusA_r_13_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C22[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_13_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>cpu1/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>10.129</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[2][B]</td>
<td>cpu1/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>10.361</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>10.490</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 56.945%; route: 0.250, 23.850%; tC2Q: 0.201, 19.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>cpu1/u0/RegBusA_r_11_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_11_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[2][A]</td>
<td>cpu1/u0/RegDIH_3_s1/I0</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C24[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>10.109</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>cpu1/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>10.399</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>10.525</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 58.643%; route: 0.246, 22.765%; tC2Q: 0.201, 18.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>cpu1/u0/RegBusA_r_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_4_s0/Q</td>
</tr>
<tr>
<td>9.647</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>cpu1/u0/RegDIL_4_s1/I0</td>
</tr>
<tr>
<td>9.937</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>9.940</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>10.250</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R39C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>10.541</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 54.653%; route: 0.296, 26.947%; tC2Q: 0.202, 18.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>cpu1/u0/RegBusA_r_3_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_3_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[3][A]</td>
<td>cpu1/u0/RegDIL_3_s1/I0</td>
</tr>
<tr>
<td>10.051</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C26[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_3_s1/F</td>
</tr>
<tr>
<td>10.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>cpu1/u0/RegDIL_3_s0/I0</td>
</tr>
<tr>
<td>10.464</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 50.376%; route: 0.370, 32.166%; tC2Q: 0.201, 17.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>cpu1/u0/n324_s4/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n324_s4/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/update_addr_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>cpu1/u0/update_addr_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>cpu1/u0/update_addr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R32C20[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>cpu1/u0/n1119_s0/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1119_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>cpu1/u0/n1114_s0/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1114_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/Q</td>
</tr>
<tr>
<td>9.652</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>cpu1/u0/n1115_s0/I1</td>
</tr>
<tr>
<td>9.884</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1115_s0/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R40C23[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>9.654</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>cpu1/u0/n2495_s2/I0</td>
</tr>
<tr>
<td>9.886</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2495_s2/F</td>
</tr>
<tr>
<td>9.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C23[1][A]</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.284</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.414</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>14.805</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>14.933</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.037%; route: 0.257, 30.298%; tC2Q: 0.201, 23.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.551</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.895</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.169</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>15.560</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>15.687</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.735, 45.820%; route: 0.667, 41.587%; tC2Q: 0.202, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C6[1][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.204</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.433</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C6[1][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 15.585%; route: 1.477, 74.260%; tC2Q: 0.202, 10.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C6[1][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.204</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.589</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.452%; route: 1.633, 76.132%; tC2Q: 0.202, 9.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[1][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C6[1][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.204</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.805</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 13.130%; route: 1.849, 78.315%; tC2Q: 0.202, 8.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n573_s2/I0</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n573_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C31[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C50[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/n223_s12/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C50[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C49[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/n202_s12/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C49[0][A]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C49[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/n181_s12/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C49[1][A]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[1][B]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C49[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/Q</td>
</tr>
<tr>
<td>9.771</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[2][B]</td>
<td>memory_ctrl/n201_s14/I0</td>
</tr>
<tr>
<td>10.003</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C49[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s14/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[2][B]</td>
<td>memory_ctrl/enable_write_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C49[2][B]</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.432%; route: 0.127, 22.672%; tC2Q: 0.201, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C50[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td>memory_ctrl/n222_s13/I1</td>
</tr>
<tr>
<td>10.012</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C50[1][B]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>memory_ctrl/vram/n118_s1/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n118_s1/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C47[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R3C46[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.652</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>memory_ctrl/vram/n338_s6/I3</td>
</tr>
<tr>
<td>9.884</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s6/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R3C46[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.780</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/n358_s2/I0</td>
</tr>
<tr>
<td>10.012</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n358_s2/F</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C46[0][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.844%; route: 0.135, 23.769%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C47[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>10.013</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>10.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[0][B]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.897%; route: 0.004, 0.644%; tC2Q: 0.202, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C47[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td>memory_ctrl/vram/n119_s1/I1</td>
</tr>
<tr>
<td>10.013</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>10.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C47[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.897%; route: 0.004, 0.644%; tC2Q: 0.202, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>ppi_req_s6/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s6/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.972</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[2][B]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C5[2][B]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.800%; route: 0.672, 43.981%; tC2Q: 0.202, 13.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>ppi_req_s6/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s6/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.972</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C5[2][A]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C5[2][A]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.800%; route: 0.672, 43.981%; tC2Q: 0.202, 13.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>ppi_req_s6/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s6/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.974</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.745%; route: 0.674, 44.053%; tC2Q: 0.202, 13.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>ppi_req_s6/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s6/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.974</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.745%; route: 0.674, 44.053%; tC2Q: 0.202, 13.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td>ppi_req_s6/I3</td>
</tr>
<tr>
<td>10.405</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s6/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[3][B]</td>
<td>ppi_req_s1/I1</td>
</tr>
<tr>
<td>10.718</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C7[3][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 36.907%; route: 0.916, 51.694%; tC2Q: 0.202, 11.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>2.611</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C6[0][B]</td>
<td>cpu_din_0_s13/I1</td>
</tr>
<tr>
<td>2.975</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s13/F</td>
</tr>
<tr>
<td>3.246</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu_din_0_s6/I2</td>
</tr>
<tr>
<td>3.478</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s6/F</td>
</tr>
<tr>
<td>3.482</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][B]</td>
<td>cpu_din_0_s1/I1</td>
</tr>
<tr>
<td>3.792</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>4.539</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>4.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.250, 41.673%; route: 1.548, 51.593%; tC2Q: 0.202, 6.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>2.913</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu_din_7_s16/I1</td>
</tr>
<tr>
<td>3.145</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s16/F</td>
</tr>
<tr>
<td>3.267</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td>cpu_din_7_s6/I3</td>
</tr>
<tr>
<td>3.502</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s6/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[0][B]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>3.997</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C6[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>4.758</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 33.122%; route: 1.950, 60.602%; tC2Q: 0.202, 6.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>2.775</td>
<td>1.034</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C7[3][B]</td>
<td>cpu_din_6_s13/I1</td>
</tr>
<tr>
<td>3.119</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s13/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[3][A]</td>
<td>cpu_din_6_s6/I3</td>
</tr>
<tr>
<td>3.632</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[2][A]</td>
<td>cpu_din_6_s1/I2</td>
</tr>
<tr>
<td>4.296</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C6[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C11[1][A]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.358, 40.249%; route: 1.814, 53.764%; tC2Q: 0.202, 5.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>2.760</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[3][A]</td>
<td>cpu_din_5_s13/I1</td>
</tr>
<tr>
<td>3.124</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s13/F</td>
</tr>
<tr>
<td>3.395</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C6[3][B]</td>
<td>cpu_din_5_s7/I3</td>
</tr>
<tr>
<td>3.739</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C6[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>4.010</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[3][A]</td>
<td>cpu_din_5_s1/I2</td>
</tr>
<tr>
<td>4.394</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C6[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>4.670</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>4.960</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>4.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 40.404%; route: 1.836, 53.690%; tC2Q: 0.202, 5.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>2.897</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C4[2][A]</td>
<td>cpu_din_3_s14/I1</td>
</tr>
<tr>
<td>3.132</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C4[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s14/F</td>
</tr>
<tr>
<td>3.393</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td>cpu_din_3_s5/I3</td>
</tr>
<tr>
<td>3.683</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C4[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s5/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>4.196</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C5[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>4.729</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>4.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.148, 33.553%; route: 2.071, 60.543%; tC2Q: 0.202, 5.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>1.863</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>2.180</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu_din_1_s3/I1</td>
</tr>
<tr>
<td>2.800</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>2.804</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu_din_1_s0/I2</td>
</tr>
<tr>
<td>3.094</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[1][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.328, 69.443%; route: 0.383, 20.047%; tC2Q: 0.201, 10.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>1.863</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>2.180</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>2.581</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>cpu_din_7_s3/I1</td>
</tr>
<tr>
<td>2.945</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s3/F</td>
</tr>
<tr>
<td>2.949</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu_din_7_s0/I2</td>
</tr>
<tr>
<td>3.181</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>3.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.270, 63.525%; route: 0.528, 26.421%; tC2Q: 0.201, 10.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>1.863</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>2.180</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>2.605</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C11[2][A]</td>
<td>cpu_din_0_s4/I1</td>
</tr>
<tr>
<td>2.895</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>2.898</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu_din_0_s0/I3</td>
</tr>
<tr>
<td>3.188</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>3.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C11[1][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 62.483%; route: 0.552, 27.502%; tC2Q: 0.201, 10.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>1.863</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>2.180</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>2.578</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td>cpu_din_4_s3/I1</td>
</tr>
<tr>
<td>2.868</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s3/F</td>
</tr>
<tr>
<td>2.872</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu_din_4_s0/I2</td>
</tr>
<tr>
<td>3.216</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>3.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.308, 64.300%; route: 0.525, 25.819%; tC2Q: 0.201, 9.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_mapper123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td>config_enable_mapper123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C7[0][A]</td>
<td style=" font-weight:bold;">config_enable_mapper123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][A]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>1.863</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C7[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[3][B]</td>
<td>cpu_din_2_s1/I0</td>
</tr>
<tr>
<td>2.180</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R36C7[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>2.724</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td>cpu_din_3_s4/I1</td>
</tr>
<tr>
<td>2.956</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu_din_3_s0/I3</td>
</tr>
<tr>
<td>3.250</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>3.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.196, 57.821%; route: 0.671, 32.462%; tC2Q: 0.201, 9.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>10.035</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.596</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][A]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C6[2][A]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.903%; route: 0.641, 55.654%; tC2Q: 0.201, 17.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>10.035</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.608</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>exp_slot3_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C7[1][A]</td>
<td>exp_slot3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.617%; route: 0.654, 56.125%; tC2Q: 0.201, 17.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>10.035</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.614</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C7[0][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.481%; route: 0.660, 56.349%; tC2Q: 0.201, 17.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>10.035</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.614</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>exp_slot3_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C7[2][A]</td>
<td>exp_slot3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.481%; route: 0.660, 56.349%; tC2Q: 0.201, 17.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>xffh_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][B]</td>
<td>xffh_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C8[1][B]</td>
<td style=" font-weight:bold;">xffh_s0/Q</td>
</tr>
<tr>
<td>10.035</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>10.345</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>10.730</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C8[0][A]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 24.093%; route: 0.776, 60.285%; tC2Q: 0.201, 15.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.274</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.282%; route: 0.395, 47.528%; tC2Q: 0.201, 24.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.382</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 25.049%; route: 0.502, 53.527%; tC2Q: 0.201, 21.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.737%; route: 0.514, 54.105%; tC2Q: 0.201, 21.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s61</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>cpu1/u0/A_i_14_s61/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s61/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.394</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.733%; route: 0.514, 54.112%; tC2Q: 0.201, 21.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.285%; route: 0.532, 54.944%; tC2Q: 0.201, 20.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_5_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.323%; route: 0.394, 47.451%; tC2Q: 0.201, 24.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_5_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.242%; route: 0.396, 47.602%; tC2Q: 0.201, 24.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s61</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>cpu1/u0/A_i_14_s61/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s61/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_5_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.812%; route: 0.511, 53.967%; tC2Q: 0.201, 21.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_5_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>subrom1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.503%; route: 0.523, 54.540%; tC2Q: 0.201, 20.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>cpu1/u0/A_i_3_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R27C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.423</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.004%; route: 0.543, 55.465%; tC2Q: 0.201, 20.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.990%; route: 0.684, 61.058%; tC2Q: 0.201, 17.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.990%; route: 0.684, 61.058%; tC2Q: 0.201, 17.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s49</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>cpu1/u0/A_i_14_s49/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s49/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>cpu1/u0/A_i_7_s7/I0</td>
</tr>
<tr>
<td>10.150</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>51</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 33.397%; route: 0.565, 49.122%; tC2Q: 0.201, 17.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>cpu1/u0/A_i_2_s7/I0</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 20.408%; route: 0.715, 62.136%; tC2Q: 0.201, 17.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s51</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td>cpu1/u0/A_i_14_s51/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s51/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][A]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.150</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R31C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.709</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 30.355%; route: 0.680, 53.757%; tC2Q: 0.201, 15.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s61</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>cpu1/u0/A_i_14_s61/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s61/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/A_i_1_s7/I0</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>71</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>10.928</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[3][B]</td>
<td>n999_s1/I0</td>
</tr>
<tr>
<td>11.312</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C7[3][B]</td>
<td style=" background: #97FFFF;">n999_s1/F</td>
</tr>
<tr>
<td>11.443</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C7[0][B]</td>
<td>mapper_reg1_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C7[0][B]</td>
<td>mapper_reg1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 30.963%; route: 1.179, 58.983%; tC2Q: 0.201, 10.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>n2216_s1/I1</td>
</tr>
<tr>
<td>10.452</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">n2216_s1/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>n983_s3/I2</td>
</tr>
<tr>
<td>11.258</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C8[0][A]</td>
<td style=" background: #97FFFF;">n983_s3/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[2][B]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[2][B]</td>
<td>mapper_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C6[2][B]</td>
<td>mapper_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 37.837%; route: 1.083, 52.389%; tC2Q: 0.202, 9.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>n2216_s1/I1</td>
</tr>
<tr>
<td>10.452</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">n2216_s1/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>n983_s3/I2</td>
</tr>
<tr>
<td>11.258</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C8[0][A]</td>
<td style=" background: #97FFFF;">n983_s3/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td>mapper_reg3_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C6[2][A]</td>
<td>mapper_reg3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 37.837%; route: 1.083, 52.389%; tC2Q: 0.202, 9.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>n2216_s1/I1</td>
</tr>
<tr>
<td>10.452</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">n2216_s1/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>n983_s3/I2</td>
</tr>
<tr>
<td>11.258</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C8[0][A]</td>
<td style=" background: #97FFFF;">n983_s3/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>mapper_reg3_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>mapper_reg3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 37.837%; route: 1.083, 52.389%; tC2Q: 0.202, 9.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>n2216_s1/I1</td>
</tr>
<tr>
<td>10.452</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">n2216_s1/F</td>
</tr>
<tr>
<td>10.867</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>n983_s3/I2</td>
</tr>
<tr>
<td>11.258</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C8[0][A]</td>
<td style=" background: #97FFFF;">n983_s3/F</td>
</tr>
<tr>
<td>11.510</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][B]</td>
<td>mapper_reg3_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C8[1][B]</td>
<td>mapper_reg3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.782, 37.837%; route: 1.083, 52.389%; tC2Q: 0.202, 9.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>memory_ctrl/vram/data_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_4_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_4_s/I1</td>
</tr>
<tr>
<td>10.105</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C42[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_4_s/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/n88_s0/I0</td>
</tr>
<tr>
<td>10.521</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 58.834%; route: 0.243, 22.513%; tC2Q: 0.201, 18.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>memory_ctrl/vram/data_6_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_6_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C42[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_6_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C42[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_6_s/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/n86_s0/I0</td>
</tr>
<tr>
<td>10.615</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 62.137%; route: 0.243, 20.707%; tC2Q: 0.201, 17.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td>memory_ctrl/vram/data_7_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_7_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_7_s/I1</td>
</tr>
<tr>
<td>10.001</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C53[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_7_s/F</td>
</tr>
<tr>
<td>10.277</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>memory_ctrl/n85_s0/I0</td>
</tr>
<tr>
<td>10.621</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n85_s0/F</td>
</tr>
<tr>
<td>10.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C47[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 49.175%; route: 0.397, 33.753%; tC2Q: 0.201, 17.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>memory_ctrl/vram/data_3_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_3_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>memory_ctrl/vram/sdram_dout16_3_s/I1</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C40[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_3_s/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/n89_s0/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>10.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 50.820%; route: 0.379, 32.127%; tC2Q: 0.201, 17.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][A]</td>
<td>memory_ctrl/vram/data_2_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C40[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_2_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_2_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_2_s/F</td>
</tr>
<tr>
<td>10.402</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/n90_s0/I0</td>
</tr>
<tr>
<td>10.692</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>10.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 52.375%; route: 0.394, 31.528%; tC2Q: 0.201, 16.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ptr_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_ptr_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C16[1][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R52C16[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C16[1][A]</td>
<td>scc1/SccCh/n572_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C16[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n572_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C16[1][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C16[1][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C16[1][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R53C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C16[0][A]</td>
<td>scc1/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C16[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C16[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_b_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C15[0][A]</td>
<td>scc1/SccCh/n397_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C15[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n397_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ptr_ch_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C15[0][A]</td>
<td>scc1/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_6_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[0][A]</td>
<td>scc1/SccCh/n598_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C16[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n598_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C16[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_10_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccCh/n594_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n594_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_cnt_ch_e_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>scc1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][A]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/Q</td>
</tr>
<tr>
<td>10.364</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 78.052%; tC2Q: 0.202, 21.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][B]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R29C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>10.383</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.738, 78.508%; tC2Q: 0.202, 21.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.902</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[3][B]</td>
<td>scc1/SccCh/w_wave_adr_7_s3/I0</td>
</tr>
<tr>
<td>10.134</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C14[3][B]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.563%; route: 0.378, 46.567%; tC2Q: 0.202, 24.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R25C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/Q</td>
</tr>
<tr>
<td>10.500</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 80.885%; tC2Q: 0.202, 19.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccCh/ff_ch_num_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[2][A]</td>
<td>scc1/SccCh/ff_ch_num_2_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R44C14[2][A]</td>
<td style=" font-weight:bold;">scc1/SccCh/ff_ch_num_2_s3/Q</td>
</tr>
<tr>
<td>9.916</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td>scc1/SccCh/w_wave_adr_6_s3/I0</td>
</tr>
<tr>
<td>10.151</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C13[0][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">scc1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.288%; route: 0.531, 54.834%; tC2Q: 0.202, 20.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.652</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/n16_s3/I2</td>
</tr>
<tr>
<td>9.884</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" background: #97FFFF;">scc1/n16_s3/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/n12_s0/I0</td>
</tr>
<tr>
<td>10.012</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">scc1/n12_s0/F</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/Q</td>
</tr>
<tr>
<td>9.765</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td>scc1/WavCpy_s3/I0</td>
</tr>
<tr>
<td>10.075</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[0][B]</td>
<td style=" background: #97FFFF;">scc1/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.202</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.871%; route: 0.247, 32.629%; tC2Q: 0.201, 26.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[0][A]</td>
<td>scc1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R45C12[0][A]</td>
<td style=" font-weight:bold;">scc1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.780</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td>scc1/n4_s1/I2</td>
</tr>
<tr>
<td>10.090</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C12[1][A]</td>
<td style=" background: #97FFFF;">scc1/n4_s1/F</td>
</tr>
<tr>
<td>10.217</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td style=" font-weight:bold;">scc1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>scc1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.091%; route: 0.262, 33.915%; tC2Q: 0.201, 25.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc1/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td>scc1/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R44C11[2][A]</td>
<td style=" font-weight:bold;">scc1/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.776</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][A]</td>
<td>scc1/n319_s1/I0</td>
</tr>
<tr>
<td>10.086</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C10[2][A]</td>
<td style=" background: #97FFFF;">scc1/n319_s1/F</td>
</tr>
<tr>
<td>10.337</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][B]</td>
<td style=" font-weight:bold;">scc1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][B]</td>
<td>scc1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C10[0][B]</td>
<td>scc1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.705%; route: 0.382, 42.792%; tC2Q: 0.201, 22.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C27[1][A]</td>
<td>scc2/SccCh/ff_ptr_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C27[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_c_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C27[1][A]</td>
<td>scc2/SccCh/n455_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C27[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n455_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C27[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_c_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C27[1][A]</td>
<td>scc2/SccCh/ff_ptr_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C27[1][A]</td>
<td>scc2/SccCh/ff_ptr_ch_c_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_b_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>scc2/SccCh/n397_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n397_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_ptr_ch_b_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>scc2/SccCh/ff_ptr_ch_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R50C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[0][A]</td>
<td>scc2/SccCh/n601_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C22[0][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n601_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C22[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C22[0][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C23[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_8_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[1][A]</td>
<td>scc2/SccCh/n596_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C23[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n596_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C23[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C23[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C23[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_11_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>scc2/SccCh/n593_s0/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" background: #97FFFF;">scc2/SccCh/n593_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/ff_cnt_ch_e_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C22[1][A]</td>
<td>scc2/SccCh/ff_cnt_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[1][B]</td>
<td>scc2/SccCh/wavemem/iadr_7_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C29[1][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_7_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[1][A]</td>
<td>scc2/SccCh/wavemem/iadr_6_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C29[1][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_6_s0/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td>scc2/SccCh/wavemem/iadr_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][B]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_5_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td>scc2/SccCh/wavemem/iadr_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_4_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccCh/wavemem/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td>scc2/SccCh/wavemem/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C29[2][A]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/iadr_3_s0/Q</td>
</tr>
<tr>
<td>9.906</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">scc2/SccCh/wavemem/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>scc2/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/n12_s0/I0</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">scc2/n12_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R44C25[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.653</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>scc2/n16_s3/I2</td>
</tr>
<tr>
<td>9.885</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td style=" background: #97FFFF;">scc2/n16_s3/F</td>
</tr>
<tr>
<td>9.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>scc2/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I0</td>
</tr>
<tr>
<td>10.085</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td style=" font-weight:bold;">scc2/SccBank2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>scc2/SccBank2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.452%; route: 0.255, 33.319%; tC2Q: 0.201, 26.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/SccModeB_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[0][A]</td>
<td>scc2/SccModeB_4_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C22[0][A]</td>
<td style=" font-weight:bold;">scc2/SccModeB_4_s0/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>scc2/n319_s1/I0</td>
</tr>
<tr>
<td>10.085</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">scc2/n319_s1/F</td>
</tr>
<tr>
<td>10.210</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td style=" font-weight:bold;">scc2/SccBank2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>scc2/SccBank2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.452%; route: 0.255, 33.319%; tC2Q: 0.201, 26.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>scc2/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>scc2/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R44C25[1][A]</td>
<td style=" font-weight:bold;">scc2/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.778</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[0][B]</td>
<td>scc2/n4_s1/I2</td>
</tr>
<tr>
<td>10.088</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C25[0][B]</td>
<td style=" background: #97FFFF;">scc2/n4_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td style=" font-weight:bold;">scc2/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>scc2/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.176%; route: 0.261, 33.774%; tC2Q: 0.201, 26.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_mix_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C4[2][B]</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_dl_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R40C4[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_wave_ce_dl_s0/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_mix_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_mix_0_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_mix_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R53C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C2[1][A]</td>
<td>megaram1/mega1/SccCh/n571_s2/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n571_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_ptr_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>megaram1/mega1/SccCh/n602_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n602_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[1][A]</td>
<td>megaram1/mega1/SccCh/n598_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C2[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n598_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C2[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C2[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-55.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>megaram1/mega1/SccCh/n595_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n595_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-55.555</td>
<td>-55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-55.371</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>-55.360</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-64.815</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.781</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_we_s3/I1</td>
</tr>
<tr>
<td>10.013</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C5[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_we_s3/F</td>
</tr>
<tr>
<td>10.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.585</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.710%; route: 0.136, 23.845%; tC2Q: 0.202, 35.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[1][B]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R29C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>10.366</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 78.100%; tC2Q: 0.202, 21.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][A]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/Q</td>
</tr>
<tr>
<td>10.391</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.746, 78.683%; tC2Q: 0.202, 21.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ch_num_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[2][A]</td>
<td>megaram1/mega1/SccCh/ff_ch_num_0_s2/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R48C4[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ch_num_0_s2/Q</td>
</tr>
<tr>
<td>9.780</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_5_s3/I1</td>
</tr>
<tr>
<td>10.171</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_5_s3/F</td>
</tr>
<tr>
<td>10.294</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.562</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 45.985%; route: 0.258, 30.376%; tC2Q: 0.201, 23.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R25C10[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/Q</td>
</tr>
<tr>
<td>10.516</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>9.693</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 81.166%; tC2Q: 0.202, 18.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R47C5[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.773</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/n16_s3/I0</td>
</tr>
<tr>
<td>10.137</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>10.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.492%; route: 0.127, 18.378%; tC2Q: 0.202, 29.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R47C5[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/Q</td>
</tr>
<tr>
<td>9.904</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>megaram1/mega1/n4_s0/I0</td>
</tr>
<tr>
<td>10.139</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s0/F</td>
</tr>
<tr>
<td>10.266</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.567%; route: 0.386, 46.877%; tC2Q: 0.202, 24.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td>megaram1/mega1/WavCpy_s3/I0</td>
</tr>
<tr>
<td>10.163</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C7[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.290</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.176%; route: 0.255, 30.086%; tC2Q: 0.201, 23.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.772</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[2][B]</td>
<td>megaram1/mega1/n12_s5/I0</td>
</tr>
<tr>
<td>10.004</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s5/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/n12_s0/I1</td>
</tr>
<tr>
<td>10.352</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s0/F</td>
</tr>
<tr>
<td>10.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C7[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 63.435%; route: 0.131, 14.429%; tC2Q: 0.201, 22.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>104</td>
<td>R24C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>10.666</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[1][A]</td>
<td>megaram1/mega1/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C7[1][A]</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.479%; tC2Q: 0.202, 16.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[2][B]</td>
<td>megaram1/mega1/WavReq_s5/I2</td>
</tr>
<tr>
<td>2.922</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R47C5[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_req_dl_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>megaram1/mega1/SccCh/ff_req_dl_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.910, 43.407%; route: 0.985, 47.005%; tC2Q: 0.201, 9.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I1</td>
</tr>
<tr>
<td>2.922</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_wave_ce_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[1][A]</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C4[1][A]</td>
<td>megaram1/mega1/SccCh/ff_wave_ce_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.910, 40.338%; route: 1.145, 50.752%; tC2Q: 0.201, 8.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>3.932</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>4.300</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 43.862%; route: 1.550, 49.693%; tC2Q: 0.201, 6.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>3.932</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>4.444</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 41.926%; route: 1.694, 51.914%; tC2Q: 0.201, 6.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[2][B]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>3.932</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C11[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 39.953%; route: 1.855, 54.176%; tC2Q: 0.201, 5.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[2][B]</td>
<td>megaram1/mega1/SccCh/n75_s5/I3</td>
</tr>
<tr>
<td>3.542</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C4[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n75_s5/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C4[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.239, 49.810%; route: 1.047, 42.110%; tC2Q: 0.201, 8.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.131</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.428</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C5[3][A]</td>
<td>megaram1/mega1/SccCh/n49_s5/I3</td>
</tr>
<tr>
<td>3.812</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C5[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n49_s5/F</td>
</tr>
<tr>
<td>3.940</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C5[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.348, 48.875%; route: 1.209, 43.837%; tC2Q: 0.201, 7.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.131</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.539</td>
<td>0.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>megaram1/mega1/SccCh/n23_s9/I3</td>
</tr>
<tr>
<td>3.849</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s9/F</td>
</tr>
<tr>
<td>3.976</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_a_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.274, 45.585%; route: 1.320, 47.223%; tC2Q: 0.201, 7.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.561</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[3][B]</td>
<td>megaram1/mega1/SccCh/n62_s4/I3</td>
</tr>
<tr>
<td>3.952</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C10[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n62_s4/F</td>
</tr>
<tr>
<td>4.201</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C9[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.395, 46.195%; route: 1.424, 47.149%; tC2Q: 0.201, 6.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>config_enable_megaram123_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>62</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>config_enable_megaram123_s1/G</td>
</tr>
<tr>
<td>1.382</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">config_enable_megaram123_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[3][A]</td>
<td>megaram1/cart_ena_ff_s3/I3</td>
</tr>
<tr>
<td>1.809</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R42C3[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C5[1][A]</td>
<td>megaram1/mega1/n319_s2/I0</td>
</tr>
<tr>
<td>2.375</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>2.787</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C6[1][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I3</td>
</tr>
<tr>
<td>3.171</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R48C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>3.588</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>megaram1/mega1/SccCh/n36_s5/I3</td>
</tr>
<tr>
<td>3.823</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n36_s5/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.075</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>-9.040</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>-9.029</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.239, 39.380%; route: 1.706, 54.231%; tC2Q: 0.201, 6.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][A]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R40C8[2][A]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/Q</td>
</tr>
<tr>
<td>10.065</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[1][A]</td>
<td>megaram1/n664_s1/I1</td>
</tr>
<tr>
<td>10.429</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C5[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n664_s1/F</td>
</tr>
<tr>
<td>10.432</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C5[2][A]</td>
<td>megaram1/n664_s0/I0</td>
</tr>
<tr>
<td>10.667</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C5[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>10.795</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C5[0][B]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 44.334%; route: 0.550, 40.715%; tC2Q: 0.202, 14.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.682</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td>megaram1/ff_ram_ena_s3/I1</td>
</tr>
<tr>
<td>11.073</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>11.200</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C6[2][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.259%; route: 1.164, 66.241%; tC2Q: 0.202, 11.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>ff_megaram_type_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_0_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][A]</td>
<td>megaram1/n339_s5/I2</td>
</tr>
<tr>
<td>10.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C6[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[1][B]</td>
<td>megaram1/n331_s2/I1</td>
</tr>
<tr>
<td>10.536</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C6[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s2/F</td>
</tr>
<tr>
<td>10.667</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][B]</td>
<td>megaram1/ff_memreg[2]_6_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C6[0][B]</td>
<td>megaram1/ff_memreg[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 38.410%; route: 0.552, 45.081%; tC2Q: 0.202, 16.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>ff_megaram_type_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_0_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][A]</td>
<td>megaram1/n339_s5/I2</td>
</tr>
<tr>
<td>10.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C6[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[1][A]</td>
<td>megaram1/n339_s9/I1</td>
</tr>
<tr>
<td>10.536</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s9/F</td>
</tr>
<tr>
<td>10.788</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.961%; route: 0.672, 50.013%; tC2Q: 0.202, 15.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>ff_megaram_type_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_0_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][A]</td>
<td>megaram1/n339_s5/I2</td>
</tr>
<tr>
<td>10.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C6[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[1][A]</td>
<td>megaram1/n339_s9/I1</td>
</tr>
<tr>
<td>10.536</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C6[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s9/F</td>
</tr>
<tr>
<td>10.788</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.961%; route: 0.672, 50.013%; tC2Q: 0.202, 15.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>ff_megaram_type_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_0_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][A]</td>
<td>megaram1/n339_s5/I2</td>
</tr>
<tr>
<td>10.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C6[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[2][A]</td>
<td>megaram1/n323_s3/I1</td>
</tr>
<tr>
<td>10.536</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C6[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n323_s3/F</td>
</tr>
<tr>
<td>10.788</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>megaram1/ff_memreg[1]_6_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>megaram1/ff_memreg[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.961%; route: 0.672, 50.013%; tC2Q: 0.202, 15.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_megaram_type_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C9[2][A]</td>
<td>ff_megaram_type_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C9[2][A]</td>
<td style=" font-weight:bold;">ff_megaram_type_0_s0/Q</td>
</tr>
<tr>
<td>10.061</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[0][A]</td>
<td>megaram1/n339_s5/I2</td>
</tr>
<tr>
<td>10.296</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C6[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s5/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C6[1][B]</td>
<td>megaram1/n331_s2/I1</td>
</tr>
<tr>
<td>10.536</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C6[1][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s2/F</td>
</tr>
<tr>
<td>10.789</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>megaram1/ff_memreg[2]_5_s0/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.928%; route: 0.674, 50.061%; tC2Q: 0.202, 15.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C3[0][A]</td>
<td style=" font-weight:bold;">config0_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C3[0][A]</td>
<td>config0_ff_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C3[0][A]</td>
<td>config0_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 31.670%; route: 1.311, 59.249%; tC2Q: 0.201, 9.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td style=" font-weight:bold;">config0_ff_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>config0_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>config0_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 31.670%; route: 1.311, 59.249%; tC2Q: 0.201, 9.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>11.804</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td style=" font-weight:bold;">config0_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>config0_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>config0_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 29.697%; route: 1.459, 61.789%; tC2Q: 0.201, 8.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>11.804</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][B]</td>
<td style=" font-weight:bold;">config0_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][B]</td>
<td>config0_ff_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C3[0][B]</td>
<td>config0_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 29.697%; route: 1.459, 61.789%; tC2Q: 0.201, 8.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>132</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>11.014</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C4[1][B]</td>
<td>n2219_s0/I0</td>
</tr>
<tr>
<td>11.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C4[1][B]</td>
<td style=" background: #97FFFF;">n2219_s0/F</td>
</tr>
<tr>
<td>11.804</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td style=" font-weight:bold;">config0_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>config0_ff_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>config0_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 29.697%; route: 1.459, 61.789%; tC2Q: 0.201, 8.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I2</td>
</tr>
<tr>
<td>10.396</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.096%; route: 0.830, 61.854%; tC2Q: 0.202, 15.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I2</td>
</tr>
<tr>
<td>10.396</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.802</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 22.814%; route: 0.847, 62.320%; tC2Q: 0.202, 14.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I2</td>
</tr>
<tr>
<td>10.396</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>10.979</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.191%; route: 1.023, 66.652%; tC2Q: 0.202, 13.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I2</td>
</tr>
<tr>
<td>10.396</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.049</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.305%; route: 1.094, 68.116%; tC2Q: 0.202, 12.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>cpu1/u0/A_i_14_s633/I2</td>
</tr>
<tr>
<td>10.396</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s633/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2749</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 17.557%; route: 1.254, 71.003%; tC2Q: 0.202, 11.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[25]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[26]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[27]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[28]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[29]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[30]:     set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[31]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[32]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[33]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[34]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[35]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[36]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/ff?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/ff?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc1/SccCh/reg?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/ff?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/ff?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_reset}] -to [get_pins {scc2/SccCh/reg?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/SccCh/wavemem/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {scc2/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/?*?/AD*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/D*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/SET}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -setup -end 4</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_reset}] -to [get_pins {megaram1/mega1/SccCh/ff?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_memreg?*?/CE}] -hold -end 3</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_27m}] -to [get_pins {vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {config_?*/RESET}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {config1_?*/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config0_ff*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {config1_ff*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {ff_megaram_type?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {ff_scc_enable?*?/CE}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
