<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<title>Re: [LAD] [Jack-Devel] How is the TSC calibration accuracy on dual core 2 computers? (And what about HPET?)</title>
<style>
pre {background: #fafafa; border: 1px solid #f1f2f3; font-size: 1.2em; padding: 10px; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word;}
h1 {font-size: 140%;}
.header_table {table-layout: fixed; width: 100%;}
.col1 {width: 120px; vertical-align: top;}
.from {font-weight: bold;}
</style>
</head>
<body>
<h1>Re: [LAD] [Jack-Devel] How is the TSC calibration accuracy on dual core 2 computers? (And what about HPET?)</h1>
<table class="header_table">
<tr><td class='col1'><a href='../1240949409.29323_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1241000387.18849_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1240950376.31114_0.ltw:2,a'>Index</a></td></tr>
<tr><td class='col1'>Date</td><td>Tue, 28 Apr 2009 23:25:58 +0300 </td></tr>
<tr><td class='col1'>From</td><td><span class="from"> Jussi Laako </span> &lt;[hidden] at sonarnerd dot net&gt; </td></tr>
<tr><td class='col1'>To</td><td>"Kjetil S. Matheussen" &lt;[hidden] at notam02 dot no&gt; </td></tr>
<tr><td class='col1'>Cc</td><td>[hidden] at lists dot jackaudio dot org, [hidden] at lists dot linuxaudio dot org </td></tr>
<tr><td class='col1'>In-Reply-To</td><td>Kjetil S. Matheussen
<a href='../1240940617.13659_0.ltw:2,a/index.html'>Re: [LAD] How is the TSC calibration accuracy on dual core 2 computers? (And what about HPET?) </a></td></tr>
</table>
<pre>
Kjetil S. Matheussen wrote:
&gt; Paul Davis wrote:
&gt;&gt; the cycle counter on intel systems is (was?) guaranteed to run exactly
&gt;&gt; in sync. AMD had a problem a few generations back where they neglected
&gt;&gt; to provide this feature and it caused havoc for several different
&gt;&gt; categories of users. they corrected their error very quickly and i
&gt;&gt; believe that all their chipsets will now also always have precisely
&gt;&gt; A synced cycle counter.
&gt; 
&gt; Thanks.

I would just warn that, AFAIK, on some CPUs frequency scaling affects
TSC while not on some others... And the frequency of CPU clock is not
necessarily very precise and can vary depending on hardware/temperature/etc.

Some hardwares may employ spread spectrum on the clock - ie. generating
jitter on the clock to lower EMI.

Best option for timing is usually to use hardware intended for timing.
Kernel can use HPET as clock source with "clocksource=hpet" parameter.


	- Jussi
</pre>
<table class="header_table">
<tr><td class='col1'><a href='../1240949409.29323_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1241000387.18849_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1240950376.31114_0.ltw:2,a'>Index</a></td></tr>
</table>
<p><small>1240950376.31114_0.ltw:2,a&nbsp;&lt;49F76656.3070802 at sonarnerd dot net&gt;</small></p>
<!-- Created with Bash Archive Mail -->
</body>
</html>
