static void plx9050_interrupt_control(unsigned long io_base,\r\nbool int1_enable,\r\nbool int1_active_high,\r\nbool int2_enable,\r\nbool int2_active_high,\r\nbool interrupt_enable)\r\n{\r\nint flags = 0;\r\nif (int1_enable)\r\nflags |= PLX9052_INTCSR_LI1ENAB;\r\nif (int1_active_high)\r\nflags |= PLX9052_INTCSR_LI1POL;\r\nif (int2_enable)\r\nflags |= PLX9052_INTCSR_LI2ENAB;\r\nif (int2_active_high)\r\nflags |= PLX9052_INTCSR_LI2POL;\r\nif (interrupt_enable)\r\nflags |= PLX9052_INTCSR_PCIENAB;\r\noutb(flags, io_base + PLX9052_INTCSR);\r\n}\r\nstatic void pci9111_interrupt_source_set(struct comedi_device *dev,\r\nenum pci9111_ISC0_sources irq_0_source,\r\nenum pci9111_ISC1_sources irq_1_source)\r\n{\r\nint flags;\r\nflags = inb(dev->iobase + PCI9111_AI_TRIG_CTRL_REG);\r\nflags >>= 4;\r\nflags &= 0xc0;\r\nif (irq_0_source == irq_on_fifo_half_full)\r\nflags |= PCI9111_INT_CTRL_ISC0;\r\nif (irq_1_source == irq_on_external_trigger)\r\nflags |= PCI9111_INT_CTRL_ISC1;\r\noutb(flags, dev->iobase + PCI9111_INT_CTRL_REG);\r\n}\r\nstatic void pci9111_fifo_reset(struct comedi_device *dev)\r\n{\r\nunsigned long int_ctrl_reg = dev->iobase + PCI9111_INT_CTRL_REG;\r\noutb(0, int_ctrl_reg);\r\noutb(PCI9111_INT_CTRL_FFEN, int_ctrl_reg);\r\noutb(0, int_ctrl_reg);\r\n}\r\nstatic int pci9111_ai_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci9111_private_data *dev_private = dev->private;\r\nplx9050_interrupt_control(dev_private->lcr_io_base, true, true, true,\r\ntrue, false);\r\noutb(0, dev->iobase + PCI9111_AI_TRIG_CTRL_REG);\r\npci9111_fifo_reset(dev);\r\nreturn 0;\r\n}\r\nstatic int pci9111_ai_check_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nunsigned int range0 = CR_RANGE(cmd->chanlist[0]);\r\nunsigned int aref0 = CR_AREF(cmd->chanlist[0]);\r\nint i;\r\nfor (i = 1; i < cmd->chanlist_len; i++) {\r\nunsigned int chan = CR_CHAN(cmd->chanlist[i]);\r\nunsigned int range = CR_RANGE(cmd->chanlist[i]);\r\nunsigned int aref = CR_AREF(cmd->chanlist[i]);\r\nif (chan != i) {\r\ndev_dbg(dev->class_dev,\r\n"entries in chanlist must be consecutive channels,counting upwards from 0\n");\r\nreturn -EINVAL;\r\n}\r\nif (range != range0) {\r\ndev_dbg(dev->class_dev,\r\n"entries in chanlist must all have the same gain\n");\r\nreturn -EINVAL;\r\n}\r\nif (aref != aref0) {\r\ndev_dbg(dev->class_dev,\r\n"entries in chanlist must all have the same reference\n");\r\nreturn -EINVAL;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int pci9111_ai_do_cmd_test(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nunsigned int arg;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW);\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src,\r\nTRIG_TIMER | TRIG_FOLLOW | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->convert_src,\r\nTRIG_TIMER | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src,\r\nTRIG_COUNT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_is_unique(cmd->scan_begin_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->convert_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->stop_src);\r\nif (cmd->scan_begin_src != TRIG_FOLLOW) {\r\nif (cmd->scan_begin_src != cmd->convert_src)\r\nerr |= -EINVAL;\r\n}\r\nif (err)\r\nreturn 2;\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nif (cmd->convert_src == TRIG_TIMER) {\r\nerr |= comedi_check_trigger_arg_min(&cmd->convert_arg,\r\nPCI9111_AI_ACQUISITION_PERIOD_MIN_NS);\r\n} else {\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);\r\n}\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\nerr |= comedi_check_trigger_arg_min(&cmd->scan_begin_arg,\r\nPCI9111_AI_ACQUISITION_PERIOD_MIN_NS);\r\n} else {\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\n}\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nif (cmd->stop_src == TRIG_COUNT)\r\nerr |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);\r\nelse\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\narg = cmd->convert_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, arg);\r\n}\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\narg = cmd->chanlist_len * cmd->convert_arg;\r\nif (arg < cmd->scan_begin_arg)\r\narg *= (cmd->scan_begin_arg / arg);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, arg);\r\n}\r\nif (err)\r\nreturn 4;\r\nif (cmd->chanlist && cmd->chanlist_len > 0)\r\nerr |= pci9111_ai_check_chanlist(dev, s, cmd);\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic int pci9111_ai_do_cmd(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci9111_private_data *dev_private = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned int last_chan = CR_CHAN(cmd->chanlist[cmd->chanlist_len - 1]);\r\nunsigned int range0 = CR_RANGE(cmd->chanlist[0]);\r\nunsigned int trig = 0;\r\nif (cmd->chanlist_len > 1)\r\ntrig |= PCI9111_AI_TRIG_CTRL_ASCAN;\r\noutb(last_chan, dev->iobase + PCI9111_AI_CHANNEL_REG);\r\noutb(PCI9111_AI_RANGE(range0), dev->iobase + PCI9111_AI_RANGE_STAT_REG);\r\ndev_private->scan_delay = 0;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\ntrig |= PCI9111_AI_TRIG_CTRL_TPST;\r\ncomedi_8254_update_divisors(dev->pacer);\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, true);\r\npci9111_fifo_reset(dev);\r\npci9111_interrupt_source_set(dev, irq_on_fifo_half_full,\r\nirq_on_timer_tick);\r\nplx9050_interrupt_control(dev_private->lcr_io_base, true, true,\r\nfalse, true, true);\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\ndev_private->scan_delay = (cmd->scan_begin_arg /\r\n(cmd->convert_arg * cmd->chanlist_len)) - 1;\r\n}\r\n} else {\r\ntrig |= PCI9111_AI_TRIG_CTRL_ETIS;\r\npci9111_fifo_reset(dev);\r\npci9111_interrupt_source_set(dev, irq_on_fifo_half_full,\r\nirq_on_timer_tick);\r\nplx9050_interrupt_control(dev_private->lcr_io_base, true, true,\r\nfalse, true, true);\r\n}\r\noutb(trig, dev->iobase + PCI9111_AI_TRIG_CTRL_REG);\r\ndev_private->chunk_counter = 0;\r\ndev_private->chunk_num_samples = cmd->chanlist_len *\r\n(1 + dev_private->scan_delay);\r\nreturn 0;\r\n}\r\nstatic void pci9111_ai_munge(struct comedi_device *dev,\r\nstruct comedi_subdevice *s, void *data,\r\nunsigned int num_bytes,\r\nunsigned int start_chan_index)\r\n{\r\nunsigned short *array = data;\r\nunsigned int maxdata = s->maxdata;\r\nunsigned int invert = (maxdata + 1) >> 1;\r\nunsigned int shift = (maxdata == 0xffff) ? 0 : 4;\r\nunsigned int num_samples = comedi_bytes_to_samples(s, num_bytes);\r\nunsigned int i;\r\nfor (i = 0; i < num_samples; i++)\r\narray[i] = ((array[i] >> shift) & maxdata) ^ invert;\r\n}\r\nstatic void pci9111_handle_fifo_half_full(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci9111_private_data *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned short *buf = devpriv->ai_bounce_buffer;\r\nunsigned int samples;\r\nsamples = comedi_nsamples_left(s, PCI9111_FIFO_HALF_SIZE);\r\ninsw(dev->iobase + PCI9111_AI_FIFO_REG, buf, samples);\r\nif (devpriv->scan_delay < 1) {\r\ncomedi_buf_write_samples(s, buf, samples);\r\n} else {\r\nunsigned int pos = 0;\r\nunsigned int to_read;\r\nwhile (pos < samples) {\r\nif (devpriv->chunk_counter < cmd->chanlist_len) {\r\nto_read = cmd->chanlist_len -\r\ndevpriv->chunk_counter;\r\nif (to_read > samples - pos)\r\nto_read = samples - pos;\r\ncomedi_buf_write_samples(s, buf + pos, to_read);\r\n} else {\r\nto_read = devpriv->chunk_num_samples -\r\ndevpriv->chunk_counter;\r\nif (to_read > samples - pos)\r\nto_read = samples - pos;\r\n}\r\npos += to_read;\r\ndevpriv->chunk_counter += to_read;\r\nif (devpriv->chunk_counter >=\r\ndevpriv->chunk_num_samples)\r\ndevpriv->chunk_counter = 0;\r\n}\r\n}\r\n}\r\nstatic irqreturn_t pci9111_interrupt(int irq, void *p_device)\r\n{\r\nstruct comedi_device *dev = p_device;\r\nstruct pci9111_private_data *dev_private = dev->private;\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nstruct comedi_async *async;\r\nstruct comedi_cmd *cmd;\r\nunsigned int status;\r\nunsigned long irq_flags;\r\nunsigned char intcsr;\r\nif (!dev->attached) {\r\nreturn IRQ_NONE;\r\n}\r\nasync = s->async;\r\ncmd = &async->cmd;\r\nspin_lock_irqsave(&dev->spinlock, irq_flags);\r\nintcsr = inb(dev_private->lcr_io_base + PLX9052_INTCSR);\r\nif (!(((intcsr & PLX9052_INTCSR_PCIENAB) != 0) &&\r\n(((intcsr & PCI9111_LI1_ACTIVE) == PCI9111_LI1_ACTIVE) ||\r\n((intcsr & PCI9111_LI2_ACTIVE) == PCI9111_LI2_ACTIVE)))) {\r\nspin_unlock_irqrestore(&dev->spinlock, irq_flags);\r\nreturn IRQ_NONE;\r\n}\r\nif ((intcsr & PCI9111_LI1_ACTIVE) == PCI9111_LI1_ACTIVE) {\r\nstatus = inb(dev->iobase + PCI9111_AI_RANGE_STAT_REG);\r\nif (!(status & PCI9111_AI_STAT_FF_FF)) {\r\nspin_unlock_irqrestore(&dev->spinlock, irq_flags);\r\ndev_dbg(dev->class_dev, "fifo overflow\n");\r\noutb(0, dev->iobase + PCI9111_INT_CLR_REG);\r\nasync->events |= COMEDI_CB_ERROR;\r\ncomedi_handle_events(dev, s);\r\nreturn IRQ_HANDLED;\r\n}\r\nif (!(status & PCI9111_AI_STAT_FF_HF))\r\npci9111_handle_fifo_half_full(dev, s);\r\n}\r\nif (cmd->stop_src == TRIG_COUNT && async->scans_done >= cmd->stop_arg)\r\nasync->events |= COMEDI_CB_EOA;\r\noutb(0, dev->iobase + PCI9111_INT_CLR_REG);\r\nspin_unlock_irqrestore(&dev->spinlock, irq_flags);\r\ncomedi_handle_events(dev, s);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int pci9111_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = inb(dev->iobase + PCI9111_AI_RANGE_STAT_REG);\r\nif (status & PCI9111_AI_STAT_FF_EF)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int pci9111_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int maxdata = s->maxdata;\r\nunsigned int invert = (maxdata + 1) >> 1;\r\nunsigned int shift = (maxdata == 0xffff) ? 0 : 4;\r\nunsigned int status;\r\nint ret;\r\nint i;\r\noutb(chan, dev->iobase + PCI9111_AI_CHANNEL_REG);\r\nstatus = inb(dev->iobase + PCI9111_AI_RANGE_STAT_REG);\r\nif ((status & PCI9111_AI_RANGE_MASK) != range) {\r\noutb(PCI9111_AI_RANGE(range),\r\ndev->iobase + PCI9111_AI_RANGE_STAT_REG);\r\n}\r\npci9111_fifo_reset(dev);\r\nfor (i = 0; i < insn->n; i++) {\r\noutb(0, dev->iobase + PCI9111_SOFT_TRIG_REG);\r\nret = comedi_timeout(dev, s, insn, pci9111_ai_eoc, 0);\r\nif (ret) {\r\npci9111_fifo_reset(dev);\r\nreturn ret;\r\n}\r\ndata[i] = inw(dev->iobase + PCI9111_AI_FIFO_REG);\r\ndata[i] = ((data[i] >> shift) & maxdata) ^ invert;\r\n}\r\nreturn i;\r\n}\r\nstatic int pci9111_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val = s->readback[chan];\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, dev->iobase + PCI9111_AO_REG);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int pci9111_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = inw(dev->iobase + PCI9111_DIO_REG);\r\nreturn insn->n;\r\n}\r\nstatic int pci9111_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutw(s->state, dev->iobase + PCI9111_DIO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int pci9111_reset(struct comedi_device *dev)\r\n{\r\nstruct pci9111_private_data *dev_private = dev->private;\r\nplx9050_interrupt_control(dev_private->lcr_io_base, true, true, true,\r\ntrue, false);\r\noutb(0, dev->iobase + PCI9111_AI_TRIG_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic int pci9111_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct pci9111_private_data *dev_private;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\ndev_private = comedi_alloc_devpriv(dev, sizeof(*dev_private));\r\nif (!dev_private)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndev_private->lcr_io_base = pci_resource_start(pcidev, 1);\r\ndev->iobase = pci_resource_start(pcidev, 2);\r\npci9111_reset(dev);\r\nif (pcidev->irq) {\r\nret = request_irq(pcidev->irq, pci9111_interrupt,\r\nIRQF_SHARED, dev->board_name, dev);\r\nif (ret == 0)\r\ndev->irq = pcidev->irq;\r\n}\r\ndev->pacer = comedi_8254_init(dev->iobase + PCI9111_8254_BASE_REG,\r\nI8254_OSC_BASE_2MHZ, I8254_IO16, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 4);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_COMMON;\r\ns->n_chan = 16;\r\ns->maxdata = 0xffff;\r\ns->range_table = &pci9111_ai_range;\r\ns->insn_read = pci9111_ai_insn_read;\r\nif (dev->irq) {\r\ndev->read_subdev = s;\r\ns->subdev_flags |= SDF_CMD_READ;\r\ns->len_chanlist = s->n_chan;\r\ns->do_cmdtest = pci9111_ai_do_cmd_test;\r\ns->do_cmd = pci9111_ai_do_cmd;\r\ns->cancel = pci9111_ai_cancel;\r\ns->munge = pci9111_ai_munge;\r\n}\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE | SDF_COMMON;\r\ns->n_chan = 1;\r\ns->maxdata = 0x0fff;\r\ns->len_chanlist = 1;\r\ns->range_table = &range_bipolar10;\r\ns->insn_write = pci9111_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[2];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = pci9111_di_insn_bits;\r\ns = &dev->subdevices[3];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = pci9111_do_insn_bits;\r\nreturn 0;\r\n}\r\nstatic void pci9111_detach(struct comedi_device *dev)\r\n{\r\nif (dev->iobase)\r\npci9111_reset(dev);\r\ncomedi_pci_detach(dev);\r\n}\r\nstatic int pci9111_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &adl_pci9111_driver,\r\nid->driver_data);\r\n}
