// Seed: 449362584
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  tri  id_4,
    input  tri  id_5
);
  wire id_7, id_8;
  timeunit 1ps;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input logic id_2,
    input uwire id_3,
    input logic id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output supply0 id_10
);
  logic id_12;
  wire  id_13;
  wire  id_14;
  assign id_5  = -1;
  assign id_12 = id_4;
  wire id_15;
  wire id_16;
  module_0(
      id_5, id_9, id_0, id_3, id_1, id_3
  );
  initial id_12 = #1 id_2;
endmodule
