if { [info exists CHIPNAME] } {
	set _CHIPNAME $CHIPNAME
} else {
	set _CHIPNAME uwp5662
}

if { [info exists CPU_JTAG_TAPID] } {
	set _CPU_JTAG_TAPID $CPU_JTAG_TAPID
} else {
	set _CPU_JTAG_TAPID 0x5ba00477
}

if { [info exists CPU_SWD_TAPID] } {
	set _CPU_SWD_TAPID $CPU_SWD_TAPID
} else {
	set _CPU_SWD_TAPID 0x5ba02477
}

source [find target/swj-dp.tcl]

if { [using_jtag] } {
	set _CPU_TAPID $_CPU_JTAG_TAPID
} else {
	set _CPU_TAPID $_CPU_SWD_TAPID
}

if { [info exists FLASH_SIZE] } {
	set _FLASH_SIZE $FLASH_SIZE
} else {
	# autodetect size
   	set _FLASH_SIZE 4194304
} 

#for Marlin3L
#swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPU_TAPID -targetsel 0x0FFFFFFF
swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPU_TAPID -targetsel 0x1FFFFFFF
#for Marlin3
#swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPU_TAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -dap $_CHIPNAME.dap -ap-num 3

if { [info exists WORKAREASIZE] } {
	set _WORKAREASIZE $WORKAREASIZE
} else {
	# 640 KB On-Chip SRAM
	set _WORKAREASIZE 0xF0000
}

$_TARGETNAME configure -work-area-phys 0x100000 \
                       -work-area-size $_WORKAREASIZE -work-area-backup 0

if { ![using_hla] } {
	cortex_m reset_config sysresetreq
}

# marlin3 lite
reset_config none separate

adapter_khz 200
#init
#mww 0x40088288	0x0

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME uwp5662 0x02000000 $_FLASH_SIZE 0 0 $_TARGETNAME