# Project Title

Zybo Z7-10 FPGA SoC Development Board: Digital Lock FSM

## Description

This project implements digital lock using System Verilog that incorporates several features, including the ability to unlock the lock by entering a specific sequence of keys, to cancel and re-enter a new combination, and to exit an alarm condition by entering a specific combination.

## Demo Video

[Demo on Youtube](https://youtu.be/-TZrEu0Rn_k)

## Dependencies

### Hardware

* [Zybo Z7-10 FPGA SoC Development Board](https://digilent.com/shop/zybo-z7-zynq-7000-arm-fpga-soc-development-board/?gad_source=1&gclid=Cj0KCQiAkeSsBhDUARIsAK3tiedDBNo96Tg5VWCeuEqzXgPKJSFg8GQ0qwLCV-v5TlTKltLerrQGLDkaAjBgEALw_wcB)

### Software

* [Xilinx Vivado](https://www.xilinx.com/products/design-tools/vivado.html)

## Author

* Michael Granberry
    * [@LinkedIn](https://www.linkedin.com/in/michaelgranberryii/)
    * [@GitHub](https://github.com/michaelgranberryii)
    * [Portfolio Website](https://www.michaelgranberryii.com/)

