{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656937507143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656937507143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 15:25:07 2022 " "Processing started: Mon Jul 04 15:25:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656937507143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656937507143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656937507143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656937507589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_sim " "Found entity 1: debouncer_sim" {  } { { "debouncer_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 2 2 " "Found 2 design units, including 2 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507641 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "debouncer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer_sim.bdf " "Can't analyze file -- file buffer_sim.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1656937507643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decision.v 1 1 " "Found 1 design units, including 1 entities, in source file decision.v" { { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "decision.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/decision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_sim " "Found entity 1: clk_div_sim" {  } { { "clk_div_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/clk_div_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switch_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switch_sim " "Found entity 1: switch_sim" {  } { { "switch_sim.bdf" "" { Schematic "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/switch_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "to_vga.v(236) " "Verilog HDL information at to_vga.v(236): always construct contains both blocking and non-blocking assignments" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1656937507660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_vga " "Found entity 1: to_vga" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656937507660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656937507660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_in main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"sw_in\"" {  } { { "main.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937507661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "to_vga " "Elaborating entity \"to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656937507704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k to_vga.v(35) " "Verilog HDL or VHDL warning at to_vga.v(35): object \"k\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937507704 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2bit to_vga.v(36) " "Verilog HDL or VHDL warning at to_vga.v(36): object \"temp2bit\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937507704 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_r to_vga.v(58) " "Verilog HDL or VHDL warning at to_vga.v(58): object \"background_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937507962 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_g to_vga.v(59) " "Verilog HDL or VHDL warning at to_vga.v(59): object \"background_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508243 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "background_b to_vga.v(60) " "Verilog HDL or VHDL warning at to_vga.v(60): object \"background_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508555 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_r to_vga.v(67) " "Verilog HDL or VHDL warning at to_vga.v(67): object \"red_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508571 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_g to_vga.v(68) " "Verilog HDL or VHDL warning at to_vga.v(68): object \"red_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508571 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_digits_b to_vga.v(69) " "Verilog HDL or VHDL warning at to_vga.v(69): object \"red_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508571 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_r to_vga.v(72) " "Verilog HDL or VHDL warning at to_vga.v(72): object \"blue_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508571 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_g to_vga.v(73) " "Verilog HDL or VHDL warning at to_vga.v(73): object \"blue_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508587 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_digits_b to_vga.v(74) " "Verilog HDL or VHDL warning at to_vga.v(74): object \"blue_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508587 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_r to_vga.v(77) " "Verilog HDL or VHDL warning at to_vga.v(77): object \"yellow_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508587 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_g to_vga.v(78) " "Verilog HDL or VHDL warning at to_vga.v(78): object \"yellow_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508587 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow_digits_b to_vga.v(79) " "Verilog HDL or VHDL warning at to_vga.v(79): object \"yellow_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508602 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_r to_vga.v(82) " "Verilog HDL or VHDL warning at to_vga.v(82): object \"green_digits_r\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508602 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_g to_vga.v(83) " "Verilog HDL or VHDL warning at to_vga.v(83): object \"green_digits_g\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508602 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_digits_b to_vga.v(84) " "Verilog HDL or VHDL warning at to_vga.v(84): object \"green_digits_b\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656937508602 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "fullnesses to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable fullnesses should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937509446 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memories to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable memories should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937509446 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "drop_counts to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable drop_counts should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937509446 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "input_counts to_vga.v(134) " "Verilog HDL warning at to_vga.v(134): initial value for variable input_counts should be constant" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656937509446 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(324) " "Verilog HDL assignment warning at to_vga.v(324): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509602 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(325) " "Verilog HDL assignment warning at to_vga.v(325): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509602 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(326) " "Verilog HDL assignment warning at to_vga.v(326): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(328) " "Verilog HDL assignment warning at to_vga.v(328): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(329) " "Verilog HDL assignment warning at to_vga.v(329): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(330) " "Verilog HDL assignment warning at to_vga.v(330): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(332) " "Verilog HDL assignment warning at to_vga.v(332): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(333) " "Verilog HDL assignment warning at to_vga.v(333): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(334) " "Verilog HDL assignment warning at to_vga.v(334): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(342) " "Verilog HDL assignment warning at to_vga.v(342): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(343) " "Verilog HDL assignment warning at to_vga.v(343): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(344) " "Verilog HDL assignment warning at to_vga.v(344): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(346) " "Verilog HDL assignment warning at to_vga.v(346): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(347) " "Verilog HDL assignment warning at to_vga.v(347): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(348) " "Verilog HDL assignment warning at to_vga.v(348): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(350) " "Verilog HDL assignment warning at to_vga.v(350): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(351) " "Verilog HDL assignment warning at to_vga.v(351): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(352) " "Verilog HDL assignment warning at to_vga.v(352): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(388) " "Verilog HDL assignment warning at to_vga.v(388): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(389) " "Verilog HDL assignment warning at to_vga.v(389): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(390) " "Verilog HDL assignment warning at to_vga.v(390): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509618 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(399) " "Verilog HDL assignment warning at to_vga.v(399): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509634 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(400) " "Verilog HDL assignment warning at to_vga.v(400): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509634 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(401) " "Verilog HDL assignment warning at to_vga.v(401): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509649 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(411) " "Verilog HDL assignment warning at to_vga.v(411): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509665 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(412) " "Verilog HDL assignment warning at to_vga.v(412): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509680 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(413) " "Verilog HDL assignment warning at to_vga.v(413): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509680 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(423) " "Verilog HDL assignment warning at to_vga.v(423): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509899 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(424) " "Verilog HDL assignment warning at to_vga.v(424): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509899 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(425) " "Verilog HDL assignment warning at to_vga.v(425): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937509899 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(435) " "Verilog HDL assignment warning at to_vga.v(435): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510274 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(436) " "Verilog HDL assignment warning at to_vga.v(436): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510290 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(437) " "Verilog HDL assignment warning at to_vga.v(437): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510290 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(449) " "Verilog HDL assignment warning at to_vga.v(449): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510837 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(450) " "Verilog HDL assignment warning at to_vga.v(450): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510837 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(451) " "Verilog HDL assignment warning at to_vga.v(451): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656937510837 "|to_vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[4\] GND " "Pin \"vga_red\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[5\] GND " "Pin \"vga_red\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[4\] GND " "Pin \"vga_green\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[5\] GND " "Pin \"vga_green\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[4\] GND " "Pin \"vga_blue\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[5\] GND " "Pin \"vga_blue\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n VCC " "Pin \"vga_sync_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656937518150 "|to_vga|vga_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656937518150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656937519166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg " "Generated suppressed messages file D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1656937520369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656937520791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937520791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "180 " "Design contains 180 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[0\] " "No output dependent on input pin \"fullness1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[1\] " "No output dependent on input pin \"fullness1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[2\] " "No output dependent on input pin \"fullness1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[0\] " "No output dependent on input pin \"fullness2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[1\] " "No output dependent on input pin \"fullness2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[2\] " "No output dependent on input pin \"fullness2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[0\] " "No output dependent on input pin \"fullness3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[1\] " "No output dependent on input pin \"fullness3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[2\] " "No output dependent on input pin \"fullness3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[0\] " "No output dependent on input pin \"fullness4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[1\] " "No output dependent on input pin \"fullness4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[2\] " "No output dependent on input pin \"fullness4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|fullness4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[0\] " "No output dependent on input pin \"memory1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[1\] " "No output dependent on input pin \"memory1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[2\] " "No output dependent on input pin \"memory1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[3\] " "No output dependent on input pin \"memory1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[4\] " "No output dependent on input pin \"memory1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[5\] " "No output dependent on input pin \"memory1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[6\] " "No output dependent on input pin \"memory1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[7\] " "No output dependent on input pin \"memory1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[8\] " "No output dependent on input pin \"memory1\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[9\] " "No output dependent on input pin \"memory1\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[10\] " "No output dependent on input pin \"memory1\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[11\] " "No output dependent on input pin \"memory1\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[12\] " "No output dependent on input pin \"memory1\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[13\] " "No output dependent on input pin \"memory1\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[14\] " "No output dependent on input pin \"memory1\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[15\] " "No output dependent on input pin \"memory1\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[16\] " "No output dependent on input pin \"memory1\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[17\] " "No output dependent on input pin \"memory1\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[18\] " "No output dependent on input pin \"memory1\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[19\] " "No output dependent on input pin \"memory1\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[20\] " "No output dependent on input pin \"memory1\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[21\] " "No output dependent on input pin \"memory1\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[22\] " "No output dependent on input pin \"memory1\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[23\] " "No output dependent on input pin \"memory1\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[0\] " "No output dependent on input pin \"memory2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[1\] " "No output dependent on input pin \"memory2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[2\] " "No output dependent on input pin \"memory2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[3\] " "No output dependent on input pin \"memory2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[4\] " "No output dependent on input pin \"memory2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[5\] " "No output dependent on input pin \"memory2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[6\] " "No output dependent on input pin \"memory2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[7\] " "No output dependent on input pin \"memory2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[8\] " "No output dependent on input pin \"memory2\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[9\] " "No output dependent on input pin \"memory2\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[10\] " "No output dependent on input pin \"memory2\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[11\] " "No output dependent on input pin \"memory2\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[12\] " "No output dependent on input pin \"memory2\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[13\] " "No output dependent on input pin \"memory2\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[14\] " "No output dependent on input pin \"memory2\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[15\] " "No output dependent on input pin \"memory2\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[16\] " "No output dependent on input pin \"memory2\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[17\] " "No output dependent on input pin \"memory2\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[18\] " "No output dependent on input pin \"memory2\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[19\] " "No output dependent on input pin \"memory2\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[20\] " "No output dependent on input pin \"memory2\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[21\] " "No output dependent on input pin \"memory2\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[22\] " "No output dependent on input pin \"memory2\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[23\] " "No output dependent on input pin \"memory2\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[0\] " "No output dependent on input pin \"memory3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[1\] " "No output dependent on input pin \"memory3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[2\] " "No output dependent on input pin \"memory3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[3\] " "No output dependent on input pin \"memory3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[4\] " "No output dependent on input pin \"memory3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[5\] " "No output dependent on input pin \"memory3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[6\] " "No output dependent on input pin \"memory3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[7\] " "No output dependent on input pin \"memory3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[8\] " "No output dependent on input pin \"memory3\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[9\] " "No output dependent on input pin \"memory3\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[10\] " "No output dependent on input pin \"memory3\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[11\] " "No output dependent on input pin \"memory3\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[12\] " "No output dependent on input pin \"memory3\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[13\] " "No output dependent on input pin \"memory3\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[14\] " "No output dependent on input pin \"memory3\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[15\] " "No output dependent on input pin \"memory3\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[16\] " "No output dependent on input pin \"memory3\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[17\] " "No output dependent on input pin \"memory3\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[18\] " "No output dependent on input pin \"memory3\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[19\] " "No output dependent on input pin \"memory3\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[20\] " "No output dependent on input pin \"memory3\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[21\] " "No output dependent on input pin \"memory3\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[22\] " "No output dependent on input pin \"memory3\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[23\] " "No output dependent on input pin \"memory3\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[0\] " "No output dependent on input pin \"memory4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[1\] " "No output dependent on input pin \"memory4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[2\] " "No output dependent on input pin \"memory4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[3\] " "No output dependent on input pin \"memory4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[4\] " "No output dependent on input pin \"memory4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[5\] " "No output dependent on input pin \"memory4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[6\] " "No output dependent on input pin \"memory4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[7\] " "No output dependent on input pin \"memory4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[8\] " "No output dependent on input pin \"memory4\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[9\] " "No output dependent on input pin \"memory4\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[10\] " "No output dependent on input pin \"memory4\[10\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[11\] " "No output dependent on input pin \"memory4\[11\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[12\] " "No output dependent on input pin \"memory4\[12\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[13\] " "No output dependent on input pin \"memory4\[13\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[14\] " "No output dependent on input pin \"memory4\[14\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[15\] " "No output dependent on input pin \"memory4\[15\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[16\] " "No output dependent on input pin \"memory4\[16\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[17\] " "No output dependent on input pin \"memory4\[17\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[18\] " "No output dependent on input pin \"memory4\[18\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[19\] " "No output dependent on input pin \"memory4\[19\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[20\] " "No output dependent on input pin \"memory4\[20\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[21\] " "No output dependent on input pin \"memory4\[21\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[22\] " "No output dependent on input pin \"memory4\[22\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[23\] " "No output dependent on input pin \"memory4\[23\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|memory4[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[0\] " "No output dependent on input pin \"drop_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[1\] " "No output dependent on input pin \"drop_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[2\] " "No output dependent on input pin \"drop_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[3\] " "No output dependent on input pin \"drop_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[4\] " "No output dependent on input pin \"drop_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[5\] " "No output dependent on input pin \"drop_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[6\] " "No output dependent on input pin \"drop_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[7\] " "No output dependent on input pin \"drop_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[0\] " "No output dependent on input pin \"drop_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[1\] " "No output dependent on input pin \"drop_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[2\] " "No output dependent on input pin \"drop_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[3\] " "No output dependent on input pin \"drop_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[4\] " "No output dependent on input pin \"drop_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[5\] " "No output dependent on input pin \"drop_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[6\] " "No output dependent on input pin \"drop_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[7\] " "No output dependent on input pin \"drop_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[0\] " "No output dependent on input pin \"drop_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[1\] " "No output dependent on input pin \"drop_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[2\] " "No output dependent on input pin \"drop_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[3\] " "No output dependent on input pin \"drop_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[4\] " "No output dependent on input pin \"drop_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[5\] " "No output dependent on input pin \"drop_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[6\] " "No output dependent on input pin \"drop_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[7\] " "No output dependent on input pin \"drop_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[0\] " "No output dependent on input pin \"drop_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[1\] " "No output dependent on input pin \"drop_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[2\] " "No output dependent on input pin \"drop_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[3\] " "No output dependent on input pin \"drop_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[4\] " "No output dependent on input pin \"drop_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[5\] " "No output dependent on input pin \"drop_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[6\] " "No output dependent on input pin \"drop_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[7\] " "No output dependent on input pin \"drop_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|drop_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[0\] " "No output dependent on input pin \"input_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[1\] " "No output dependent on input pin \"input_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[2\] " "No output dependent on input pin \"input_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[3\] " "No output dependent on input pin \"input_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[4\] " "No output dependent on input pin \"input_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[5\] " "No output dependent on input pin \"input_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[6\] " "No output dependent on input pin \"input_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[7\] " "No output dependent on input pin \"input_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[8\] " "No output dependent on input pin \"input_count1\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[9\] " "No output dependent on input pin \"input_count1\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[0\] " "No output dependent on input pin \"input_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[1\] " "No output dependent on input pin \"input_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[2\] " "No output dependent on input pin \"input_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[3\] " "No output dependent on input pin \"input_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[4\] " "No output dependent on input pin \"input_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[5\] " "No output dependent on input pin \"input_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[6\] " "No output dependent on input pin \"input_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[7\] " "No output dependent on input pin \"input_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[8\] " "No output dependent on input pin \"input_count2\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[9\] " "No output dependent on input pin \"input_count2\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[0\] " "No output dependent on input pin \"input_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[1\] " "No output dependent on input pin \"input_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[2\] " "No output dependent on input pin \"input_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[3\] " "No output dependent on input pin \"input_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[4\] " "No output dependent on input pin \"input_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[5\] " "No output dependent on input pin \"input_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[6\] " "No output dependent on input pin \"input_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[7\] " "No output dependent on input pin \"input_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[8\] " "No output dependent on input pin \"input_count3\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[9\] " "No output dependent on input pin \"input_count3\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[0\] " "No output dependent on input pin \"input_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[1\] " "No output dependent on input pin \"input_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[2\] " "No output dependent on input pin \"input_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[3\] " "No output dependent on input pin \"input_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[4\] " "No output dependent on input pin \"input_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[5\] " "No output dependent on input pin \"input_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[6\] " "No output dependent on input pin \"input_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[7\] " "No output dependent on input pin \"input_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[8\] " "No output dependent on input pin \"input_count4\[8\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[9\] " "No output dependent on input pin \"input_count4\[9\]\"" {  } { { "to_vga.v" "" { Text "D:/2021-22/Okul/Dersler/EE314/TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656937521150 "|to_vga|input_count4[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656937521150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3846 " "Implemented 3846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "185 " "Implemented 185 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656937521166 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656937521166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3626 " "Implemented 3626 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656937521166 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1656937521166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656937521166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656937521197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 15:25:21 2022 " "Processing ended: Mon Jul 04 15:25:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656937521197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656937521197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656937521197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656937521197 ""}
