<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</p>
        <p>Date: Wed Aug  9 15:46:10 2023
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPF300TS_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>FPGA Hardware Breakpoint Auto Instantation</td>
                <td>Off</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>Top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>38765</td>
                <td>299544</td>
                <td>12.94</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>37798</td>
                <td>299544</td>
                <td>12.62</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>1536</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>109</td>
                <td>512</td>
                <td>21.29</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>99</td>
                <td>512</td>
                <td>19.34</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>5</td>
                <td>256</td>
                <td>1.95</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>0</td>
                <td>2772</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>889</td>
                <td>952</td>
                <td>93.38</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>0</td>
                <td>924</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>10</td>
                <td>48</td>
                <td>20.83</td>
            </tr>
            <tr>
                <td>Local Global</td>
                <td>1</td>
                <td>1008</td>
                <td>0.10</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>2</td>
                <td>8</td>
                <td>25.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>CRN_INT</td>
                <td>2</td>
                <td>24</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>INIT</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>OSC_RC160MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>1</td>
                <td>16</td>
                <td>6.25</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>ICB_CLKINT</td>
                <td>5</td>
                <td>72</td>
                <td>6.94</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>6761</td>
                <td>5794</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>32004</td>
                <td>32004</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>38765</td>
                <td>37798</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>6</td>
                <td>3</td>
            </tr>
            <tr>
                <td>7</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>4</td>
            </tr>
            <tr>
                <td>9</td>
                <td>14</td>
            </tr>
            <tr>
                <td>10</td>
                <td>8</td>
            </tr>
            <tr>
                <td>11</td>
                <td>30</td>
            </tr>
            <tr>
                <td>12</td>
                <td>21</td>
            </tr>
            <tr>
                <td>13</td>
                <td>8</td>
            </tr>
            <tr>
                <td>14</td>
                <td>2</td>
            </tr>
            <tr>
                <td>15</td>
                <td>16</td>
            </tr>
            <tr>
                <td>16</td>
                <td>29</td>
            </tr>
            <tr>
                <td>17</td>
                <td>7</td>
            </tr>
            <tr>
                <td>18</td>
                <td>1</td>
            </tr>
            <tr>
                <td>19</td>
                <td>1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>4</td>
            </tr>
            <tr>
                <td>21</td>
                <td>2</td>
            </tr>
            <tr>
                <td>24</td>
                <td>1</td>
            </tr>
            <tr>
                <td>26</td>
                <td>2</td>
            </tr>
            <tr>
                <td>32</td>
                <td>3</td>
            </tr>
            <tr>
                <td>33</td>
                <td>9</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>166</td>
            </tr>
        </table>
        <h2>Detailed 4LUT Groups Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>48</td>
            </tr>
            <tr>
                <td>5</td>
                <td>2</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>50</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>21</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>44</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>34</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>1</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>6067</td>
                <td>INT_NET</td>
                <td>Net   : Clock_Reset_0_Main_CLOCK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>3056</td>
                <td>INT_NET</td>
                <td>Net   : dff_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1100</td>
                <td>INT_NET</td>
                <td>Net   : Clock_Reset_0_UART_CLOCK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>932</td>
                <td>INT_NET</td>
                <td>Net   : Chain_arst1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>882</td>
                <td>INT_NET</td>
                <td>Net   : INT_DataFifo_Reset_N_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_RNIEAL5/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>323</td>
                <td>INT_NET</td>
                <td>Net   : NN_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>45</td>
                <td>INT_NET</td>
                <td>Net   : Clock_Reset_0_XCVR_CTRL_Clock</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>33</td>
                <td>INT_NET</td>
                <td>Net   : Clock_Reset_0_XCVR_REF_Clock</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : FTDI_RESET_N_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: USB_3_Protocol_0/Synchronizer_0/Chain_inferred_clock_RNIQM6D[1]/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>5</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/PF_XCVR_ERM_C2_0/LANE0_RX_CLK_R</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>806</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_N_122_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1]</td>
            </tr>
            <tr>
                <td>771</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[12]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[11]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[10]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[9]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[8]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[7]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[6]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>806</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_N_122_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1]</td>
            </tr>
            <tr>
                <td>771</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[12]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[11]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[10]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[9]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[8]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[7]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7]</td>
            </tr>
            <tr>
                <td>770</td>
                <td>INT_NET</td>
                <td>Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[6]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6]</td>
            </tr>
        </table>
    </body>
</html>
