{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664911148979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664911148979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  4 16:19:08 2022 " "Processing started: Tue Oct  4 16:19:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664911148979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664911148979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_FPGA -c CPU_FPGA " "Command: quartus_sta CPU_FPGA -c CPU_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664911148979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664911149070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664911149580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664911149580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149616 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1664911149888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_FPGA.sdc " "Synopsys Design Constraints File file not found: 'CPU_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1664911149906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_PINO CLOCK_PINO " "create_clock -period 1.000 -name CLOCK_PINO CLOCK_PINO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664911149907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst3\|out_key debouncer:inst3\|out_key " "create_clock -period 1.000 -name debouncer:inst3\|out_key debouncer:inst3\|out_key" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664911149907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664911149907 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664911149907 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1664911149908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664911149909 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664911149910 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664911149915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664911149930 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664911149930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.462 " "Worst-case setup slack is -12.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.462             -95.279 debouncer:inst3\|out_key  " "  -12.462             -95.279 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.258             -31.123 CLOCK_PINO  " "   -8.258             -31.123 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116             -65.419 CLOCK_FPGA  " "   -4.116             -65.419 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.990 " "Worst-case hold slack is -5.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.990             -34.643 CLOCK_PINO  " "   -5.990             -34.643 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLOCK_FPGA  " "    0.427               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 debouncer:inst3\|out_key  " "    0.749               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.766 " "Worst-case recovery slack is -11.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.766             -85.258 debouncer:inst3\|out_key  " "  -11.766             -85.258 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.404 " "Worst-case removal slack is 6.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.404               0.000 debouncer:inst3\|out_key  " "    6.404               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -38.610 CLOCK_PINO  " "   -2.636             -38.610 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.342 CLOCK_FPGA  " "   -0.538             -14.342 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.295 debouncer:inst3\|out_key  " "   -0.538              -6.295 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911149945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911149945 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664911149956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664911149988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664911151007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664911151049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664911151055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664911151055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.635 " "Worst-case setup slack is -12.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.635             -96.503 debouncer:inst3\|out_key  " "  -12.635             -96.503 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.581             -30.341 CLOCK_PINO  " "   -7.581             -30.341 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216             -63.631 CLOCK_FPGA  " "   -4.216             -63.631 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911151058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.041 " "Worst-case hold slack is -6.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.041             -34.821 CLOCK_PINO  " "   -6.041             -34.821 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 CLOCK_FPGA  " "    0.439               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 debouncer:inst3\|out_key  " "    0.705               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911151062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.792 " "Worst-case recovery slack is -11.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.792             -85.561 debouncer:inst3\|out_key  " "  -11.792             -85.561 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911151068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.497 " "Worst-case removal slack is 6.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.497               0.000 debouncer:inst3\|out_key  " "    6.497               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911151071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -38.497 CLOCK_PINO  " "   -2.636             -38.497 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.386 CLOCK_FPGA  " "   -0.538             -14.386 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.227 debouncer:inst3\|out_key  " "   -0.538              -6.227 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911151074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911151074 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664911151089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664911151245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664911152098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664911152141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664911152143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664911152143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.461 " "Worst-case setup slack is -6.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.461             -49.545 debouncer:inst3\|out_key  " "   -6.461             -49.545 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.261             -15.792 CLOCK_PINO  " "   -5.261             -15.792 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541             -31.098 CLOCK_FPGA  " "   -2.541             -31.098 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.349 " "Worst-case hold slack is -3.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.349             -19.507 CLOCK_PINO  " "   -3.349             -19.507 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLOCK_FPGA  " "    0.198               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 debouncer:inst3\|out_key  " "    0.284               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.193 " "Worst-case recovery slack is -6.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.193             -44.907 debouncer:inst3\|out_key  " "   -6.193             -44.907 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.932 " "Worst-case removal slack is 3.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.932               0.000 debouncer:inst3\|out_key  " "    3.932               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.175 CLOCK_PINO  " "   -2.174             -31.175 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -2.277 CLOCK_FPGA  " "   -0.489              -2.277 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 debouncer:inst3\|out_key  " "    0.117               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152158 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664911152167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664911152315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664911152316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664911152316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.309 " "Worst-case setup slack is -6.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.309             -48.480 debouncer:inst3\|out_key  " "   -6.309             -48.480 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155             -13.259 CLOCK_PINO  " "   -4.155             -13.259 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124             -27.179 CLOCK_FPGA  " "   -2.124             -27.179 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.363 " "Worst-case hold slack is -3.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.363             -19.589 CLOCK_PINO  " "   -3.363             -19.589 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_FPGA  " "    0.189               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 debouncer:inst3\|out_key  " "    0.245               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.022 " "Worst-case recovery slack is -6.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.022             -44.029 debouncer:inst3\|out_key  " "   -6.022             -44.029 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.879 " "Worst-case removal slack is 3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 debouncer:inst3\|out_key  " "    3.879               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.066 CLOCK_PINO  " "   -2.174             -31.066 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -2.188 CLOCK_FPGA  " "   -0.440              -2.188 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 debouncer:inst3\|out_key  " "    0.129               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664911152330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664911152330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664911153778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664911153779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664911153834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  4 16:19:13 2022 " "Processing ended: Tue Oct  4 16:19:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664911153834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664911153834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664911153834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664911153834 ""}
