

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Apr 05 00:40:47 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATEbits	set	3981
    48  0000                     _LATDbits	set	3980
    49  0000                     _LATCbits	set	3979
    50  0000                     _LATBbits	set	3978
    51  0000                     _LATAbits	set	3977
    52  0000                     _TRISEbits	set	3990
    53  0000                     _TRISDbits	set	3989
    54  0000                     _TRISCbits	set	3988
    55  0000                     _TRISBbits	set	3987
    56  0000                     _TRISAbits	set	3986
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007F32                     __pcinit:
    62                           	callstack 0
    63  007F32                     start_initialization:
    64                           	callstack 0
    65  007F32                     __initialization:
    66                           	callstack 0
    67  007F32                     end_of_initialization:
    68                           	callstack 0
    69  007F32                     __end_of__initialization:
    70                           	callstack 0
    71  007F32  0100               	movlb	0
    72  007F34  EF9C  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80  000001                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 11 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2, status,0
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          2       0       0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114  007F38                     __ptext0:
   115                           	callstack 0
   116  007F38                     _main:
   117                           	callstack 31
   118  007F38                     
   119                           ;main.c: 12:     TRISAbits.RA0 = 0;
   120  007F38  9092               	bcf	146,0,c	;volatile
   121                           
   122                           ;main.c: 13:     TRISBbits.RB0 = 0;
   123  007F3A  9093               	bcf	147,0,c	;volatile
   124                           
   125                           ;main.c: 14:     TRISCbits.RC0 = 0;
   126  007F3C  9094               	bcf	148,0,c	;volatile
   127                           
   128                           ;main.c: 15:     TRISDbits.RD0 = 0;
   129  007F3E  9095               	bcf	149,0,c	;volatile
   130                           
   131                           ;main.c: 16:     TRISEbits.RE0 = 0;
   132  007F40  9096               	bcf	150,0,c	;volatile
   133  007F42                     l708:
   134                           
   135                           ;main.c: 18:         LATAbits.LATA0 = ~LATAbits.LATA0;
   136  007F42  B089               	btfsc	137,0,c	;volatile
   137  007F44  EFA6  F03F         	goto	u11
   138  007F48  EFA9  F03F         	goto	u10
   139  007F4C                     u11:
   140  007F4C  0E01               	movlw	1
   141  007F4E  EFAA  F03F         	goto	u16
   142  007F52                     u10:
   143  007F52  0E00               	movlw	0
   144  007F54                     u16:
   145  007F54  0AFF               	xorlw	255
   146  007F56  6E01               	movwf	??_main^0,c
   147  007F58  5089               	movf	137,w,c	;volatile
   148  007F5A  1801               	xorwf	??_main^0,w,c
   149  007F5C  0BFE               	andlw	-2
   150  007F5E  1801               	xorwf	??_main^0,w,c
   151  007F60  6E89               	movwf	137,c	;volatile
   152                           
   153                           ;main.c: 19:         LATBbits.LATB0 = ~LATBbits.LATB0;
   154  007F62  B08A               	btfsc	138,0,c	;volatile
   155  007F64  EFB6  F03F         	goto	u21
   156  007F68  EFB9  F03F         	goto	u20
   157  007F6C                     u21:
   158  007F6C  0E01               	movlw	1
   159  007F6E  EFBA  F03F         	goto	u26
   160  007F72                     u20:
   161  007F72  0E00               	movlw	0
   162  007F74                     u26:
   163  007F74  0AFF               	xorlw	255
   164  007F76  6E01               	movwf	??_main^0,c
   165  007F78  508A               	movf	138,w,c	;volatile
   166  007F7A  1801               	xorwf	??_main^0,w,c
   167  007F7C  0BFE               	andlw	-2
   168  007F7E  1801               	xorwf	??_main^0,w,c
   169  007F80  6E8A               	movwf	138,c	;volatile
   170                           
   171                           ;main.c: 20:         LATCbits.LATC0 = ~LATCbits.LATC0;
   172  007F82  B08B               	btfsc	139,0,c	;volatile
   173  007F84  EFC6  F03F         	goto	u31
   174  007F88  EFC9  F03F         	goto	u30
   175  007F8C                     u31:
   176  007F8C  0E01               	movlw	1
   177  007F8E  EFCA  F03F         	goto	u36
   178  007F92                     u30:
   179  007F92  0E00               	movlw	0
   180  007F94                     u36:
   181  007F94  0AFF               	xorlw	255
   182  007F96  6E01               	movwf	??_main^0,c
   183  007F98  508B               	movf	139,w,c	;volatile
   184  007F9A  1801               	xorwf	??_main^0,w,c
   185  007F9C  0BFE               	andlw	-2
   186  007F9E  1801               	xorwf	??_main^0,w,c
   187  007FA0  6E8B               	movwf	139,c	;volatile
   188                           
   189                           ;main.c: 21:         LATDbits.LATD0 = ~LATDbits.LATD0;
   190  007FA2  B08C               	btfsc	140,0,c	;volatile
   191  007FA4  EFD6  F03F         	goto	u41
   192  007FA8  EFD9  F03F         	goto	u40
   193  007FAC                     u41:
   194  007FAC  0E01               	movlw	1
   195  007FAE  EFDA  F03F         	goto	u46
   196  007FB2                     u40:
   197  007FB2  0E00               	movlw	0
   198  007FB4                     u46:
   199  007FB4  0AFF               	xorlw	255
   200  007FB6  6E01               	movwf	??_main^0,c
   201  007FB8  508C               	movf	140,w,c	;volatile
   202  007FBA  1801               	xorwf	??_main^0,w,c
   203  007FBC  0BFE               	andlw	-2
   204  007FBE  1801               	xorwf	??_main^0,w,c
   205  007FC0  6E8C               	movwf	140,c	;volatile
   206                           
   207                           ;main.c: 22:         LATEbits.LATE0 = ~LATEbits.LATE0;
   208  007FC2  B08D               	btfsc	141,0,c	;volatile
   209  007FC4  EFE6  F03F         	goto	u51
   210  007FC8  EFE9  F03F         	goto	u50
   211  007FCC                     u51:
   212  007FCC  0E01               	movlw	1
   213  007FCE  EFEA  F03F         	goto	u56
   214  007FD2                     u50:
   215  007FD2  0E00               	movlw	0
   216  007FD4                     u56:
   217  007FD4  0AFF               	xorlw	255
   218  007FD6  6E01               	movwf	??_main^0,c
   219  007FD8  508D               	movf	141,w,c	;volatile
   220  007FDA  1801               	xorwf	??_main^0,w,c
   221  007FDC  0BFE               	andlw	-2
   222  007FDE  1801               	xorwf	??_main^0,w,c
   223  007FE0  6E8D               	movwf	141,c	;volatile
   224  007FE2                     
   225                           ;main.c: 23:         _delay((unsigned long)((100)*(20000000UL/4000.0)));
   226  007FE2  0E03               	movlw	3
   227  007FE4  6E02               	movwf	(??_main+1)^0,c
   228  007FE6  0E8A               	movlw	138
   229  007FE8  6E01               	movwf	??_main^0,c
   230  007FEA  0E56               	movlw	86
   231  007FEC                     u67:
   232  007FEC  2EE8               	decfsz	wreg,f,c
   233  007FEE  D7FE               	bra	u67
   234  007FF0  2E01               	decfsz	??_main^0,f,c
   235  007FF2  D7FC               	bra	u67
   236  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   237  007FF6  D7FA               	bra	u67
   238  007FF8  EFA1  F03F         	goto	l708
   239  007FFC  EF00  F000         	goto	start
   240  008000                     __end_of_main:
   241                           	callstack 0
   242  0000                     
   243                           	psect	rparam
   244  0000                     
   245                           	psect	idloc
   246                           
   247                           ;Config register IDLOC0 @ 0x200000
   248                           ;	unspecified, using default values
   249  200000                     	org	2097152
   250  200000  FF                 	db	255
   251                           
   252                           ;Config register IDLOC1 @ 0x200001
   253                           ;	unspecified, using default values
   254  200001                     	org	2097153
   255  200001  FF                 	db	255
   256                           
   257                           ;Config register IDLOC2 @ 0x200002
   258                           ;	unspecified, using default values
   259  200002                     	org	2097154
   260  200002  FF                 	db	255
   261                           
   262                           ;Config register IDLOC3 @ 0x200003
   263                           ;	unspecified, using default values
   264  200003                     	org	2097155
   265  200003  FF                 	db	255
   266                           
   267                           ;Config register IDLOC4 @ 0x200004
   268                           ;	unspecified, using default values
   269  200004                     	org	2097156
   270  200004  FF                 	db	255
   271                           
   272                           ;Config register IDLOC5 @ 0x200005
   273                           ;	unspecified, using default values
   274  200005                     	org	2097157
   275  200005  FF                 	db	255
   276                           
   277                           ;Config register IDLOC6 @ 0x200006
   278                           ;	unspecified, using default values
   279  200006                     	org	2097158
   280  200006  FF                 	db	255
   281                           
   282                           ;Config register IDLOC7 @ 0x200007
   283                           ;	unspecified, using default values
   284  200007                     	org	2097159
   285  200007  FF                 	db	255
   286                           
   287                           	psect	config
   288                           
   289                           ;Config register CONFIG1L @ 0x300000
   290                           ;	PLL Prescaler Selection bits
   291                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   292                           ;	System Clock Postscaler Selection bits
   293                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   294                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   295                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   296  300000                     	org	3145728
   297  300000  00                 	db	0
   298                           
   299                           ;Config register CONFIG1H @ 0x300001
   300                           ;	Oscillator Selection bits
   301                           ;	FOSC = HS, HS oscillator (HS)
   302                           ;	Fail-Safe Clock Monitor Enable bit
   303                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   304                           ;	Internal/External Oscillator Switchover bit
   305                           ;	IESO = ON, Oscillator Switchover mode enabled
   306  300001                     	org	3145729
   307  300001  8C                 	db	140
   308                           
   309                           ;Config register CONFIG2L @ 0x300002
   310                           ;	Power-up Timer Enable bit
   311                           ;	PWRT = ON, PWRT enabled
   312                           ;	Brown-out Reset Enable bits
   313                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   314                           ;	Brown-out Reset Voltage bits
   315                           ;	BORV = 3, Minimum setting 2.05V
   316                           ;	USB Voltage Regulator Enable bit
   317                           ;	VREGEN = OFF, USB voltage regulator disabled
   318  300002                     	org	3145730
   319  300002  18                 	db	24
   320                           
   321                           ;Config register CONFIG2H @ 0x300003
   322                           ;	Watchdog Timer Enable bit
   323                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   324                           ;	Watchdog Timer Postscale Select bits
   325                           ;	WDTPS = 32768, 1:32768
   326  300003                     	org	3145731
   327  300003  1E                 	db	30
   328                           
   329                           ; Padding undefined space
   330  300004                     	org	3145732
   331  300004  FF                 	db	255
   332                           
   333                           ;Config register CONFIG3H @ 0x300005
   334                           ;	CCP2 MUX bit
   335                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   336                           ;	PORTB A/D Enable bit
   337                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   338                           ;	Low-Power Timer 1 Oscillator Enable bit
   339                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   340                           ;	MCLR Pin Enable bit
   341                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   342  300005                     	org	3145733
   343  300005  81                 	db	129
   344                           
   345                           ;Config register CONFIG4L @ 0x300006
   346                           ;	Stack Full/Underflow Reset Enable bit
   347                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   348                           ;	Single-Supply ICSP Enable bit
   349                           ;	LVP = OFF, Single-Supply ICSP disabled
   350                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   351                           ;	ICPRT = OFF, ICPORT disabled
   352                           ;	Extended Instruction Set Enable bit
   353                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   354                           ;	Background Debugger Enable bit
   355                           ;	DEBUG = 0x1, unprogrammed default
   356  300006                     	org	3145734
   357  300006  80                 	db	128
   358                           
   359                           ; Padding undefined space
   360  300007                     	org	3145735
   361  300007  FF                 	db	255
   362                           
   363                           ;Config register CONFIG5L @ 0x300008
   364                           ;	Code Protection bit
   365                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   366                           ;	Code Protection bit
   367                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   368                           ;	Code Protection bit
   369                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   370                           ;	Code Protection bit
   371                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   372  300008                     	org	3145736
   373  300008  0F                 	db	15
   374                           
   375                           ;Config register CONFIG5H @ 0x300009
   376                           ;	Boot Block Code Protection bit
   377                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   378                           ;	Data EEPROM Code Protection bit
   379                           ;	CPD = OFF, Data EEPROM is not code-protected
   380  300009                     	org	3145737
   381  300009  C0                 	db	192
   382                           
   383                           ;Config register CONFIG6L @ 0x30000A
   384                           ;	Write Protection bit
   385                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   386                           ;	Write Protection bit
   387                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   388                           ;	Write Protection bit
   389                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   390                           ;	Write Protection bit
   391                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   392  30000A                     	org	3145738
   393  30000A  0F                 	db	15
   394                           
   395                           ;Config register CONFIG6H @ 0x30000B
   396                           ;	Configuration Register Write Protection bit
   397                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   398                           ;	Boot Block Write Protection bit
   399                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   400                           ;	Data EEPROM Write Protection bit
   401                           ;	WRTD = OFF, Data EEPROM is not write-protected
   402  30000B                     	org	3145739
   403  30000B  E0                 	db	224
   404                           
   405                           ;Config register CONFIG7L @ 0x30000C
   406                           ;	Table Read Protection bit
   407                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   408                           ;	Table Read Protection bit
   409                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   410                           ;	Table Read Protection bit
   411                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   412                           ;	Table Read Protection bit
   413                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   414  30000C                     	org	3145740
   415  30000C  0F                 	db	15
   416                           
   417                           ;Config register CONFIG7H @ 0x30000D
   418                           ;	Boot Block Table Read Protection bit
   419                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   420  30000D                     	org	3145741
   421  30000D  40                 	db	64
   422                           tosu	equ	0xFFF
   423                           tosh	equ	0xFFE
   424                           tosl	equ	0xFFD
   425                           stkptr	equ	0xFFC
   426                           pclatu	equ	0xFFB
   427                           pclath	equ	0xFFA
   428                           pcl	equ	0xFF9
   429                           tblptru	equ	0xFF8
   430                           tblptrh	equ	0xFF7
   431                           tblptrl	equ	0xFF6
   432                           tablat	equ	0xFF5
   433                           prodh	equ	0xFF4
   434                           prodl	equ	0xFF3
   435                           indf0	equ	0xFEF
   436                           postinc0	equ	0xFEE
   437                           postdec0	equ	0xFED
   438                           preinc0	equ	0xFEC
   439                           plusw0	equ	0xFEB
   440                           fsr0h	equ	0xFEA
   441                           fsr0l	equ	0xFE9
   442                           wreg	equ	0xFE8
   443                           indf1	equ	0xFE7
   444                           postinc1	equ	0xFE6
   445                           postdec1	equ	0xFE5
   446                           preinc1	equ	0xFE4
   447                           plusw1	equ	0xFE3
   448                           fsr1h	equ	0xFE2
   449                           fsr1l	equ	0xFE1
   450                           bsr	equ	0xFE0
   451                           indf2	equ	0xFDF
   452                           postinc2	equ	0xFDE
   453                           postdec2	equ	0xFDD
   454                           preinc2	equ	0xFDC
   455                           plusw2	equ	0xFDB
   456                           fsr2h	equ	0xFDA
   457                           fsr2l	equ	0xFD9
   458                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Apr 05 00:40:47 2021

                     u10 7F52                       u11 7F4C                       u20 7F72  
                     u21 7F6C                       u30 7F92                       u31 7F8C  
                     u40 7FB2                       u16 7F54                       u41 7FAC  
                     u50 7FD2                       u26 7F74                       u51 7FCC  
                     u36 7F94                       u46 7FB4                       u56 7FD4  
                     u67 7FEC                      l710 7FE2                      l706 7F38  
                    l708 7F42                      wreg 000FE8                     _main 7F38  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7F32             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F32            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F32  
                __ramtop 0800                  __ptext0 7F38     end_of_initialization 7F32  
              _TRISAbits 000F92                _TRISBbits 000F93                _TRISCbits 000F94  
              _TRISDbits 000F95                _TRISEbits 000F96      start_initialization 7F32  
               _LATAbits 000F89                 _LATBbits 000F8A                 _LATCbits 000F8B  
               _LATDbits 000F8C                 _LATEbits 000F8D                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 00C8                 isa$xinst 000000  
