
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'yoshi.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Sat Mar 20 11:31:29 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf2/r2_o32'
Sourcing Tcl script 'tdf2.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf2_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf2/r2_o32/tdf2_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf2.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf2.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf2.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf2_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf2/r2_o32/tdf2_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf2/r2_o32/tdf2_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf2_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf2_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf2_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf2_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf2_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 2 tdf2_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf2_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf2_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 1 tdf2_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 1 tdf2 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 32 -dim 1 tdf2 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 3 tdf2 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 4 tdf2 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 2 -dim 2 tdf2 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf2_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 tdf2_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf2/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 1.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 1.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf2.cpp in debug mode
   Compiling ../../../../tdf2.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf2_conv_stages.h:8,
                 from ../../../../tdf2.cpp:6:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
1 out of 100352 points exceeded low error threshold.
54676 out of 100352 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 63.13 seconds. CPU system time: 1.32 seconds. Elapsed time: 64.74 seconds; current allocated memory: 240.074 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.332 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf2.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf2_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.74 seconds. CPU system time: 2.63 seconds. Elapsed time: 35.66 seconds; current allocated memory: 243.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf2_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf2_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf2_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf2.cpp:326:9)
INFO: [HLS 214-188] Unrolling loop 'IL6' (./tdf2_conv_stages.h:25:15) in function 'tdf2_readInputs' partially with a factor of 2 (./tdf2_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (./tdf2_conv_stages.h:49:15) in function 'tdf2_readFilters' partially with a factor of 2 (./tdf2_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf2_conv_stages.h:50:18) in function 'tdf2_readFilters' completely with a factor of 32 (./tdf2_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf2_conv_stages.h:50:18) in function 'tdf2_readFilters' completely with a factor of 32 (./tdf2_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (./tdf2_conv_stages.h:117:25) in function 'tdf2_writeOutputs_aligned' completely with a factor of 4 (./tdf2_conv_stages.h:117:25)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (./tdf2_conv_stages.h:149:22) in function 'tdf2_dot_product' partially with a factor of 2 (./tdf2_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (tdf2.cpp:21:19) in function 'tdf2_poolOutputs' completely with a factor of 32 (tdf2.cpp:21:19)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (tdf2.cpp:57:17) in function 'tdf2_accum_1' partially with a factor of 2 (tdf2.cpp:57:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf2_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf2_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf2.cpp:24:19)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf2.cpp:325:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.52 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.93 seconds; current allocated memory: 249.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.048 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 270.725 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 292.998 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf2_conv_stages.h:149) in function 'tdf2_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (tdf2.cpp:49) in function 'tdf2_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf2_conv_stages.h:152) in function 'tdf2_dot_product' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (tdf2.cpp:51) in function 'tdf2_accum_1' completely with a factor of 16.
WARNING: [HLS 200-1476] Applying partition directive (tdf2.cpp:327:4) and reshape directive (tdf2.cpp:328:9) on the same variable 'filter_data' (tdf2.cpp:327) may lead to unexpected synthesis behaviors.\

INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf2.cpp:326) in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf2.cpp:327) in dimension 4 with a cyclic factor of 2.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf2.cpp:328) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf2.cpp:190) in dimension 3 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf2.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf2.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf2.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf2.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (tdf2.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (tdf2.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_data' (tdf2.cpp:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'psum' (tdf2.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf2.cpp:191) in dimension 4 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf2.cpp:192) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf2.cpp:187)  of function 'tdf2'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]170' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]171' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]172' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]173' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[4]174' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[5]175' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[6]176' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[7]177' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[8]178' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[9]179' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[10]180' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[11]181' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[12]182' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[13]183' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[14]184' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[15]185' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[16]186' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[17]187' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[18]188' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[19]189' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[20]190' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[21]191' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[22]192' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[23]193' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[24]194' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[25]195' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[26]196' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[27]197' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[28]198' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[29]199' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[30]200' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[31]201' (tdf2.cpp:193) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf2.cpp:187:7), detected/extracted 102 process function(s): 
	 'tdf2_get_next_ijk'
	 'tdf2_readInputs'
	 'tdf2_readFilters'
	 'tdf2_dot_product'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_1'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc33'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc34'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc35'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc36'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc37'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc38'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc39'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc40'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc41'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc42'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc43'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc44'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc45'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc46'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc47'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc48'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc49'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc50'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc51'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc52'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc53'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc54'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc55'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc56'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc57'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc58'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc59'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc60'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc61'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc62'
	 'tdf2_accum_2'
	 'Block_entry_proc_proc63'
	 'tdf2_adjust'
	 'tdf2_poolOutputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf2_get_next_ijk'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.3 seconds; current allocated memory: 340.915 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (./tdf2_conv_stages.h:20:21) in function 'tdf2_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (./tdf2_conv_stages.h:19:18) in function 'tdf2_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (./tdf2_conv_stages.h:48:26) in function 'tdf2_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (./tdf2_conv_stages.h:47:23) in function 'tdf2_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (./tdf2_conv_stages.h:148:33) in function 'tdf2_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (./tdf2_conv_stages.h:147:28) in function 'tdf2_dot_product'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[20][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[18][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[24][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[19][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[16][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[27][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[18][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[21][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[28][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[14][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[23][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[26][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[13][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[24][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[31][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[23][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[21][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[25][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[29][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[31][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[25][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[17][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[17][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[19][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[26][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[22][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[27][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[29][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[30][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[20][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[9][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[15][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[22][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[16][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[12][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[28][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[30][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[10][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[8][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[11][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[20][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[18][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[24][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[19][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[16][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[27][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[18][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[21][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[28][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[14][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[23][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[26][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[13][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[24][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[31][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[23][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[21][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[25][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[29][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[31][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[25][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[17][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[17][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[19][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[26][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[22][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[27][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[29][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[30][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[20][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[9][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[15][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[22][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[16][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[12][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[28][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[30][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[10][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[8][0]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[11][1]' (./tdf2_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf2.cpp:43).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf2.cpp:43).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data[0]' (tdf2.cpp:331:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf2.cpp:332:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (./tdf2_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (./tdf2_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (./tdf2_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf2.cpp:69:15)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf2_readInputs5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.66 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.56 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf2_top' ...
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.1' to 'tdf2_accum_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.2' to 'tdf2_accum_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.3' to 'tdf2_accum_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.4' to 'tdf2_accum_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.5' to 'tdf2_accum_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.6' to 'tdf2_accum_2_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.7' to 'tdf2_accum_2_7'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.8' to 'tdf2_accum_2_8'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.9' to 'tdf2_accum_2_9'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.10' to 'tdf2_accum_2_10'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.11' to 'tdf2_accum_2_11'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.12' to 'tdf2_accum_2_12'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.13' to 'tdf2_accum_2_13'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.14' to 'tdf2_accum_2_14'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.15' to 'tdf2_accum_2_15'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.16' to 'tdf2_accum_2_16'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.17' to 'tdf2_accum_2_17'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.18' to 'tdf2_accum_2_18'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.19' to 'tdf2_accum_2_19'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.20' to 'tdf2_accum_2_20'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.21' to 'tdf2_accum_2_21'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.22' to 'tdf2_accum_2_22'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.23' to 'tdf2_accum_2_23'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.24' to 'tdf2_accum_2_24'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.25' to 'tdf2_accum_2_25'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.26' to 'tdf2_accum_2_26'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.27' to 'tdf2_accum_2_27'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.28' to 'tdf2_accum_2_28'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.29' to 'tdf2_accum_2_29'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.30' to 'tdf2_accum_2_30'.
WARNING: [SYN 201-103] Legalizing function name 'tdf2_accum_2.31' to 'tdf2_accum_2_31'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_readInputs5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_readFilters4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_accum_2_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'ADJUST_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_0_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_1_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_2_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_3_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_4_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_5_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_6_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_7_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_8_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_9_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_10_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_11_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_12_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_13_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_14_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_15_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_16_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_16_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_17_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_17_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_18_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_18_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_19_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_19_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_20_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_20_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_21_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_21_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_22_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_22_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_23_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_23_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_24_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_24_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_25_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_25_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_26_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_26_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_27_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_27_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_28_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_28_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_29_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_29_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_30_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_30_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_31_0 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO weight_vecs_31_1 (from tdf2_readFilters4_U0 to tdf2_dot_product_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.6 seconds. CPU system time: 0.14 seconds. Elapsed time: 17.82 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.58 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.63 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.53 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_readInputs5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_readInputs5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_readFilters4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_readFilters4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_accum_2_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_accum_2_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.36 seconds. CPU system time: 0.21 seconds. Elapsed time: 6.74 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.52 seconds. CPU system time: 0.2 seconds. Elapsed time: 11.82 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.08 seconds. CPU system time: 0.32 seconds. Elapsed time: 11.61 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf2_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf2_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf2_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf2_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.83 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-741] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf2_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf2_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf2_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(tdf2_top_fifo_w6_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(tdf2_top_fifo_w12_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(tdf2_top_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(tdf2_top_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_69_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_70_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_71_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_72_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_4_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_73_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_5_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_74_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_6_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_75_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_7_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_76_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_8_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_77_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_9_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_78_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_10_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_79_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_11_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_80_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_12_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_81_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_13_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_82_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_14_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_83_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_15_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_84_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_16_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_85_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_17_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_86_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_18_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_87_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_19_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_88_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_20_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_89_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_21_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_90_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_22_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_91_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_23_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_92_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_24_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_93_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_25_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_94_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_26_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_95_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_27_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_96_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_28_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_97_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_29_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_98_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_30_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_99_channel_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_31_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_4_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_5_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_6_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_7_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_8_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_9_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_10_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_11_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_12_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_13_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_14_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_15_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_16_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_17_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_18_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_19_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_20_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_21_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_22_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_23_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_24_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_25_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_26_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_27_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_28_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_29_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_30_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_31_U(tdf2_top_fifo_w16_d2_S)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf2_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf2_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf2_top_filter_data_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'tdf2_top_filter_data_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf2_top_filter_data_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf2_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf2_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24.71 seconds. CPU system time: 1.6 seconds. Elapsed time: 32.43 seconds; current allocated memory: 1.204 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf2_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf2_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 148.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 208.15 seconds. CPU system time: 9.13 seconds. Elapsed time: 237.61 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-112] Total CPU user time: 275.97 seconds. Total CPU system time: 12.21 seconds. Total elapsed time: 307.35 seconds; peak allocated memory: 1.204 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Mar 20 11:36:36 2021...
