Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2 --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_cpu_nios2: "Transforming system: monitor_cpu_nios2"
Info: monitor_cpu_nios2: "Naming system components in system: monitor_cpu_nios2"
Info: monitor_cpu_nios2: "Processing generation queue"
Info: monitor_cpu_nios2: "Generating: monitor_cpu_nios2"
Info: monitor_cpu_nios2: "Generating: monitor_cpu_nios2_altera_nios2_gen2_181_vjw4aiy"
Info: monitor_cpu_nios2: "Generating: monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa"
Info: cpu: Starting RTL generation for module 'monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa'
Info: cpu:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64//eperlcmd -I /software/quartus/qts18.1pro/quartus/linux64//perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /software/quartus/qts18.1pro/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /software/quartus/qts18.1pro/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /software/quartus/qts18.1pro/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa --dir=/tmp/alt8742_8455501187228505115.dir/0002_cpu_gen/ --quartus_bindir=/software/quartus/qts18.1pro/quartus/linux64/ --verilog --config=/tmp/alt8742_8455501187228505115.dir/0002_cpu_gen//monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8742_8455501187228505115.dir/0002_cpu_gen/    --pro_version=1  ]
Info: cpu: # 2021.04.25 10:51:03 (*) Starting Nios II generation
Info: cpu: # 2021.04.25 10:51:03 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.25 10:51:04 (*)   Plaintext license not found.
Info: cpu: # 2021.04.25 10:51:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.04.25 10:51:04 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.04.25 10:51:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.25 10:51:04 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.25 10:51:04 (*)     Testbench
Info: cpu: # 2021.04.25 10:51:05 (*)     Instruction decoding
Info: cpu: # 2021.04.25 10:51:05 (*)       Instruction fields
Info: cpu: # 2021.04.25 10:51:05 (*)       Instruction decodes
Info: cpu: # 2021.04.25 10:51:05 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.04.25 10:51:05 (*)       Instruction controls
Info: cpu: # 2021.04.25 10:51:05 (*)     Pipeline frontend
Info: cpu: # 2021.04.25 10:51:05 (*)     Pipeline backend
Info: cpu: # 2021.04.25 10:51:06 (*)   Creating '/tmp/alt8742_8455501187228505115.dir/0002_cpu_gen//monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa_nios2_waves.do'
Info: cpu: # 2021.04.25 10:51:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.25 10:51:07 (*)   Creating encrypted RTL
Info: cpu: # 2021.04.25 10:51:07 (*)   Creating IP functional simulation model
Info: cpu: # 2021.04.25 10:51:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'monitor_cpu_nios2_altera_nios2_gen2_unit_181_sh4qswa'
Info: monitor_cpu_nios2: Done "monitor_cpu_nios2" with 3 modules, 22 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2 --family="Arria 10" --part=10AX066K3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_nios2 --family="Arria 10" --part=10AX066K3F40E2SG
Info: Skipping generation of monitor_cpu_nios2: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in monitor_cpu_nios2. No files generated.
Info: Finished: Generate IP Core Documentation
