U1 inverter; right, fill=blue!50, l=
W U1.vss 0; down
W U1.out 1; right=0.5
W 0 0_1; right=0.1
W 1 2; right=0.5
Ccomp 2 0_2; down
Lpkg 2 3; right=1.5
Rpkg 3 4; right=1.5
Cpkg 4 0_4; down
W 0_1 0_2; right=1.5
W 0_2 0_4; right=1.5
Rs 4 5; right=1.5
Cl 5 0_5; down
W 0_4 0_5; right=1.5
Rt 5 6; right=1.5
Vt 6 0_6; down=1.5
W 0_5 0_6; right=1.5
; draw_nodes=connections, label_nodes=none, color=blue
