// Seed: 3860796532
`resetall
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = id_3;
  assign id_4 = id_2;
  logic id_5;
  logic id_6;
endmodule
module module_1 ();
  always @(posedge 1) begin
    id_1 <= 1'h0;
  end
  logic id_5;
  assign id_5 = id_0[1];
  logic id_6;
  assign id_1 = id_3;
  integer id_7 (
      .id_0(),
      .id_1(1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(""),
      .id_7(1'h0)
  );
  logic id_8;
  defparam id_9.id_10 = 1;
endmodule
