---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-armtargetmachine-cpp-/armpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ARMPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/arm">ARM</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="#details">More...</a>

## Declaration

<CodeBlock>class anonymous_namespace{ARMTargetMachine.cpp}::ARMPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ae1b7a6e61c3e2c02cdc7c52876adfdc9">ARMPassConfig</a> (ARMBaseTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a69ebf7d31aeab6914f578fcfdd5d0ab9">addCodeGenPrepare</a> () override</>}>
Add pass to prepare the LLVM IR for code generation. <a href="#a69ebf7d31aeab6914f578fcfdd5d0ab9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3562b9ea72a7774764d1552589b484be">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#a3562b9ea72a7774764d1552589b484be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5eeff711aa00f18728b3266eb68129eb">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a5eeff711aa00f18728b3266eb68129eb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a515443562ac3481d446c87317b603861">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a515443562ac3481d446c87317b603861">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a84995c3c0caf5f903282e8b1ef89e6d2">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a84995c3c0caf5f903282e8b1ef89e6d2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acbb72ebe0d0d2f0f532a3957787a55e9">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#acbb72ebe0d0d2f0f532a3957787a55e9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abdef6a27052484a6c35b39aca446e6a7">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#abdef6a27052484a6c35b39aca446e6a7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a77ee6768876427f4e9e1dcc8add82175">addPreEmitPass2</a> () override</>}>
Targets may add passes immediately before machine code is emitted in this callback. <a href="#a77ee6768876427f4e9e1dcc8add82175">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1fcaedc6997350e4405039c66ef3c53e">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#a1fcaedc6997350e4405039c66ef3c53e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a05892747560afe9409036ecccb3474a3">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#a05892747560afe9409036ecccb3474a3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6f3341cb81c2c56307ad3eefc5017c5a">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#a6f3341cb81c2c56307ad3eefc5017c5a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acd1b5fc13baaedaad1b3d6e16afd3550">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#acd1b5fc13baaedaad1b3d6e16afd3550">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a15ce7a7c1ccf1dc7b69a05bb3620e0cb">createMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. <a href="#a15ce7a7c1ccf1dc7b69a05bb3620e0cb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a8476d8c446d2e88bdbb66ccd25ad46b7">createPostMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled. <a href="#a8476d8c446d2e88bdbb66ccd25ad46b7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/armbasetargetmachine">ARMBaseTargetMachine</a> &amp;</>}
  name={<><a href="#a7fb7e7d09ed76f9395fcac65a100175a">getARMTargetMachine</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/cseconfigbase">CSEConfigBase</a> &gt;</>}
  name={<><a href="#ab014c05f64433b2782963e3eae53164b">getCSEConfig</a> () const override</>}>
Returns the CSEConfig object to use for the current optimization level. <a href="#ab014c05f64433b2782963e3eae53164b">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/arm">ARM</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options.

Definition at line 347 of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### ARMPassConfig() {#ae1b7a6e61c3e2c02cdc7c52876adfdc9}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;ARMTargetMachine.cpp&#125;::ARMPassConfig::ARMPassConfig (<a href="/docs/api/classes/llvm/armbasetargetmachine">ARMBaseTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00349">349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addCodeGenPrepare() {#a69ebf7d31aeab6914f578fcfdd5d0ab9}

<MemberDefinition
  prototype="void ARMPassConfig::addCodeGenPrepare ()"
  labels = {["virtual"]}>
Add pass to prepare the LLVM IR for code generation.

This should be done before exception handling preparation passes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00379">379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addGlobalInstructionSelect() {#a3562b9ea72a7774764d1552589b484be}

<MemberDefinition
  prototype="bool ARMPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00385">385</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a5eeff711aa00f18728b3266eb68129eb}

<MemberDefinition
  prototype="bool ARMPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a515443562ac3481d446c87317b603861}

<MemberDefinition
  prototype="void ARMPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00378">378</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a84995c3c0caf5f903282e8b1ef89e6d2}

<MemberDefinition
  prototype="bool ARMPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00382">382</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#acbb72ebe0d0d2f0f532a3957787a55e9}

<MemberDefinition
  prototype="bool ARMPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00383">383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#abdef6a27052484a6c35b39aca446e6a7}

<MemberDefinition
  prototype="void ARMPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00388">388</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass2() {#a77ee6768876427f4e9e1dcc8add82175}

<MemberDefinition
  prototype="void ARMPassConfig::addPreEmitPass2 ()"
  labels = {["virtual"]}>
Targets may add passes immediately before machine code is emitted in this callback.

This is called even later than <code>addPreEmitPass</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00389">389</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#a1fcaedc6997350e4405039c66ef3c53e}

<MemberDefinition
  prototype="bool ARMPassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00380">380</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#a05892747560afe9409036ecccb3474a3}

<MemberDefinition
  prototype="void ARMPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00386">386</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#a6f3341cb81c2c56307ad3eefc5017c5a}

<MemberDefinition
  prototype="void ARMPassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00387">387</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#acd1b5fc13baaedaad1b3d6e16afd3550}

<MemberDefinition
  prototype="bool ARMPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00384">384</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### createMachineScheduler() {#a15ce7a7c1ccf1dc7b69a05bb3620e0cb}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;ARMTargetMachine.cpp&#125;::ARMPassConfig::createMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level.

This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make&#95;unique&lt;MyStrategy&gt;(C), /&#42;RemoveKillFlags=&#42;‍/false)

Return NULL to select the default (generic) machine scheduler.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00357">357</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### createPostMachineScheduler() {#a8476d8c446d2e88bdbb66ccd25ad46b7}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;ARMTargetMachine.cpp&#125;::ARMPassConfig::createPostMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### getARMTargetMachine() {#a7fb7e7d09ed76f9395fcac65a100175a}

<MemberDefinition
  prototype={<>ARMBaseTargetMachine &amp; anonymous&#95;namespace&#123;ARMTargetMachine.cpp&#125;::ARMPassConfig::getARMTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00352">352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

### getCSEConfig() {#ab014c05f64433b2782963e3eae53164b}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt; CSEConfigBase &gt; ARMPassConfig::getCSEConfig () const</>}
  labels = {["virtual"]}>
Returns the CSEConfig object to use for the current optimization level.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp/#l00391">391</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/arm/armtargetmachine-cpp">ARMTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
