

================================================================
== Vivado HLS Report for 'flashDispatch'
================================================================
* Date:           Fri Nov  9 23:09:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     2.391|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2getPath_V, i32 1)"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge2.i, label %flashDispatch.exit" [sources/valueStore/flashValueStore.cpp:502]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%tmp4 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2getPath_V)"   --->   Operation 6 'read' 'tmp4' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%getCtrlWord_address_s = trunc i48 %tmp4 to i32" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:504]   --->   Operation 7 'trunc' 'getCtrlWord_address_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp4, i32 32, i32 47)" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:504]   --->   Operation 8 'partselect' 'tmp_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp4, i32 35, i32 47)"   --->   Operation 9 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 10 'bitconcatenate' 'op2_assign' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%tmp_242_i = icmp ugt i16 %tmp_V, %op2_assign" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 11 'icmp' 'tmp_242_i' <Predicate = (tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.32ns)   --->   "%tmp_80_i = add i13 1, %tmp_s" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 12 'add' 'tmp_80_i' <Predicate = (tmp)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%getCtrlWord_count_V = select i1 %tmp_242_i, i13 %tmp_80_i, i13 %tmp_s" [sources/valueStore/flashValueStore.cpp:506]   --->   Operation 13 'select' 'getCtrlWord_count_V' <Predicate = (tmp)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %getCtrlWord_count_V, i32 %getCtrlWord_address_s)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 14 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i45 %tmp_1 to i48" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 15 'sext' 'tmp_1_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memRdCmd_V, i48 %tmp_1_cast)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 16 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @flash_Disp2rec_V_V, i16 %tmp_V)" [sources/valueStore/flashValueStore.cpp:510]   --->   Operation 17 'write' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2getPath_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @flash_Disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %memRdCmd_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:497]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memRdCmd_V, i48 %tmp_1_cast)" [sources/valueStore/flashValueStore.cpp:509]   --->   Operation 22 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %flashDispatch.exit" [sources/valueStore/flashValueStore.cpp:511]   --->   Operation 23 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ flashDemux2getPath_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ flash_Disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (nbreadreq     ) [ 0111]
StgValue_5            (br            ) [ 0000]
tmp4                  (read          ) [ 0000]
getCtrlWord_address_s (trunc         ) [ 0110]
tmp_V                 (partselect    ) [ 0110]
tmp_s                 (partselect    ) [ 0110]
op2_assign            (bitconcatenate) [ 0000]
tmp_242_i             (icmp          ) [ 0000]
tmp_80_i              (add           ) [ 0000]
getCtrlWord_count_V   (select        ) [ 0000]
tmp_1                 (bitconcatenate) [ 0000]
tmp_1_cast            (sext          ) [ 0101]
StgValue_17           (write         ) [ 0000]
StgValue_18           (specinterface ) [ 0000]
StgValue_19           (specinterface ) [ 0000]
StgValue_20           (specinterface ) [ 0000]
StgValue_21           (specpipeline  ) [ 0000]
StgValue_22           (write         ) [ 0000]
StgValue_23           (br            ) [ 0000]
StgValue_24           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flashDemux2getPath_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2getPath_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flash_Disp2rec_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flash_Disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3149"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4150"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1147"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="48" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="48" slack="0"/>
<pin id="66" dir="0" index="1" bw="48" slack="0"/>
<pin id="67" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="48" slack="0"/>
<pin id="73" dir="0" index="2" bw="45" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="StgValue_17_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="16" slack="1"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="getCtrlWord_address_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="48" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="getCtrlWord_address_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="0" index="3" bw="7" slack="0"/>
<pin id="93" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="48" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="0" index="3" bw="7" slack="0"/>
<pin id="103" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="op2_assign_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="13" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_242_i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="1"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_242_i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_80_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="13" slack="1"/>
<pin id="123" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80_i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="getCtrlWord_count_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="0"/>
<pin id="128" dir="0" index="2" bw="13" slack="1"/>
<pin id="129" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="getCtrlWord_count_V/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="45" slack="0"/>
<pin id="134" dir="0" index="1" bw="13" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_1_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="45" slack="0"/>
<pin id="141" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="tmp_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="148" class="1005" name="getCtrlWord_address_s_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="getCtrlWord_address_s "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_s_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="1"/>
<pin id="161" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_1_cast_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="48" slack="1"/>
<pin id="168" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="64" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="64" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="64" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="115" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="147"><net_src comp="56" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="84" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="156"><net_src comp="88" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="162"><net_src comp="98" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdCmd_V | {3 }
	Port: flash_Disp2rec_V_V | {2 }
 - Input state : 
	Port: flashDispatch : flashDemux2getPath_V | {1 }
  - Chain level:
	State 1
	State 2
		tmp_242_i : 1
		getCtrlWord_count_V : 2
		tmp_1 : 3
		tmp_1_cast : 4
		StgValue_16 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       tmp_80_i_fu_120       |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   icmp   |       tmp_242_i_fu_115      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|  select  |  getCtrlWord_count_V_fu_125 |    0    |    13   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_56     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       tmp4_read_fu_64       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_70       |    0    |    0    |
|          |   StgValue_17_write_fu_77   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  | getCtrlWord_address_s_fu_84 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_V_fu_88         |    0    |    0    |
|          |         tmp_s_fu_98         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      op2_assign_fu_108      |    0    |    0    |
|          |         tmp_1_fu_132        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      tmp_1_cast_fu_139      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    46   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|getCtrlWord_address_s_reg_148|   32   |
|      tmp_1_cast_reg_166     |   48   |
|        tmp_V_reg_153        |   16   |
|         tmp_reg_144         |    1   |
|        tmp_s_reg_159        |   13   |
+-----------------------------+--------+
|            Total            |   110  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   2  |  45  |   90   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   90   ||   0.85  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   110  |   55   |
+-----------+--------+--------+--------+
