`timescale 1ns / 1ps

module Circuit1(input nA, input B, input C,output F);

wire W;
and #(2) n1 (W,A,B);
or #(1) n4 (F,W,C);

endmodule
