% !TeX root = ../course-overview.tex
% !TeX encoding = UTF-8
% !TeX program = LuaLaTeX
% !TeX spellcheck = en_CA

\begin{frame}{List of Topics}

  \only<1>{%
    \begin{block}{Week 1 [Basic Introduction]}
      \begin{itemize}
        \item Objectives of the course, scope, and topics list
        \item Importance of the skills that you'll develop
      \end{itemize}
    \end{block}
  } %only<1>

  \only<1>{%
    \begin{block}{Weeks 2--5 [Single-threaded parallelism]}
      \begin{itemize}
        \item Branch prediction, cache hierarchies
        \item AVX/SIMD (vectorisation), instruction-level parallelism
      \end{itemize}
    \end{block}
  } %only<1>

  \only<1>{%
    \begin{block}{Weeks 6--8 [Multi-core and multi-socket parallelism]}
      \begin{itemize}
      \item Threading models, synchronisation, shared cache
      \item (Evaluation of) algorithmic techniques
      \end{itemize}
    \end{block}
  } %only<1>

  \only<2>{%
    \begin{block}{Weeks 9--11 [GPUs]}
      \begin{itemize}
        \item SIMT, step-locking, warps, divergence
        \item Profiling, algorithmic design, evaluation
      \end{itemize}
    \end{block}
  } %only<2>

  \only<2>{%
    \begin{block}{Remainder [Advanced Topics]}
      \begin{itemize}
        \item Dependent on how first 11 weeks go and interest
        \item Possibilities include:
          \begin{itemize}
             \item Intel's and UpMem's DPU (processor-in-memory) architectures
             \item Intel's CSA (configurable spatial accelerator) architecture
             \item Quantum computing
             \item FPGA's
             \item \ldots
          \end{itemize}
      \end{itemize}
    \end{block}
  } %only<2>
  
  
\end{frame}
