#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 27 15:12:52 2024
# Process ID: 11912
# Current directory: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16876 C:\Users\Jamar.Price\OneDrive - afacademy.af.edu\ECE\ECE 281\Labs\Lab 2\lab2\binaryHexDisp\binaryHexDisp.xpr
# Log file: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/vivado.log
# Journal file: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 816.836 ; gain = 105.246
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sources_1/new/sevenSegDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:91]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:93]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:95]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:97]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:99]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:101]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:103]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:105]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:107]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:109]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:111]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:113]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:115]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: error on x0
Time: 10 ns  Iteration: 0  Process: /sevenSegDecoder_tb/test_process  File: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd
$finish called at time : 10 ns : File "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 850.230 ; gain = 11.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:90]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:92]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:94]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:96]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:98]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:100]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:102]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:104]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:106]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:108]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:110]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:112]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:116]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:118]
ERROR: [VRFC 10-916] index 7 is out of array constraint 6 downto 0 for target w_seg [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sevensegdecoder_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal o_s expects 7 [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:78]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sevensegdecoder_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:98]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:100]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:102]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:104]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:106]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:108]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:110]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:112]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:116]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:118]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:120]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:122]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: error on x1
Time: 20 ns  Iteration: 0  Process: /sevenSegDecoder_tb/test_process  File: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd
$finish called at time : 20 ns : File "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 857.457 ; gain = 2.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:98]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:100]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:102]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:104]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:106]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:108]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:110]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:112]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:116]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:118]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:120]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:122]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: error on x2
Time: 30 ns  Iteration: 0  Process: /sevenSegDecoder_tb/test_process  File: C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd
$finish called at time : 30 ns : File "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 861.301 ; gain = 3.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenSegDecoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenSegDecoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.srcs/sim_1/imports/lab2/lab2_template_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sevenSegDecoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e193fef4ebeb47929d54c5d3e8614b20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenSegDecoder_tb_behav xil_defaultlib.sevenSegDecoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sevenSegDecoder [sevensegdecoder_default]
Compiling architecture test_bench of entity xil_defaultlib.sevensegdecoder_tb
Built simulation snapshot sevenSegDecoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jamar.Price/OneDrive - afacademy.af.edu/ECE/ECE 281/Labs/Lab 2/lab2/binaryHexDisp/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenSegDecoder_tb_behav -key {Behavioral:sim_1:Functional:sevenSegDecoder_tb} -tclbatch {sevenSegDecoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sevenSegDecoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenSegDecoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 15:59:44 2024...
