Real time: Nov/23/2014 23:08:48

Profiler Stats
--------------
Elapsed_time_in_seconds: 6081
Elapsed_time_in_minutes: 101.35
Elapsed_time_in_hours: 1.68917
Elapsed_time_in_days: 0.0703819

Virtual_time_in_seconds: 6080.9
Virtual_time_in_minutes: 101.348
Virtual_time_in_hours:   1.68914
Virtual_time_in_days:    1.68914

Ruby_current_time: 119963609
Ruby_start_time: 1
Ruby_cycles: 119963608

mbytes_resident: 3227.55
mbytes_total: 3272.23
resident_ratio: 0.986346

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.19964e+08 [ 1.19964e+08 1.19964e+08 1.19964e+08 1.19964e+08 1.19964e+08 1.19964e+08 1.19964e+08 1.19964e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 95473
  L1D_cache_total_misses: 90602	(94.898%)
  L1D_cache_total_demand_misses: 90602
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 90602
  L1D_cache_misses_per_instruction: 90602
  L1D_cache_instructions_per_misses: 1.10373e-05

  L1D_cache_request_type_LD:   50992	(53.4099)%
  L1D_cache_request_type_ST:   44481	(46.5901)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 95473 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 95473 ]

  L1D_cache_miss_type_LD:   47839	(52.8013)%
  L1D_cache_miss_type_ST:   42763	(47.1987)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21218554
  L1T_cache_total_misses: 1473743	(6.94554%)
  L1T_cache_total_demand_misses: 1473743
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.47374e+06
  L1T_cache_misses_per_instruction: 1.47374e+06
  L1T_cache_instructions_per_misses: 6.78544e-07

  L1T_cache_request_type_LD:   15026726	(70.8188)%
  L1T_cache_request_type_ST:   6191828	(29.1812)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21218554 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21218554 ]

  L1T_cache_miss_type_LD:   284206	(19.2846)%
  L1T_cache_miss_type_ST:   1189537	(80.7154)%

L2_cache cache stats: 
  L2_cache_total_requests: 156731
  L2_cache_total_misses: 47620	(30.3833%)
  L2_cache_total_demand_misses: 47620
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 47620
  L2_cache_misses_per_instruction: 47620
  L2_cache_instructions_per_misses: 2.09996e-05

  L2_cache_request_type_LD:   47839	(30.523)%
  L2_cache_request_type_ST:   108892	(69.477)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 156731 average:     8 | standard deviation: 0 | 0 0 0 0 156731 ]

  L2_cache_miss_type_LD:   9575	(20.1071)%
  L2_cache_miss_type_ST:   38045	(79.8929)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 6476034
  L2T_cache_total_misses: 66129	(1.02113%)
  L2T_cache_total_demand_misses: 66129
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 66129
  L2T_cache_misses_per_instruction: 66129
  L2T_cache_instructions_per_misses: 1.5122e-05

  L2T_cache_request_type_LD:   284206	(4.38858)%
  L2T_cache_request_type_ST:   6191828	(95.6114)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 6476034 average: 30.9467 | standard deviation: 4.91619 | 0 0 0 0 284206 0 6191828 ]

  L2T_cache_miss_type_LD:   34071	(51.522)%
  L2T_cache_miss_type_ST:   32058	(48.478)%


TBE Queries: 6770298
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:855  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 124 count: 6770298 average: 1.83082 | standard deviation: 6.79286 | 6615650 55460 12414 9414 8566 7543 5541 4843 3732 3102 2729 2471 2111 2101 2130 2164 1763 1720 1837 2037 2284 2682 2870 2912 2652 2630 2406 2155 1424 569 352 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 67 count: 21314027 average: 3.13949 | standard deviation: 2.13276 | 2536383 11303951 6656221 772806 3540 1591 1578 1568 1565 1582 1732 1742 1548 1522 1531 1552 1633 1590 1614 1094 933 918 872 862 854 850 882 961 998 1212 2058 3762 2346 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 32 max: 5026 count: 21314027 average: 13.8175 | standard deviation: 43.6199 | 20513432 663923 13747 36372 4304 2108 2017 2098 2185 11944 9658 23612 2839 2145 1992 2134 2439 2737 2294 2078 2036 1797 1290 913 655 481 261 159 91 46 8 12 46 35 33 13 17 100 30 3 6 7 23 22 23 23 24 13 22 37 19 6 5 8 7 7 6 6 13 16 9 15 2 5 2 3 17 22 9 5 11 14 6 5 11 12 12 36 3 10 9 6 7 9 33 55 7 6 4 17 22 13 42 89 10 10 5 18 8 8 7 19 11 20 30 36 12 14 42 88 36 2 22 4 9 23 22 19 9 11 9 10 3 13 12 20 13 22 39 27 3 19 27 21 47 25 6 27 1 9 14 29 11 2 4 14 1 3 54 7 7 2 25 13 6 35 44 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 512 max: 4822 count: 15077718 average: 5.35755 | standard deviation: 31.7154 | 15075727 584 233 160 143 209 288 157 205 12 ]
miss_latency_ST: [binsize: 512 max: 5026 count: 6236309 average: 34.2715 | standard deviation: 58.9881 | 6218783 16713 185 23 35 130 68 64 102 206 ]
miss_latency_L1Cache: [binsize: 32 max: 4592 count: 50839 average: 185.468 | standard deviation: 473.818 | 3026 21140 13512 1046 274 11 25 27 49 9579 50 43 76 75 55 34 28 38 74 77 51 51 37 40 36 38 24 32 31 4 6 11 14 10 8 10 12 9 4 3 6 5 22 21 14 18 22 13 22 24 16 5 5 4 7 7 6 5 11 16 8 9 2 5 2 3 17 22 9 4 6 11 6 1 7 12 9 9 3 10 9 3 7 9 10 12 7 6 2 5 22 12 13 11 10 10 2 3 8 8 5 10 11 20 22 28 11 13 17 75 36 2 3 0 9 23 18 4 9 10 4 2 1 13 11 8 12 22 26 11 3 17 8 15 42 23 2 2 1 6 7 22 10 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 32 max: 5026 count: 21263188 average: 13.4071 | standard deviation: 36.0537 | 20510406 642783 235 35326 4030 2097 1992 2071 2136 2365 9608 23569 2763 2070 1937 2100 2411 2699 2220 2001 1985 1746 1253 873 619 443 237 127 60 42 2 1 32 25 25 3 5 91 26 0 0 2 1 1 9 5 2 0 0 13 3 1 0 4 0 0 0 1 2 0 1 6 0 0 0 0 0 0 0 1 5 3 0 4 4 0 3 27 0 0 0 3 0 0 23 43 0 0 2 12 0 1 29 78 0 0 3 15 0 0 2 9 0 0 8 8 1 1 25 13 0 0 19 4 0 0 4 15 0 1 5 8 2 0 1 12 1 0 13 16 0 2 19 6 5 2 4 25 0 3 7 7 1 0 4 14 1 3 54 7 7 2 25 13 6 35 44 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 67 count: 21314027 average: 3.13949 | standard deviation: 2.13276 | 2536383 11303951 6656221 772806 3540 1591 1578 1568 1565 1582 1732 1742 1548 1522 1531 1552 1633 1590 1614 1094 933 918 872 862 854 850 882 961 998 1212 2058 3762 2346 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average:  3.52 | standard deviation: 1.66655 | 0 39 50 42 63 41 34 6 ]
Sequencer_1: [binsize: 2 max: 67 count: 95198 average: 17.3111 | standard deviation: 21.3636 | 42226 5512 3191 1593 1585 1564 1576 1566 1563 1580 1732 1742 1548 1522 1531 1552 1633 1590 1614 1094 933 918 872 862 854 850 882 961 998 1212 2058 3762 2346 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8819532 average: 3.37539 | standard deviation: 1.22508 | 0 396886 1501967 3530926 1805687 992989 549975 40569 529 4 ]
SequencerACC_1: [binsize: 1 max: 19 count: 101750 average: 1.00198 | standard deviation: 0.147877 | 0 101714 16 2 1 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102009 average: 1.00549 | standard deviation: 0.0772666 | 0 101469 526 8 6 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12195263 average: 2.89394 | standard deviation: 1.2478 | 0 1894049 2932574 3332328 2837385 1016856 173736 6891 1335 85 20 4 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 960 count: 631722 average: 53.8235 | standard deviation: 91.5924 | 495606 51492 16616 11311 9068 6889 5145 4565 3791 3754 3491 2939 3174 3065 2505 2082 1779 1666 1382 833 321 151 65 21 7 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 516 count: 260958 average: 34.5894 | standard deviation: 34.0436 | 69 201556 27124 8685 5216 3909 3161 2741 2288 1891 1304 778 577 384 244 199 139 106 84 95 74 48 39 47 31 19 39 51 34 19 6 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 32 max: 960 count: 370764 average: 67.3612 | standard deviation: 114.168 | 293981 15683 7491 5409 4889 4807 4184 4122 3546 3575 3369 2853 3124 2975 2452 2076 1778 1666 1382 833 321 151 65 21 7 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 35703 average: 18.9855 | standard deviation: 0.401492 | 0 0 0 0 0 0 0 0 0 55 2 0 0 0 0 0 0 0 0 35620 3 22 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 516 count: 225255 average: 37.0626 | standard deviation: 36.0268 | 12 165910 27124 8685 5216 3909 3161 2741 2288 1891 1304 778 577 384 244 199 139 106 84 95 74 48 39 47 31 19 39 51 34 19 6 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 6040
system_time: 40
page_reclaims: 826466
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1528

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 238100
L2_TO_L2T_MSG = 35497
L2_DATA_GX = 53740
L2T_TO_L1T_DATA = 1136824
L1_DATA_GX = 5
L2_TO_L2T_ACK = 35503
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 399230
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 1876
L1_MSG = 0
L2_COHMSG_FWD = 35696
L1_DATA_F = 30
L1_DATA_PX = 425780
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 7
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 54417
L2_ATOMIC = 0
L2_TO_L2T_DATA = 330645
L1_DATA = 0
L1_COHMSG = 316348
L1_COHMSG_INVACK = 1
L1T_TO_L2T_MSG = 284206
----------------------
total_flits_messages = 34307045
----------------------

DMA = 254195
DATA_GX_OW = 171048
DATA_PX_C = 340624
DATA_PX_D = 85156
DATA_GX_C = 42762
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.19636 | standard deviation: 1.10737 | 0 99 70 59 47 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:95198 full:0 size:[binsize: 2 max: 64 count: 95198 average: 11.4547 | standard deviation: 16.521 | 51959 5308 2747 2023 1831 1769 1734 1703 1670 1643 1590 1541 1467 1435 1409 1400 1400 1399 1333 882 752 752 752 752 753 752 752 748 703 649 636 636 318 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=7961336 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406655 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407722 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=16275805 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=140720 [L2TCache]=0 [L2Cache]=3102 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=5813421 [L2TCache]=0 [L2Cache]=224 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=742798 [L2TCache]=0 [L2Cache]=92726 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=631713 [L2TCache]=0 [L2Cache]=202143 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2064 [L2Cache]=0 [L1Cache]=6220 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=88 [L2Cache]=0 [L1Cache]=554 [Directory]=49 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=57843 [L2Cache]=0 [L1Cache]=206704 [Directory]=19912 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=163199 [L2Cache]=0 [L1Cache]=329612 [Directory]=27654 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=83 [L2Cache]=98 [L1Cache]=15 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=178368 [L2Cache]=445712 [L1Cache]=21 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59515 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59535 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00915861 flits/cycle
total_flits_on_link = 72514218
-------------
Total VC Load [0] = 447386 flits
Total VC Load [1] = 435132 flits
Total VC Load [2] = 412425 flits
Total VC Load [3] = 401575 flits
Total VC Load [4] = 72135 flits
Total VC Load [5] = 71560 flits
Total VC Load [6] = 70923 flits
Total VC Load [7] = 70068 flits
Total VC Load [8] = 41706 flits
Total VC Load [9] = 41678 flits
Total VC Load [10] = 41653 flits
Total VC Load [11] = 41633 flits
Total VC Load [12] = 1266063 flits
Total VC Load [13] = 1256785 flits
Total VC Load [14] = 1241159 flits
Total VC Load [15] = 1215213 flits
Total VC Load [16] = 156956 flits
Total VC Load [17] = 156815 flits
Total VC Load [18] = 156478 flits
Total VC Load [19] = 156535 flits
Total VC Load [20] = 12521984 flits
Total VC Load [21] = 12528934 flits
Total VC Load [22] = 12526504 flits
Total VC Load [23] = 12525614 flits
Total VC Load [24] = 3665193 flits
Total VC Load [25] = 3663862 flits
Total VC Load [26] = 3664166 flits
Total VC Load [27] = 3664083 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00372935 flits/cycle 
Average VC Load [1] = 0.0036272 flits/cycle 
Average VC Load [2] = 0.00343792 flits/cycle 
Average VC Load [3] = 0.00334747 flits/cycle 
Average VC Load [4] = 0.000601307 flits/cycle 
Average VC Load [5] = 0.000596514 flits/cycle 
Average VC Load [6] = 0.000591204 flits/cycle 
Average VC Load [7] = 0.000584077 flits/cycle 
Average VC Load [8] = 0.000347655 flits/cycle 
Average VC Load [9] = 0.000347422 flits/cycle 
Average VC Load [10] = 0.000347214 flits/cycle 
Average VC Load [11] = 0.000347047 flits/cycle 
Average VC Load [12] = 0.0105537 flits/cycle 
Average VC Load [13] = 0.0104764 flits/cycle 
Average VC Load [14] = 0.0103461 flits/cycle 
Average VC Load [15] = 0.0101298 flits/cycle 
Average VC Load [16] = 0.00130836 flits/cycle 
Average VC Load [17] = 0.00130719 flits/cycle 
Average VC Load [18] = 0.00130438 flits/cycle 
Average VC Load [19] = 0.00130485 flits/cycle 
Average VC Load [20] = 0.104382 flits/cycle 
Average VC Load [21] = 0.104439 flits/cycle 
Average VC Load [22] = 0.104419 flits/cycle 
Average VC Load [23] = 0.104412 flits/cycle 
Average VC Load [24] = 0.0305525 flits/cycle 
Average VC Load [25] = 0.0305414 flits/cycle 
Average VC Load [26] = 0.030544 flits/cycle 
Average VC Load [27] = 0.0305433 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.65321
-------------
Dynamic_Link_Power = 0.0669803
Static_Link_Power = 0.733365
Total_Link_Power = 0.800346
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0029496, Crossbar: 0.00528315, VC allocator: 0.000576892, SW allocator: 0.00164292, Clock: 0.153216, Total: 0.163669
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70258
Dynamic_Router_Power = 0.163669
Static_Router_Power = 1.53891
Total_Router_Power = 1.70258
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.230649
Total_Static_Power = 2.27227
Total_Power = 2.50292
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  15026726
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  33121
Data  0
Data_Done  284206
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  284206
I  L1_WThru  1189537
I  L1_Atomic  0 <-- 
I  L1_Replacement  31643

S  Load  14742520
S  L1_WThru  5002291
S  L1_Atomic  0 <-- 
S  L1_Replacement  1478

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  284206

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1216578
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4975250

 --- L2TCache ---
 - Event Counts -
L1_GETS  284206
L1_Write  1189537
L1_Upgrade_T  4988161
L1_Upgrade_NT  14130
L2_Atomic  0
L2_Expire  1747
L2_Replacement  0
L2_Replacement_clean  0
Data  3
Data_all_Acks  66126
Ack  3
Ack_all  3
WB_Ack  35497
Fwd_GETX  32013
Fwd_GETS  3484
Inv  0

 - Transitions -
NP  L1_GETS  34071
NP  L1_Write  32058
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  249570
E  L1_Write  1157479
E  L1_Upgrade_NT  14130
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  32011
E  Fwd_GETS  1739
E  Inv  0 <-- 

S  L1_GETS  565
S  L1_Upgrade_T  4988161
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  2
S  Fwd_GETS  1745
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  34069
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  1
IM  Data_all_Acks  32057
IM  Ack  1
IM  Ack_all  1

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1747
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  35497
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  47839
L1_GETX  108891
L1_UPGRADE  1
L1_PUTX  54416
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  47620
WB_Data  6
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  6
Unblock_Cancel  0
Exclusive_Unblock  156724
PUTX_ACC  2887
DATA_ACC  32610

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  9575
NP  L1_GETX  38045
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  3
SS  L1_UPGRADE  1
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  34774
M  L1_GETX  3140
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  3490
MT  L1_GETX  67703
MT  L1_PUTX  54416
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  9575

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38045

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  4

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  156720
MT_MB  PUTX_ACC  55
MT_MB  DATA_ACC  31958

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  6
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  2832
MT_IIB  DATA_ACC  652

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  6

 --- L1Cache ---
 - Event Counts -
Load  50992
Ifetch  0
Store  44481
Inv  7
L1_Replacement  83591
Fwd_GETX  35690
Fwd_GETS  6
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  79846
DataS_fromL1  6
Data_all_Acks  10749
Ack  1
Ack_all  1
WB_Ack  54416

 - Transitions -
NP  Load  44449
NP  Ifetch  0 <-- 
NP  Store  41218
NP  Inv  1
NP  L1_Replacement  0 <-- 

I  Load  3390
I  Ifetch  0 <-- 
I  Store  1544
I  Inv  0 <-- 
I  L1_Replacement  29174

S  Load  6
S  Ifetch  0 <-- 
S  Store  1
S  Inv  6
S  L1_Replacement  1

E  Load  1449
E  Ifetch  0 <-- 
E  Store  659
E  Inv  0 <-- 
E  L1_Replacement  13644
E  Fwd_GETX  33521
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  1698
M  Ifetch  0 <-- 
M  Store  1059
M  Inv  0 <-- 
M  L1_Replacement  40772
M  Fwd_GETX  2169
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  47833
IS  DataS_fromL1  6
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  32013
IM  Data_all_Acks  10749
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  1
SM  Ack_all  1

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  54416

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  47620
Data  0

 - Transitions -
I  Fetch  47620
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2048390 full:0 size:[binsize: 1 max: 6 count: 2048390 average: 1.11584 | standard deviation: 0.35463 | 0 1834427 191114 22472 278 98 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 18 count: 101750 average: 1.00165 | standard deviation: 0.139568 | 0 101731 2 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 3 count: 102007 average: 1.00008 | standard deviation: 0.0108462 | 0 102001 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:4223887 full:0 size:[binsize: 1 max: 6 count: 4223887 average: 1.09822 | standard deviation: 0.328829 | 0 3847345 340894 33255 2107 284 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2048390 full:0 size:[binsize: 1 max: 2 count: 2048390 average: 1.00579 | standard deviation: 0.0758634 | 0 2036533 11857 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 1 count: 101750 average:     1 | standard deviation: 0 | 0 101750 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 2 count: 102007 average: 1.00002 | standard deviation: 0.00442794 | 0 102005 2 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:4223887 full:0 size:[binsize: 1 max: 2 count: 4223887 average: 1.00727 | standard deviation: 0.0849309 | 0 4193196 30691 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:35180 full:0 size:[binsize: 1 max: 2 count: 35180 average: 1.00961 | standard deviation: 0.0975845 | 0 34842 338 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:5503776 full:0 size:[binsize: 1 max: 5 count: 5503776 average: 1.13169 | standard deviation: 0.341451 | 0 4784830 713367 5323 232 24 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:475018 full:0 size:[binsize: 1 max: 3 count: 475018 average: 1.00697 | standard deviation: 0.0833873 | 0 471713 3298 7 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:462060 full:0 size:[binsize: 1 max: 3 count: 462060 average: 1.01078 | standard deviation: 0.103325 | 0 457083 4974 3 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:35180 full:0 size:[binsize: 1 max: 2 count: 35180 average: 1.00603 | standard deviation: 0.0774461 | 0 34968 212 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:5503776 full:0 size:[binsize: 1 max: 5 count: 5503776 average: 1.00424 | standard deviation: 0.0675705 | 0 5481174 22118 283 177 24 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:475018 full:0 size:[binsize: 1 max: 4 count: 475018 average: 1.00183 | standard deviation: 0.0434067 | 0 474160 847 10 1 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:462060 full:0 size:[binsize: 1 max: 2 count: 462060 average: 1.00227 | standard deviation: 0.0476474 | 0 461009 1051 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.22545 | standard deviation: 0.418012 | 0 1601 466 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:90 full:0 size:[binsize: 1 max: 8 count: 90 average: 1.68889 | standard deviation: 1.484 | 0 61 19 3 1 1 1 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:25540 full:0 size:[binsize: 1 max: 2 count: 25540 average: 1.01539 | standard deviation: 0.123099 | 0 25147 393 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:41319 full:0 size:[binsize: 1 max: 5 count: 41319 average: 1.00162 | standard deviation: 0.0604531 | 0 41279 25 6 6 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:8575 full:0 size:[binsize: 1 max: 26 count: 8575 average: 3.60571 | standard deviation: 3.96233 | 0 3274 1792 893 581 408 317 216 188 143 113 98 85 89 75 71 48 41 45 30 20 19 12 8 5 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:24022 full:0 size:[binsize: 1 max: 37 count: 24022 average: 5.62593 | standard deviation: 5.02613 | 0 5978 3391 2014 1747 1106 1187 1240 1162 1047 951 887 850 689 456 305 211 191 152 124 82 52 24 18 18 18 15 9 16 20 18 15 8 5 5 5 3 3 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1035 full:0 size:[binsize: 1 max: 2 count: 1035 average: 1.07826 | standard deviation: 0.269321 | 0 954 81 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:69 full:0 size:[binsize: 1 max: 2 count: 69 average: 1.02899 | standard deviation: 0.171499 | 0 67 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24311 full:0 size:[binsize: 1 max: 2 count: 24311 average: 1.00358 | standard deviation: 0.0598229 | 0 24224 87 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:40714 full:0 size:[binsize: 1 max: 1 count: 40714 average:     1 | standard deviation: 0 | 0 40714 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1032 full:0 size:[binsize: 1 max: 2 count: 1032 average: 1.02422 | standard deviation: 0.155719 | 0 1007 25 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:34 full:0 size:[binsize: 1 max: 1 count: 34 average:     1 | standard deviation: 0 | 0 34 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:9804 full:0 size:[binsize: 1 max: 2 count: 9804 average: 1.09935 | standard deviation: 0.299273 | 0 8830 974 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:24627 full:0 size:[binsize: 1 max: 2 count: 24627 average: 1.18066 | standard deviation: 0.384779 | 0 20178 4449 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.02709 | standard deviation: 0.163161 | 0 2011 56 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:107 full:0 size:[binsize: 1 max: 2 count: 107 average: 1.02804 | standard deviation: 0.168232 | 0 104 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:34115 full:0 size:[binsize: 1 max: 2 count: 34115 average: 1.0131 | standard deviation: 0.113827 | 0 33668 447 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:65343 full:0 size:[binsize: 1 max: 2 count: 65343 average: 1.01948 | standard deviation: 0.138256 | 0 64070 1273 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:49 full:0 size:[binsize: 1 max: 2 count: 49 average: 1.12245 | standard deviation: 0.353553 | 0 43 6 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:19912 full:0 size:[binsize: 1 max: 3 count: 19912 average: 1.04535 | standard deviation: 0.227774 | 0 19094 733 85 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:27654 full:0 size:[binsize: 1 max: 3 count: 27654 average: 1.04607 | standard deviation: 0.218151 | 0 26430 1174 50 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.27818 | standard deviation: 0.448726 | 0 1492 575 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:108 full:0 size:[binsize: 1 max: 5 count: 108 average: 1.40741 | standard deviation: 0.803032 | 0 78 21 6 1 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:26468 full:0 size:[binsize: 1 max: 21 count: 26468 average: 1.24804 | standard deviation: 1.32846 | 0 23915 1853 174 63 61 50 52 32 45 39 32 36 20 18 18 18 13 15 8 5 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:42554 full:0 size:[binsize: 1 max: 16 count: 42554 average: 1.90544 | standard deviation: 2.14647 | 0 31400 4820 1288 608 772 1070 720 464 410 428 278 194 76 20 4 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:2069 full:0 size:[binsize: 1 max: 4 count: 2069 average: 1.56597 | standard deviation: 0.589643 | 0 985 1015 51 18 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:144 full:0 size:[binsize: 1 max: 18 count: 144 average: 3.72222 | standard deviation: 4.53811 | 0 65 32 9 5 5 4 2 2 2 1 1 1 2 3 4 2 2 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:69683 full:0 size:[binsize: 1 max: 19 count: 69683 average: 1.6242 | standard deviation: 1.25597 | 0 47496 11257 5930 2857 1084 405 183 135 79 73 56 54 35 21 10 3 3 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:139052 full:0 size:[binsize: 1 max: 48 count: 139052 average: 1.83615 | standard deviation: 1.34288 | 0 76225 32652 16208 8991 3297 1071 313 122 37 20 20 21 9 2 2 1 1 1 2 2 5 1 1 3 4 4 1 1 1 1 2 2 2 4 3 1 1 1 1 2 1 5 2 1 1 1 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.01351 | standard deviation: 0.116276 | 0 2044 28 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:168 full:0 size:[binsize: 1 max: 2 count: 168 average: 1.02976 | standard deviation: 0.173032 | 0 163 5 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:58763 full:0 size:[binsize: 1 max: 2 count: 58763 average: 1.03633 | standard deviation: 0.187143 | 0 56628 2135 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:95727 full:0 size:[binsize: 1 max: 2 count: 95727 average: 1.03958 | standard deviation: 0.195001 | 0 91938 3789 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3104 full:0 size:[binsize: 1 max: 2 count: 3104 average: 1.04832 | standard deviation: 0.214673 | 0 2954 150 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:202 full:0 size:[binsize: 1 max: 2 count: 202 average: 1.08416 | standard deviation: 0.282138 | 0 185 17 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:77772 full:0 size:[binsize: 1 max: 2 count: 77772 average: 1.03692 | standard deviation: 0.188589 | 0 74901 2871 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:132956 full:0 size:[binsize: 1 max: 2 count: 132956 average: 1.06519 | standard deviation: 0.246871 | 0 124288 8668 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:67 full:0 size:[binsize: 1 max: 2 count: 67 average: 1.0597 | standard deviation: 0.246183 | 0 63 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:28487 full:0 size:[binsize: 1 max: 2 count: 28487 average: 1.02436 | standard deviation: 0.154276 | 0 27793 694 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:51677 full:0 size:[binsize: 1 max: 2 count: 51677 average: 1.03348 | standard deviation: 0.17993 | 0 49947 1730 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.18182 | standard deviation: 0.403473 | 0 36 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:144974 full:0 size:[binsize: 4 max: 121 count: 144974 average: 25.2652 | standard deviation: 32.1987 | 74623 3301 3181 3155 3200 3232 3340 3702 3606 3046 3003 2701 2704 2658 2410 2235 2235 2309 2516 2623 2676 2462 2400 2202 1529 1265 1030 796 377 342 115 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.16667 | standard deviation: 0.417029 | 0 20 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:35685 full:0 size:[binsize: 1 max: 6 count: 35685 average: 1.05501 | standard deviation: 0.268681 | 0 34056 1310 312 2 2 3 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.04545 | standard deviation: 0.215666 | 0 42 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:90558 full:0 size:[binsize: 1 max: 7 count: 90558 average: 1.08649 | standard deviation: 0.304473 | 0 83256 6834 426 29 7 5 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 1 count: 22 average:     1 | standard deviation: 0 | 0 22 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:35681 full:0 size:[binsize: 1 max: 2 count: 35681 average: 1.03273 | standard deviation: 0.177962 | 0 34513 1168 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 2 count: 45 average: 1.02222 | standard deviation: 0.150756 | 0 44 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:144974 full:0 size:[binsize: 1 max: 2 count: 144974 average: 1.05503 | standard deviation: 0.228041 | 0 136996 7978 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.0005 | standard deviation: 0.0224507 | 0 11899 6 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 2 count: 11903 average: 1.00008 | standard deviation: 0.00916621 | 0 11902 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00017 | standard deviation: 0.0129619 | 0 11903 2 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 2 count: 11907 average: 1.00076 | standard deviation: 0.027494 | 0 11898 9 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.08627 | standard deviation: 1.98615 | 0 7057 2696 252 382 410 453 381 108 70 28 13 13 13 13 11 5 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 16 count: 11903 average: 2.09645 | standard deviation: 2.02326 | 0 7064 2703 245 389 389 400 379 145 82 30 21 14 12 13 12 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 16 count: 11905 average: 2.07451 | standard deviation: 1.97823 | 0 7098 2661 258 417 412 405 366 125 65 26 18 12 12 15 10 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 16 count: 11907 average: 2.08239 | standard deviation: 1.98641 | 0 7066 2708 253 387 376 443 393 117 74 23 13 12 12 13 12 5 ]
