# Reading pref.tcl
# do mips_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:38 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mips.v 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 23:54:38 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:38 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 23:54:38 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:38 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/shift_left_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/shift_left_2.v 
# -- Compiling module shift_left_2
# 
# Top level modules:
# 	shift_left_2
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mux_8x1_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mux_8x1_1bit.v 
# -- Compiling module mux_8x1_1bit
# 
# Top level modules:
# 	mux_8x1_1bit
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mux_8x1_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mux_8x1_32bit.v 
# -- Compiling module mux_8x1_32bit
# 
# Top level modules:
# 	mux_8x1_32bit
# End time: 23:54:39 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mux_2x1_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:39 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mux_2x1_1bit.v 
# -- Compiling module mux_2x1_1bit
# 
# Top level modules:
# 	mux_2x1_1bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mux_2x1_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:40 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mux_2x1_5bit.v 
# -- Compiling module mux_2x1_5bit
# 
# Top level modules:
# 	mux_2x1_5bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mux_2x1_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:40 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mux_2x1_32bit.v 
# -- Compiling module mux_2x1_32bit
# 
# Top level modules:
# 	mux_2x1_32bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/and_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:40 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/and_gate_32bit.v 
# -- Compiling module and_gate_32bit
# 
# Top level modules:
# 	and_gate_32bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/and_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:40 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/and_gate_1bit.v 
# -- Compiling module and_gate_1bit
# 
# Top level modules:
# 	and_gate_1bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/or_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:40 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/or_gate_1bit.v 
# -- Compiling module or_gate_1bit
# 
# Top level modules:
# 	or_gate_1bit
# End time: 23:54:40 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/or_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/or_gate_32bit.v 
# -- Compiling module or_gate_32bit
# 
# Top level modules:
# 	or_gate_32bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/xor_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/xor_gate_1bit.v 
# -- Compiling module xor_gate_1bit
# 
# Top level modules:
# 	xor_gate_1bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/xor_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/xor_gate_32bit.v 
# -- Compiling module xor_gate_32bit
# 
# Top level modules:
# 	xor_gate_32bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/nor_gate_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/nor_gate_1bit.v 
# -- Compiling module nor_gate_1bit
# 
# Top level modules:
# 	nor_gate_1bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/nor_gate_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/nor_gate_32bit.v 
# -- Compiling module nor_gate_32bit
# 
# Top level modules:
# 	nor_gate_32bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/subtractor_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/subtractor_32bit.v 
# -- Compiling module subtractor_32bit
# 
# Top level modules:
# 	subtractor_32bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/less_than_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/less_than_32bit.v 
# -- Compiling module less_than_32bit
# 
# Top level modules:
# 	less_than_32bit
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mod_dp.v 
# -- Compiling module mod_dp
# 
# Top level modules:
# 	mod_dp
# End time: 23:54:41 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:41 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mod_cu.v 
# -- Compiling module mod_cu
# 
# Top level modules:
# 	mod_cu
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/mod.v 
# -- Compiling module mod
# 
# Top level modules:
# 	mod
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/cla_level1_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/cla_level1_4bit.v 
# -- Compiling module cla_level1_4bit
# 
# Top level modules:
# 	cla_level1_4bit
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/cla_level2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/cla_level2.v 
# -- Compiling module cla_level2
# 
# Top level modules:
# 	cla_level2
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/full_adder_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/full_adder_1bit.v 
# -- Compiling module full_adder_1bit
# 
# Top level modules:
# 	full_adder_1bit
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/full_adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/full_adder_4bit.v 
# -- Compiling module full_adder_4bit
# 
# Top level modules:
# 	full_adder_4bit
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/adder_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/adder_32bit.v 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/and_gate_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/and_gate_4bit.v 
# -- Compiling module and_gate_4bit
# 
# Top level modules:
# 	and_gate_4bit
# End time: 23:54:42 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/or_gate_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:42 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/or_gate_4bit.v 
# -- Compiling module or_gate_4bit
# 
# Top level modules:
# 	or_gate_4bit
# End time: 23:54:43 on Jan 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/register_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:43 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/register_block.v 
# -- Compiling module register_block
# 
# Top level modules:
# 	register_block
# End time: 23:54:43 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/instruction_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:43 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/instruction_block.v 
# -- Compiling module instruction_block
# 
# Top level modules:
# 	instruction_block
# End time: 23:54:43 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/memory_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:43 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/memory_block.v 
# -- Compiling module memory_block
# 
# Top level modules:
# 	memory_block
# End time: 23:54:43 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/project3 {D:/project3/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:43 on Jan 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/project3" D:/project3/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:54:43 on Jan 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:54:43 on Jan 18,2024
# Loading work.testbench
# Loading work.mips
# Loading work.instruction_block
# Loading work.control_unit
# Loading work.alu_control
# Loading work.mux_2x1_1bit
# Loading work.mux_2x1_5bit
# Loading work.register_block
# Loading work.sign_extend
# Loading work.mux_2x1_32bit
# Loading work.alu
# Loading work.and_gate_32bit
# Loading work.and_gate_1bit
# Loading work.or_gate_32bit
# Loading work.or_gate_1bit
# Loading work.xor_gate_32bit
# Loading work.xor_gate_1bit
# Loading work.nor_gate_32bit
# Loading work.nor_gate_1bit
# Loading work.less_than_32bit
# Loading work.subtractor_32bit
# Loading work.adder_32bit
# Loading work.cla_level2
# Loading work.cla_level1_4bit
# Loading work.and_gate_4bit
# Loading work.or_gate_4bit
# Loading work.full_adder_4bit
# Loading work.full_adder_1bit
# Loading work.mod
# Loading work.mod_dp
# Loading work.mod_cu
# Loading work.mux_8x1_32bit
# Loading work.mux_8x1_1bit
# Loading work.memory_block
# Loading work.shift_left_2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time:                    0, Decoded Instructions - Add: 0, Subtract: 0, Addi: 0, Subi: 0, And: 0, Or: 0, Andi: 0, Ori: 0, LW: 0, SW: 0, LB: 0, SB: 0, SLT: 0, SLTI: 0, BEQ: 1, BNE: 0, J: 0, JAL: 0, JR: 0, Move: 0
# Time:                    0, Opcode: 100011, Control Signals - regDst: 0, branch: 1, memRead: 0, memWrite: 0, ALUop: 110, ALUsrc: 1, regWrite: 0, jump: 0, byteOperations: 0, move: 0
# Time:                    0, PC: 00000000000000000000000000000000, Fetched Instruction: 10001100000000010000000000000001
# Time:                   10, Decoded Instructions - Add: 0, Subtract: 0, Addi: 1, Subi: 0, And: 0, Or: 0, Andi: 0, Ori: 0, LW: 0, SW: 0, LB: 0, SB: 0, SLT: 0, SLTI: 0, BEQ: 0, BNE: 0, J: 0, JAL: 0, JR: 0, Move: 0
# Time:                   10, Opcode: 000010, Control Signals - regDst: 0, branch: 0, memRead: 0, memWrite: 0, ALUop: 101, ALUsrc: 1, regWrite: 1, jump: 0, byteOperations: 0, move: 0
# Time:                   10, PC: 00000000000000000000000000000001, Fetched Instruction: 00001000000000010000000001100010
# Time:                   30, Decoded Instructions - Add: 1, Subtract: 1, Addi: 0, Subi: 0, And: 1, Or: 1, Andi: 0, Ori: 0, LW: 0, SW: 0, LB: 0, SB: 0, SLT: 1, SLTI: 0, BEQ: 0, BNE: 0, J: 0, JAL: 0, JR: 1, Move: 0
# Time:                   30, Opcode: 000000, Control Signals - regDst: 1, branch: 0, memRead: 0, memWrite: 0, ALUop: 111, ALUsrc: 0, regWrite: 1, jump: 0, byteOperations: 0, move: 0
# Time:                   30, PC: 00000000000000000000000000000010, Fetched Instruction: 00000000000000010001000000000010
# Time:                   50, Decoded Instructions - Add: 0, Subtract: 0, Addi: 0, Subi: 0, And: 0, Or: 0, Andi: 0, Ori: 0, LW: 0, SW: 0, LB: 0, SB: 0, SLT: 0, SLTI: 0, BEQ: 0, BNE: 0, J: 0, JAL: 0, JR: 0, Move: 1
# Time:                   50, Opcode: 100000, Control Signals - regDst: 0, branch: 0, memRead: 0, memWrite: 0, ALUop: 000, ALUsrc: 0, regWrite: 1, jump: 0, byteOperations: 0, move: 1
# Time:                   50, PC: 00000000000000000000000000000011, Fetched Instruction: 10000000010000110000000000000000
# Time:                   70, Decoded Instructions - Add: 0, Subtract: 0, Addi: 0, Subi: 0, And: 0, Or: 0, Andi: 0, Ori: 0, LW: 0, SW: 1, LB: 0, SB: 0, SLT: 0, SLTI: 0, BEQ: 0, BNE: 0, J: 0, JAL: 0, JR: 0, Move: 0
# Time:                   70, Opcode: 010000, Control Signals - regDst: 0, branch: 0, memRead: 0, memWrite: 1, ALUop: 101, ALUsrc: 1, regWrite: 0, jump: 0, byteOperations: 0, move: 0
# Time:                   70, PC: 00000000000000000000000000000100, Fetched Instruction: 01000000000000110000000000000000
# memory read_data word: 00000000000000000000000000000000	address: 000000000000000000
# Time:                   90, Decoded Instructions - Add: 0, Subtract: 0, Addi: 0, Subi: 0, And: 0, Or: 0, Andi: 0, Ori: 0, LW: 1, SW: 0, LB: 0, SB: 0, SLT: 0, SLTI: 0, BEQ: 0, BNE: 0, J: 0, JAL: 0, JR: 0, Move: 0
# Time:                   90, Opcode: 001000, Control Signals - regDst: 0, branch: 0, memRead: 1, memWrite: 0, ALUop: 101, ALUsrc: 1, regWrite: 1, jump: 0, byteOperations: 0, move: 0
# Time:                   90, PC: 00000000000000000000000000000101, Fetched Instruction: 00100000000100010000000000000000
# memory read_data word: 00000000000000000000000001100010	address: 000000000000000000
# ** Note: $finish    : D:/project3/testbench.v(15)
#    Time: 100 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/project3/testbench.v line 15
# End time: 00:40:16 on Jan 19,2024, Elapsed time: 0:45:33
# Errors: 0, Warnings: 0
