Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan 21 17:31:37 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   389 |
|    Minimum number of control sets                        |   389 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   752 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   389 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    79 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     4 |
| >= 16              |   172 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             556 |          211 |
| No           | No                    | Yes                    |             660 |          233 |
| No           | Yes                   | No                     |            1436 |          596 |
| Yes          | No                    | No                     |            1988 |          586 |
| Yes          | No                    | Yes                    |            1615 |          569 |
| Yes          | Yes                   | No                     |            2753 |          864 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                      Clock Signal                                                     |                                                                                                                    Enable Signal                                                                                                                    |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                      | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state__0                                         |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[1]                                                                                                                                                       | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF__0 |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_consume[3]_i_1_n_0                                                                                                                                                                                  | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_grant_reg[0]                                                                                                                                                             | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[1][0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/xfer_count[3]_i_1_n_0                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/state_q[3]_i_1_n_0                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                 | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_2                                                                                                                                                                  | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_CSR_WRITE_OPCODE_reg[0]                                                                                                                                        | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1_n_2                                                                                                                                                                    | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_phy_tx_tick_reg_0[0]                                                                                                                                                                                        | design_1_i/caravel_0/inst/soc/core/p_23_in                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_count_reg[2]_0[0]                                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_6[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/next_state_q[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_tick_reg_0[0]                                                                                                                                                                                        | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_phy_rx_tick                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/p_27_in                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_wrport_we                                                                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_3[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_4[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/cnt_output[4]_i_1_n_0                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1_n_2                                                                                                                                                                  | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_4[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_0[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_1[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_2[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_3[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_2[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__1_n_2                                                                                                                                                                | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_1[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_0[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_2[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_1[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_0[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]_0[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[2]_5                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    | design_1_i/spiflash_0/inst/spi_addr[15]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_2[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3][1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_0[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_1[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_2[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_3[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_5[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_4[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_4[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6][1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_3[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_0[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_1[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_2[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_3[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_1[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0][1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_0[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_4[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/output_pin_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2][0]                                                                                                                                                    | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg[1]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_1[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_0[1]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg_0[1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/rst_ps7_0_10M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/rst_ps7_0_10M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_2[0]                                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_3                                                                                                                                               | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_input_number_counter                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/output_pin_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg                                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][4]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_ps_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in                                                                                                                                                                                         | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_phy_tx_data1_in0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/wbbd_addr                                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg                                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_2                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_0[0]                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_1                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[63]_i_2_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_3_2[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_1                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[2][0]                                                                                                                                               | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_2                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/FSM_onehot_wbbd_state_reg[1]_0[0]                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespisdrphycore_storage[7]_i_3_1[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_syncfifo_re                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_3_3[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/spi_master_clk_rise                                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_phy_rx_data                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    | design_1_i/spiflash_0/inst/spi_cmd[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    | design_1_i/spiflash_0/inst/spi_addr[7]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
| ~design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_count_reg[2]_0[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/spi_master_miso_latch                                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/spi_master_mosi_latch                                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_1                                                                                                                                                                              | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_1[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_0[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0][0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_3[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_2[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_1[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_0[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_4[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_3[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_2[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_1[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_2[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_2                                                                                                                                                                              | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_4[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/E[0]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_1[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/E[1]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/E[2]                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_1                                                                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_0[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]_0[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_0[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_2[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_1[0]                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_4[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_3[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_3[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_2[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_4[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_1[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_0[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3][0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6][0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_5[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_4[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg_0[0]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_0[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][1]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][2]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][3]                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_0[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_1[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_2[0]                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_count_reg[7]_0[0]                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/i___74_n_0                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                            | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/we                                                                                                                                                                                    | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_0[0]                                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_count_reg[2]_0[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/buff_rdata/mOutPtr[10]_i_1_n_2                                                                                                                                                                | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                     | design_1_i/read_romcode_0/inst/control_s_axi_U/int_length_r_reg[11]_0                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/xfer_state__0[1]                                                                                                                                                                                             | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        | design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/E[0]                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/row_addr_q[3][12]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/row_addr_q[2][12]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/row_addr_q[1][12]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/row_addr_q[0][12]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             13 |         1.86 |
|  design_1_i/caravel_0/inst/soc/core/flash_clk_BUFG                                                                    | design_1_i/spiflash_0/inst/sel                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_count_reg[2]_0[0]                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/delay_ctr_q[15]_i_1_n_0                                                                                                                                      | design_1_i/caravel_0/inst/mprj/i___75_n_0                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                    |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[1]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_wrport_we                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_3_1[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[63]_i_3_0[0]                                                                                                                                                       | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[127]_i_2_0[0]                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_4_1[0]                                                                                                                                                                     |               10 |             17 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/sel                                                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/dbg_uart_count[0]_i_1_n_0                                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count_reg_1_sn_1                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_3                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_input_SDRAM_address_pointer_counter                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_SDRAM_address_pointer_counter                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/next_output_SDRAM_address_pointer_counter                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/addr_q[22]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             22 |         4.40 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___40_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             23 |         1.92 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___45_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             23 |         1.92 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_state_DMA_MM_reg[0][0]                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             23 |         1.92 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_state_DMA_MM_reg[0]_0[0]                                                                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             23 |         2.30 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/MM_address_before_FF                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               15 |             23 |         1.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_block_pp0_stage0_subdone                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_1[0]                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_7                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_IBusCachedPlugin_l250                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/p_27_in                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/p_23_in                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_words_count[7]_i_5_n_0                                                                                                                                                  | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             30 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_773_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             30 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/when_Pipeline_l124_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/prefetch_address_MM[2][22]_i_1_n_0                                                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                 | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/control_s_axi_U/int_length_r[31]_i_1_n_2                                                                                                                                                                             | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_3_0[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_3_0[1]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_4_0                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_3_0[2]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_out_storage[127]_i_3_0[3]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/p_2_in                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/control_s_axi_U/int_romcode[31]_i_1_n_2                                                                                                                                                                              | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/control_s_axi_U/int_romcode[63]_i_1_n_2                                                                                                                                                                              | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                            | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_hadException                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_update_value_re                                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/mgmtsoc_bus_errors                                                                                                                                                                                               | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/sm_tready                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B41[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/sm_tready                                                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/tap_WE_merge                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B42[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/tap_RE                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[95]_i_2_0[0]                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B43[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B44[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi[1][31]_i_1_n_0                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/input_buffer_valid0                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/input_buffer[2][31]_i_1_n_0                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/input_buffer[1][31]_i_1_n_0                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/input_buffer[0][31]_i_1_n_0                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/E[0]                                                                                                                                                                                 | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/dq_d                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/data_q[31]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___35_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B21[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A2[31]_i_1_n_0                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[31]_i_1_n_0                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A4[31]_i_1_n_0                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B11[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B12[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B13[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B14[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A1[31]_i_1_n_0                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wbs_dat_Lite[31]_i_1_n_0                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B22[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B23[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B24[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B31[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B32[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B33[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/B34[31]_i_1_n_0                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_833_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_input_buffer                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[1]_0                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_5[0]                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                                                                                                                                             | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/cmd_q_reg[2]_1[0]                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_3008_reg[0]                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                                                                                                                             |                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_3_0[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[1]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[2]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_0[3]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[0]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[1]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[2]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_1[3]                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in3_out                                                                                                                                                                                    | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_ps_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/data_length[31]_i_1_n_0                                                                                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Data_out_enable_buf                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_data_number[31]_i_1_n_0                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi[2][31]_i_1_n_0                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/bdi[3][31]_i_1_n_0                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_0[0]                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_3_2[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/la_ien_storage[127]_i_4_2[0]                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/sm_tvalid_reg_i_1_n_0                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/prefetch_address_FIR[2][22]_i_1_n_0                                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             35 |         4.38 |
| ~design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                    |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               18 |             36 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_wait_for_ack_reg                                                                                                                                       | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG                                                                      |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/E[0]                                                                                                                                                                                                             | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               19 |             43 |         2.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                   | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |               10 |             52 |         5.20 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_controller/ready_d0                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               17 |             54 |         3.18 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___79_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               16 |             54 |         3.38 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___80_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             56 |         5.60 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/i___81_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               10 |             56 |         5.60 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/data_to_controller_before_FF                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               21 |             59 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          | design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/prefetch_address_CPU[2][22]_i_1_n_0                                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |               18 |             65 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |               17 |             65 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                 |                                                                                                                                                                                                                                                                               |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |               28 |             66 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                      | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |               10 |             74 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/icmp_ln31_reg_153_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             74 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               23 |             75 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |               20 |             75 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               17 |             75 |         4.41 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                    |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             76 |         6.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             79 |         3.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |               31 |             82 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             91 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                               | design_1_i/read_romcode_0/inst/BUS0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                              |               38 |            134 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               72 |            174 |         2.42 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG                                                     |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               53 |            190 |         3.58 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                    |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               55 |            198 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                       |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |              187 |            487 |         2.60 |
|  design_1_i/caravel_0/inst/soc/core/clk_BUFG                                                                          |                                                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/resetb_0                                                                                                                                                                                                                         |              354 |            805 |         2.27 |
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


