;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP @12, #200
	JMP @42, #200
	JMP @12, #200
	SUB -207, <-120
	SLT <0, <502
	MOV @3, 0
	SUB @-127, 100
	MOV -1, <-20
	SUB @121, 106
	SUB <0, <502
	SUB 20, @12
	SUB 20, @12
	DAT #127, #100
	SUB -207, <-120
	SUB -207, <-120
	SPL 10, @0
	SUB -207, <-120
	SLT #512, <10
	ADD -280, 31
	JMZ -280, 31
	ADD -280, 31
	ADD -280, 31
	SUB #512, <10
	SUB 0, <802
	JMN <0, 9
	JMN -7, @-25
	SUB #512, <10
	SPL @82, #-291
	JMN 100, 5
	JMN 100, 5
	JMN 100, 5
	JMN 100, 5
	JMN 100, 5
	SLT <0, <502
	ADD -280, 31
	ADD -280, 31
	MOV -7, <-20
	ADD 270, 60
	SLT -280, 31
	MOV -7, <-20
	JMP 0, #2
	MOV -7, <-20
	CMP #0, @12
	CMP #0, @12
	MOV -1, <-20
