Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Aug 15 18:05:03 2024
| Host         : i1z running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -hierarchical -hierarchical_depth 9 -file ./report/simulation_top_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                  |                                                       Module                                                       | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                                                              (top) |       7401 |       5965 |    1436 |    0 | 8272 |      0 |      0 |    0 |          0 |
|   bd_0_i                                                                    |                                                                                                               bd_0 |       7401 |       5965 |    1436 |    0 | 8272 |      0 |      0 |    0 |          0 |
|     hls_inst                                                                |                                                                                                    bd_0_hls_inst_0 |       7401 |       5965 |    1436 |    0 | 8272 |      0 |      0 |    0 |          0 |
|       (hls_inst)                                                            |                                                                                                    bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                  |                                                                                     bd_0_hls_inst_0_simulation_top |       7401 |       5965 |    1436 |    0 | 8272 |      0 |      0 |    0 |          0 |
|         (inst)                                                              |                                                                                     bd_0_hls_inst_0_simulation_top |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|         lpcore_kernel_0_U0                                                  |                                                                   bd_0_hls_inst_0_simulation_top_lpcore_kernel_0_s |       3701 |       2983 |     718 |    0 | 4136 |      0 |      0 |    0 |          0 |
|           cancellation_unit_commit_time_stream_U                            |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S |         41 |         41 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_commit_time_stream_U)                        |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S |          8 |          8 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_ram                              |                                                           bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_shiftReg_80 |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           cancellation_unit_input_stream_U                                  |                                                                      bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S |         88 |         88 |       0 |    0 |  168 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_input_stream_U)                              |                                                                      bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S |          6 |          6 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w129_d2_S_ram                             |                                                          bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_shiftReg_79 |         82 |         82 |       0 |    0 |  164 |      0 |      0 |    0 |          0 |
|           cancellation_unit_rollback_info_stream_U                          |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S |         43 |         43 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_rollback_info_stream_U)                      |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S |          8 |          8 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_ram                              |                                                           bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_shiftReg_78 |         35 |         35 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           cancellation_unit_top_0_U0                                        |                                                           bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s |        457 |        343 |     114 |    0 |  489 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_top_0_U0)                                    |                                                           bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s |         29 |         29 |       0 |    0 |  155 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_receiver_id_V_1_U                | bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_70 |          2 |          0 |       2 |    0 |    2 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_recv_time_V_1_U                  | bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_71 |         32 |          0 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_send_time_V_1_U                  |  bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_72 |         65 |         33 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_sender_id_V_1_U                  | bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_73 |         16 |          0 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_next_V_1_U                             |        bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W_74 |         37 |         21 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             cancellation_unit_lp_heads_V_1_U                                |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_75 |         36 |         20 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303     |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 |        171 |        171 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|               (grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303) |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 |        122 |        122 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_77 |         49 |         49 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285     |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 |         69 |         69 |       0 |    0 |   79 |      0 |      0 |    0 |          0 |
|               (grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285) |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 |         14 |         14 |       0 |    0 |   77 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_76 |         55 |         55 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           causality_violation_stream_U                                      |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_30 |         37 |         37 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (causality_violation_stream_U)                                  |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_30 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_ram                              |                                                           bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_shiftReg_69 |         34 |         34 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           event_processor_input_stream_U                                    |                                                                      bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S |         68 |         68 |       0 |    0 |  134 |      0 |      0 |    0 |          0 |
|             (event_processor_input_stream_U)                                |                                                                      bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w209_d2_S_ram                             |                                                             bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S_shiftReg |         65 |         65 |       0 |    0 |  130 |      0 |      0 |    0 |          0 |
|           event_processor_top_0_U0                                          |                                                             bd_0_hls_inst_0_simulation_top_event_processor_top_0_s |         77 |         69 |       8 |    0 |  106 |      0 |      0 |    0 |          0 |
|             (event_processor_top_0_U0)                                      |                                                             bd_0_hls_inst_0_simulation_top_event_processor_top_0_s |          3 |          3 |       0 |    0 |   70 |      0 |      0 |    0 |          0 |
|             event_processor_prng_generators_state_V_1_U                     |     bd_0_hls_inst_0_simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W |          9 |          1 |       8 |    0 |    8 |      0 |      0 |    0 |          0 |
|             grp_process_event_fu_66                                         |                                                                    bd_0_hls_inst_0_simulation_top_process_event_68 |         65 |         65 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|           event_queue_commit_time_stream_U                                  |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_31 |         40 |         40 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (event_queue_commit_time_stream_U)                              |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_31 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_ram                              |                                                           bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_shiftReg_67 |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           event_queue_rollback_info_stream_U                                |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_32 |         76 |         76 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (event_queue_rollback_info_stream_U)                            |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_32 |          9 |          9 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_ram                              |                                                           bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_shiftReg_66 |         67 |         67 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           event_queue_top_0_U0                                              |                                                                 bd_0_hls_inst_0_simulation_top_event_queue_top_0_s |       2031 |       1579 |     452 |    0 | 2038 |      0 |      0 |    0 |          0 |
|             (event_queue_top_0_U0)                                          |                                                                 bd_0_hls_inst_0_simulation_top_event_queue_top_0_s |         48 |         48 |       0 |    0 |  695 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_data_V_1_U                             |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_42 |        107 |         43 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_is_anti_message_V_1_U                  |   bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_43 |          6 |          4 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_receiver_id_V_1_U                      |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_44 |         63 |         31 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_recv_time_V_1_U                        |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_45 |        299 |        171 |     128 |    0 |   64 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_send_time_V_1_U                        |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_46 |        107 |         43 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_sender_id_V_1_U                        |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_47 |         55 |         23 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_is_issued_V_1_U                              |   bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_48 |          2 |          0 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_next_V_1_U                                   |                    bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_49 |         88 |         56 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lp_heads_V_1_U                                      |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_50 |         67 |         35 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_lp_oldest_unissued_V_1_U                            |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_51 |        104 |         88 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lp_youngest_issued_V_1_U                            |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_52 |         21 |          5 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lvt_V_1_U                                           |                            bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_53 |         78 |         46 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             grp_commit_fu_513                                               |                                                                           bd_0_hls_inst_0_simulation_top_commit_54 |        612 |        612 |       0 |    0 |  693 |      0 |      0 |    0 |          0 |
|               (grp_commit_fu_513)                                           |                                                                           bd_0_hls_inst_0_simulation_top_commit_54 |         48 |         48 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104                  |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_21_58 |        147 |        147 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104)              |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_21_58 |        111 |        111 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_65 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123                  |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_22_59 |        147 |        147 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123)              |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_22_59 |        110 |        110 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_64 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142                  |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_23_60 |        124 |        124 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142)              |                                                bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_23_60 |         88 |         88 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_63 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82                    |                                                 bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_2_61 |        146 |        146 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82)                |                                                 bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_2_61 |        109 |        109 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_62 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_enqueue_fu_540                                              |                                                                          bd_0_hls_inst_0_simulation_top_enqueue_55 |        277 |        277 |       0 |    0 |  202 |      0 |      0 |    0 |          0 |
|             grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531          |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_205_1 |         30 |         30 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|               (grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531)      |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_205_1 |         23 |         23 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_57 |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580          |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_271_1 |         98 |         98 |       0 |    0 |  109 |      0 |      0 |    0 |          0 |
|               (grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580)      |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_271_1 |         59 |         59 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_56 |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           issued_event_stream_U                                             |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_33 |         53 |         53 |       0 |    0 |  102 |      0 |      0 |    0 |          0 |
|             (issued_event_stream_U)                                         |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_33 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w129_d2_S_ram                             |                                                             bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_shiftReg |         49 |         49 |       0 |    0 |   98 |      0 |      0 |    0 |          0 |
|           state_buffer_commit_time_stream_U                                 |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_34 |         40 |         40 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (state_buffer_commit_time_stream_U)                             |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_34 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_ram                              |                                                              bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_shiftReg |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           state_buffer_input_stream_U                                       |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S |         53 |         53 |       0 |    0 |  100 |      0 |      0 |    0 |          0 |
|             (state_buffer_input_stream_U)                                   |                                                                       bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w80_d2_S_ram                              |                                                              bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S_shiftReg |         49 |         49 |       0 |    0 |   96 |      0 |      0 |    0 |          0 |
|           state_buffer_rollback_info_stream_U                               |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_35 |         41 |         41 |       0 |    0 |   70 |      0 |      0 |    0 |          0 |
|             (state_buffer_rollback_info_stream_U)                           |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_35 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_ram                              |                                                              bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_shiftReg |         34 |         34 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|           state_buffer_top_0_U0                                             |                                                                bd_0_hls_inst_0_simulation_top_state_buffer_top_0_s |        556 |        412 |     144 |    0 |  509 |      0 |      0 |    0 |          0 |
|             (state_buffer_top_0_U0)                                         |                                                                bd_0_hls_inst_0_simulation_top_state_buffer_top_0_s |         90 |         90 |       0 |    0 |  241 |      0 |      0 |    0 |          0 |
|             grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342         |                                        bd_0_hls_inst_0_simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 |        126 |        126 |       0 |    0 |  122 |      0 |      0 |    0 |          0 |
|               (grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342)     |                                        bd_0_hls_inst_0_simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 |         73 |         73 |       0 |    0 |  120 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_41 |         53 |         53 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324          |                                         bd_0_hls_inst_0_simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 |        137 |        137 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|               (grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324)      |                                         bd_0_hls_inst_0_simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 |         70 |         70 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_40 |         67 |         67 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_next_V_1_U                                  |                    bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_36 |         46 |         14 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_state_lp_id_V_1_U                           |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_37 |         34 |          2 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_state_lvt_V_1_U                             |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_38 |         98 |         34 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             state_buffer_lp_heads_V_1_U                                     |                     bd_0_hls_inst_0_simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_39 |         25 |          9 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|         lpcore_kernel_1_U0                                                  |                                                                   bd_0_hls_inst_0_simulation_top_lpcore_kernel_1_s |       3700 |       2982 |     718 |    0 | 4136 |      0 |      0 |    0 |          0 |
|           cancellation_unit_commit_time_stream_U                            |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x |         41 |         41 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_commit_time_stream_U)                        |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x |          8 |          8 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_x_ram                            |                                                         bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_shiftReg_29 |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           cancellation_unit_input_stream_U                                  |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x |         88 |         88 |       0 |    0 |  168 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_input_stream_U)                              |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x |          6 |          6 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w129_d2_S_x_ram                           |                                                        bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x_shiftReg_28 |         82 |         82 |       0 |    0 |  164 |      0 |      0 |    0 |          0 |
|           cancellation_unit_rollback_info_stream_U                          |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x |         43 |         43 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_rollback_info_stream_U)                      |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x |          8 |          8 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_x_ram                            |                                                         bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_shiftReg_27 |         35 |         35 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           cancellation_unit_top_1_U0                                        |                                                           bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_s |        457 |        343 |     114 |    0 |  489 |      0 |      0 |    0 |          0 |
|             (cancellation_unit_top_1_U0)                                    |                                                           bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_s |         29 |         29 |       0 |    0 |  155 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_receiver_id_V_U                  |    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud |          2 |          0 |       2 |    0 |    2 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_recv_time_V_U                    |    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb |         32 |          0 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_send_time_V_U                    |     bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W |         65 |         33 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_event_sender_id_V_U                    | bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_23 |         16 |          0 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             cancellation_unit_buffer_next_V_U                               |           bd_0_hls_inst_0_simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W |         37 |         21 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             cancellation_unit_lp_heads_V_U                                  |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_24 |         36 |         20 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303     |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 |        171 |        171 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|               (grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303) |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 |        122 |        122 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_26 |         49 |         49 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285     |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 |         69 |         69 |       0 |    0 |   79 |      0 |      0 |    0 |          0 |
|               (grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285) |                                    bd_0_hls_inst_0_simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 |         14 |         14 |       0 |    0 |   77 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_25 |         55 |         55 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           causality_violation_stream_U                                      |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_0 |         37 |         37 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (causality_violation_stream_U)                                  |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_0 |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_x_ram                            |                                                         bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_shiftReg_22 |         34 |         34 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           event_processor_input_stream_U                                    |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S_x |         68 |         68 |       0 |    0 |  134 |      0 |      0 |    0 |          0 |
|             (event_processor_input_stream_U)                                |                                                                    bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S_x |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w209_d2_S_x_ram                           |                                                           bd_0_hls_inst_0_simulation_top_fifo_w209_d2_S_x_shiftReg |         65 |         65 |       0 |    0 |  130 |      0 |      0 |    0 |          0 |
|           event_processor_top_1_U0                                          |                                                             bd_0_hls_inst_0_simulation_top_event_processor_top_1_s |         77 |         69 |       8 |    0 |  106 |      0 |      0 |    0 |          0 |
|             (event_processor_top_1_U0)                                      |                                                             bd_0_hls_inst_0_simulation_top_event_processor_top_1_s |          3 |          3 |       0 |    0 |   70 |      0 |      0 |    0 |          0 |
|             event_processor_prng_generators_state_V_U                       |       bd_0_hls_inst_0_simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W |          9 |          1 |       8 |    0 |    8 |      0 |      0 |    0 |          0 |
|             grp_process_event_fu_66                                         |                                                                       bd_0_hls_inst_0_simulation_top_process_event |         65 |         65 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|           event_queue_commit_time_stream_U                                  |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_1 |         40 |         40 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (event_queue_commit_time_stream_U)                              |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_1 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_x_ram                            |                                                         bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_shiftReg_21 |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           event_queue_rollback_info_stream_U                                |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_2 |         76 |         76 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|             (event_queue_rollback_info_stream_U)                            |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_2 |          9 |          9 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_x_ram                            |                                                         bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_shiftReg_20 |         67 |         67 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|           event_queue_top_1_U0                                              |                                                                 bd_0_hls_inst_0_simulation_top_event_queue_top_1_s |       2030 |       1578 |     452 |    0 | 2038 |      0 |      0 |    0 |          0 |
|             (event_queue_top_1_U0)                                          |                                                                 bd_0_hls_inst_0_simulation_top_event_queue_top_1_s |         48 |         48 |       0 |    0 |  695 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_data_V_U                               |          bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_7 |        107 |         43 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_is_anti_message_V_U                    |      bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W |          5 |          3 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_receiver_id_V_U                        |          bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_8 |         65 |         33 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_recv_time_V_U                          |            bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W |        283 |        155 |     128 |    0 |   64 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_send_time_V_U                          |          bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_9 |        107 |         43 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_event_sender_id_V_U                          |         bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_10 |         55 |         23 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_is_issued_V_U                                |   bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_11 |          2 |          0 |       2 |    0 |    1 |      0 |      0 |    0 |          0 |
|             event_queue_buffer_next_V_U                                     |                    bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_12 |        103 |         71 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lp_heads_V_U                                        |                          bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W |         69 |         37 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             event_queue_lp_oldest_unissued_V_U                              |                          bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W |        106 |         90 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lp_youngest_issued_V_U                              |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_13 |         21 |          5 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|             event_queue_lvt_V_U                                             |                               bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W |         77 |         45 |      32 |    0 |   32 |      0 |      0 |    0 |          0 |
|             grp_commit_fu_513                                               |                                                                              bd_0_hls_inst_0_simulation_top_commit |        611 |        611 |       0 |    0 |  693 |      0 |      0 |    0 |          0 |
|               (grp_commit_fu_513)                                           |                                                                              bd_0_hls_inst_0_simulation_top_commit |         48 |         48 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104                  |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_21 |        146 |        146 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104)              |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_21 |        110 |        110 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_19 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123                  |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_22 |        147 |        147 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123)              |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_22 |        110 |        110 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_18 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142                  |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_23 |        124 |        124 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142)              |                                                   bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_23 |         88 |         88 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_17 |         36 |         36 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|               grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82                    |                                                    bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_2 |        146 |        146 |       0 |    0 |  138 |      0 |      0 |    0 |          0 |
|                 (grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82)                |                                                    bd_0_hls_inst_0_simulation_top_commit_Pipeline_VITIS_LOOP_237_2 |        109 |        109 |       0 |    0 |  136 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                    |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_16 |         37 |         37 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_enqueue_fu_540                                              |                                                                             bd_0_hls_inst_0_simulation_top_enqueue |        274 |        274 |       0 |    0 |  202 |      0 |      0 |    0 |          0 |
|             grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531          |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_205_1 |         30 |         30 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|               (grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531)      |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_205_1 |         23 |         23 |       0 |    0 |   63 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_15 |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580          |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_271_1 |         98 |         98 |       0 |    0 |  109 |      0 |      0 |    0 |          0 |
|               (grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580)      |                                         bd_0_hls_inst_0_simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_271_1 |         59 |         59 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                           bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_14 |         39 |         39 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           issued_event_stream_U                                             |                                                                  bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x_3 |         53 |         53 |       0 |    0 |  102 |      0 |      0 |    0 |          0 |
|             (issued_event_stream_U)                                         |                                                                  bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x_3 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w129_d2_S_x_ram                           |                                                           bd_0_hls_inst_0_simulation_top_fifo_w129_d2_S_x_shiftReg |         49 |         49 |       0 |    0 |   98 |      0 |      0 |    0 |          0 |
|           state_buffer_commit_time_stream_U                                 |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_4 |         40 |         40 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|             (state_buffer_commit_time_stream_U)                             |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_4 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w32_d2_S_x_ram                            |                                                            bd_0_hls_inst_0_simulation_top_fifo_w32_d2_S_x_shiftReg |         33 |         33 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           state_buffer_input_stream_U                                       |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S_x |         53 |         53 |       0 |    0 |  100 |      0 |      0 |    0 |          0 |
|             (state_buffer_input_stream_U)                                   |                                                                     bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S_x |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w80_d2_S_x_ram                            |                                                            bd_0_hls_inst_0_simulation_top_fifo_w80_d2_S_x_shiftReg |         49 |         49 |       0 |    0 |   96 |      0 |      0 |    0 |          0 |
|           state_buffer_rollback_info_stream_U                               |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_5 |         41 |         41 |       0 |    0 |   70 |      0 |      0 |    0 |          0 |
|             (state_buffer_rollback_info_stream_U)                           |                                                                   bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_5 |          7 |          7 |       0 |    0 |    4 |      0 |      0 |    0 |          0 |
|             U_simulation_top_fifo_w48_d2_S_x_ram                            |                                                            bd_0_hls_inst_0_simulation_top_fifo_w48_d2_S_x_shiftReg |         34 |         34 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|           state_buffer_top_1_U0                                             |                                                                bd_0_hls_inst_0_simulation_top_state_buffer_top_1_s |        556 |        412 |     144 |    0 |  509 |      0 |      0 |    0 |          0 |
|             (state_buffer_top_1_U0)                                         |                                                                bd_0_hls_inst_0_simulation_top_state_buffer_top_1_s |         90 |         90 |       0 |    0 |  241 |      0 |      0 |    0 |          0 |
|             grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342         |                                        bd_0_hls_inst_0_simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 |        126 |        126 |       0 |    0 |  122 |      0 |      0 |    0 |          0 |
|               (grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342)     |                                        bd_0_hls_inst_0_simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 |         73 |         73 |       0 |    0 |  120 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                            bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init_6 |         53 |         53 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324          |                                         bd_0_hls_inst_0_simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 |        137 |        137 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|               (grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324)      |                                         bd_0_hls_inst_0_simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 |         70 |         70 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                      |                                              bd_0_hls_inst_0_simulation_top_flow_control_loop_pipe_sequential_init |         67 |         67 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_next_V_U                                    |                       bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W |         46 |         14 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_state_lp_id_V_U                             |            bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W |         34 |          2 |      32 |    0 |   16 |      0 |      0 |    0 |          0 |
|             state_buffer_buffer_state_lvt_V_U                               |            bd_0_hls_inst_0_simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W |         98 |         34 |      64 |    0 |   32 |      0 |      0 |    0 |          0 |
|             state_buffer_lp_heads_V_U                                       |                        bd_0_hls_inst_0_simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W |         25 |          9 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


