
---------- Begin Simulation Statistics ----------
simSeconds                                   0.199061                       # Number of seconds simulated (Second)
simTicks                                 199061060000                       # Number of ticks simulated (Tick)
finalTick                                199061060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    342.08                       # Real time elapsed on the host (Second)
hostTickRate                                581914251                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     724312                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100003447                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   292329                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     292339                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        199061060                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000001                       # Number of instructions committed (Count)
system.cpu.numOps                           100003447                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      21165                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.990611                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.502358                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       49995247     49.99%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            85      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            2      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            5      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      36892277     36.89%     86.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13115831     13.12%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100003447                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  606524                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            604440                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               817                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               602350                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  601191                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998076                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             364                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              196                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       47307507                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          47307507                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      47307542                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         47307542                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1487577                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1487577                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1487594                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1487594                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 162487426000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 162487426000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 162487426000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 162487426000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     48795084                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      48795084                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     48795136                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     48795136                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030486                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030486                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030487                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030487                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 109229.590132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 109229.590132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 109228.341873                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 109228.341873                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       742743                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            742743                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       743745                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        743745                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       743745                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       743745                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       743832                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       743832                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       743843                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       743843                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  82962840000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  82962840000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  82964027000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  82964027000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015244                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015244                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015244                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015244                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 111534.378731                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 111534.378731                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 111534.325120                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 111534.325120                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 742820                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           13                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           13                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       100000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       100000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.071429                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       100000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       100000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        98000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        98000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        98000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        98000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     35702521                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        35702521                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           86                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            86                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      8129000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      8129000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     35702607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     35702607                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 94523.255814                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94523.255814                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           79                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           79                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      7215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      7215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 91329.113924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 91329.113924                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           35                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            35                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           17                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.326923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.326923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           11                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           11                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1187000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1187000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.211538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.211538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 107909.090909                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 107909.090909                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     11604986                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11604986                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1487491                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1487491                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 162479297000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 162479297000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13092477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13092477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.113614                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.113614                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 109230.440386                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 109230.440386                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       743738                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       743738                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       743753                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       743753                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  82955625000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  82955625000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.056808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.056808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 111536.524895                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 111536.524895                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.102758                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             48051413                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             743844                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              64.598777                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.102758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          337                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          646                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           98334172                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          98334172                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            49670113                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           37092498                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13161079                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        3651351                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3651351                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3651351                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3651351                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          349                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             349                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          349                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            349                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36750000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36750000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36750000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36750000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3651700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3651700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3651700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3651700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000096                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000096                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000096                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000096                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 105300.859599                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 105300.859599                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 105300.859599                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 105300.859599                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           19                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                19                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          349                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          349                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     36052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     36052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     36052000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     36052000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 103300.859599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 103300.859599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 103300.859599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 103300.859599                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     19                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3651351                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3651351                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36750000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36750000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3651700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3651700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 105300.859599                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 105300.859599                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          349                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          349                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     36052000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     36052000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 103300.859599                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 103300.859599                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           329.949866                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3651700                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                349                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10463.323782                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              113000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   329.949866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.322217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.322217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          330                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          330                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.322266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7303749                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7303749                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100003447                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    19                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        32                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    16                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    16                       # number of overall hits (Count)
system.l2.overallHits::total                       32                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  333                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               743828                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  744161                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 333                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              743828                       # number of overall misses (Count)
system.l2.overallMisses::total                 744161                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        34634000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     80732222000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        80766856000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       34634000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    80732222000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       80766856000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                349                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             743844                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                744193                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               349                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            743844                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               744193                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.954155                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999978                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999957                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.954155                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999978                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999957                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 104006.006006                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 108536.142764                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    108534.115601                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 104006.006006                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 108536.142764                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   108534.115601                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               735572                       # number of writebacks (Count)
system.l2.writebacks::total                    735572                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              332                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           743826                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              744158                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             332                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          743826                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             744158                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     27902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  65855520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    65883422000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     27902000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  65855520000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   65883422000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.951289                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999976                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999953                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.951289                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999976                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999953                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84042.168675                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88536.189915                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 88534.184945                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84042.168675                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88536.189915                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 88534.184945                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         735966                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              16                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 16                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           333                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              333                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     34634000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     34634000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.954155                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.954155                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 104006.006006                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 104006.006006                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          332                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          332                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     27902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     27902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.951289                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.951289                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84042.168675                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84042.168675                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           743753                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              743753                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  80724365000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    80724365000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         743753                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            743753                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 108536.523550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 108536.523550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       743753                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          743753                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  65849305000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  65849305000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 88536.523550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 88536.523550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             16                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                16                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           75                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              75                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      7857000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7857000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data           91                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            91                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.824176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.824176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data       104760                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total       104760                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data           73                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           73                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      6215000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      6215000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.802198                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.802198                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 85136.986301                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 85136.986301                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           16                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               16                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           16                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           16                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       742743                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           742743                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       742743                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       742743                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8149.698656                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1486999                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     744158                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.998230                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       92000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         3.252347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      8146.446310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  337                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3364                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4453                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6692166                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6692166                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1471144.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1487652.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000086826500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        81745                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        81745                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3016722                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1391827                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      744158                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     735572                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1488316                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1471144                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1488316                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1471144                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  744112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  744117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  81601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  81601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  81746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  81745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        81745                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.206716                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.999642                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.506693                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        81744    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         81745                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        81745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.996465                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.996252                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.084232                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              145      0.18%      0.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            81599     99.82%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         81745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                95252224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             94153216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              478507569.48646808                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              472986610.23908943                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  199061019000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     134525.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        42496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     95209728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     94151744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 213482.235048883973                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 478294087.251419186592                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 472979215.523116350174                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          664                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1487652                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1471144                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     20059500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  51694829000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4640464885000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30210.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34749.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3154324.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        42496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     95209728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       95252224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        42496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        42496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     94153216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     94153216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       743826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          744158                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       735572                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         735572                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         213482                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      478294087                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         478507569                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       213482                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        213482                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    472986610                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        472986610                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    472986610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        213482                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     478294087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        951494180                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1488316                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1471121                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        92932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        92948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        93002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        93012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        92990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        93088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        93036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        93112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        93096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        93074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        93018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        92962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        92978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        92966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        93034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        91908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        91954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        91926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        91922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        91910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        91970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        92032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        92032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        92032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        92011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        91904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             23808963500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7441580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        51714888500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15997.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34747.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1321243                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1306768                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       331424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   571.483827                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   383.106873                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   414.925815                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4889      1.48%      1.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       130764     39.46%     40.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        12021      3.63%     44.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        10933      3.30%     47.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10428      3.15%     51.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10211      3.08%     54.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        10260      3.10%     57.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         9776      2.95%     60.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       132142     39.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       331424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              95252224                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           94151744                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              478.507569                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              472.979216                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.70                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1182134100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       628319175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5313016800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3839445720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 15713271600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  45250798050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  38333511840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  110260497285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   553.902894                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97953933000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6646900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  94460227000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1184247540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       629434905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5313559440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3839805900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 15713271600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  45899045370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  37787619360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  110366984115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   554.437840                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  96545969000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6646900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  95868191000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 405                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        735572                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                62                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             743753                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            743753                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            405                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2223950                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2223950                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    189405440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                189405440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             744158                       # Request fanout histogram
system.membus.snoopFanout::mean                     0                       # Request fanout histogram
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                   744158    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                0                       # Request fanout histogram
system.membus.snoopFanout::total               744158                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          7364368000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6910946750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1479792                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       735634                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                440                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1478315                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           19                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            743753                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           743753                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            349                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            91                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          717                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2230508                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2231225                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        47104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190283136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               190330240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          735966                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  94153216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1480159                       # Request fanout histogram
system.tol2bus.snoopFanout::mean             0.000246                       # Request fanout histogram
system.tol2bus.snoopFanout::stdev            0.015723                       # Request fanout histogram
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoopFanout::0                 1479796     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoopFanout::1                     362      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram
system.tol2bus.snoopFanout::total             1480159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 199061060000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4458080000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1745999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3719221998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1487032                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       742840                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             332                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        84287133                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       114773927                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
