#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 14:46:42 2018
# Process ID: 10084
# Current directory: F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1
# Command line: vivado.exe -log Divider_Multiple_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Divider_Multiple_top.tcl
# Log file: F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/Divider_Multiple_top.vds
# Journal file: F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Divider_Multiple_top.tcl -notrace
Command: synth_design -top Divider_Multiple_top -part xc7z100ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 396.523 ; gain = 94.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Divider_Multiple_top' [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:17]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:148]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/.Xil/Vivado-10084-LB-201805151035/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (2#1) [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/.Xil/Vivado-10084-LB-201805151035/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_0'. This will prevent further optimization [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:148]
INFO: [Synth 8-256] done synthesizing module 'Divider_Multiple_top' (3#1) [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 447.836 ; gain = 145.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 447.836 ; gain = 145.414
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/.Xil/Vivado-10084-LB-201805151035/dcp1/ila_0_in_context.xdc] for cell 'ila_0_0'
Finished Parsing XDC File [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/.Xil/Vivado-10084-LB-201805151035/dcp1/ila_0_in_context.xdc] for cell 'ila_0_0'
Parsing XDC File [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/constrs_1/Miz_sys_pin.xdc]
Finished Parsing XDC File [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/constrs_1/Miz_sys_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/constrs_1/Miz_sys_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Divider_Multiple_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Divider_Multiple_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 881.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 881.559 ; gain = 579.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 881.559 ; gain = 579.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_0_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 881.559 ; gain = 579.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element div2hz_cnt_reg was removed.  [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 881.559 ; gain = 579.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divider_Multiple_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element div2hz_cnt_reg was removed.  [F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.srcs/sources_1/new/Divider_Multiple_top.v:125]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 881.559 ; gain = 579.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 886.477 ; gain = 584.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 886.551 ; gain = 584.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |ila_0   |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |     7|
|4     |LUT1    |     3|
|5     |LUT2    |     9|
|6     |LUT3    |     4|
|7     |LUT4    |     3|
|8     |LUT5    |     5|
|9     |LUT6    |    27|
|10    |FDCE    |    38|
|11    |IBUF    |     1|
|12    |IBUFGDS |     1|
|13    |OBUF    |     5|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   104|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 906.121 ; gain = 169.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 906.121 ; gain = 603.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 920.754 ; gain = 620.063
INFO: [Common 17-1381] The checkpoint 'F:/MZ7100/CODE/S01/S01_CH09_CLK_DIV/Divider_Multiple/Miz_sys.runs/synth_1/Divider_Multiple_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Divider_Multiple_top_utilization_synth.rpt -pb Divider_Multiple_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 920.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 14:47:19 2018...
