
Waveshare_LCD_U575.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c348  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f21  0800c580  0800c580  0000d580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d4a4  0800d4a4  0000e4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d4ac  0800d4ac  0000e4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d4b0  0800d4b0  0000e4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  20000000  0800d4b4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000368  200001f0  0800d6a4  0000f1f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000558  0800d6a4  0000f558  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000f1f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021227  00000000  00000000  0000f226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000415c  00000000  00000000  0003044d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ab8  00000000  00000000  000345b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014ad  00000000  00000000  00036068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036e50  00000000  00000000  00037515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00024582  00000000  00000000  0006e365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00150c7c  00000000  00000000  000928e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e3563  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008260  00000000  00000000  001e35a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001eb808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001f0 	.word	0x200001f0
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c568 	.word	0x0800c568

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001f4 	.word	0x200001f4
 8000274:	0800c568 	.word	0x0800c568

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bc4:	f000 b9b0 	b.w	8000f28 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	4688      	mov	r8, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	468e      	mov	lr, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14a      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d95f      	bls.n	8000cb6 <__udivmoddi4+0xd6>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	b14e      	cbz	r6, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	f1c6 0320 	rsb	r3, r6, #32
 8000c00:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c10:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c1e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x5e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x5c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 8154 	bhi.w	8000ee4 <__udivmoddi4+0x304>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	b2a2      	uxth	r2, r4
 8000c42:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c46:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d90b      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000c5c:	bf2c      	ite	cs
 8000c5e:	2401      	movcs	r4, #1
 8000c60:	2400      	movcc	r4, #0
 8000c62:	4594      	cmp	ip, r2
 8000c64:	d902      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	2c00      	cmp	r4, #0
 8000c68:	f000 813f 	beq.w	8000eea <__udivmoddi4+0x30a>
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	eba2 020c 	sub.w	r2, r2, ip
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa2>
 8000c7a:	40f2      	lsrs	r2, r6
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xb6>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb0>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d14e      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000c9e:	4543      	cmp	r3, r8
 8000ca0:	f0c0 8112 	bcc.w	8000ec8 <__udivmoddi4+0x2e8>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f240 810f 	bls.w	8000ec8 <__udivmoddi4+0x2e8>
 8000caa:	4608      	mov	r0, r1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e8      	beq.n	8000c82 <__udivmoddi4+0xa2>
 8000cb0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb4:	e7e5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f000 80ac 	beq.w	8000e14 <__udivmoddi4+0x234>
 8000cbc:	fab2 f682 	clz	r6, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	f040 80bb 	bne.w	8000e3c <__udivmoddi4+0x25c>
 8000cc6:	1a8b      	subs	r3, r1, r2
 8000cc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ccc:	b2bc      	uxth	r4, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	0c02      	lsrs	r2, r0, #16
 8000cd2:	b280      	uxth	r0, r0
 8000cd4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cd8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cdc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000ce0:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d90e      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80ec 	beq.w	8000edc <__udivmoddi4+0x2fc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	fb04 f408 	mul.w	r4, r4, r8
 8000d14:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x154>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000d22:	bf2c      	ite	cs
 8000d24:	2001      	movcs	r0, #1
 8000d26:	2000      	movcc	r0, #0
 8000d28:	4294      	cmp	r4, r2
 8000d2a:	d902      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 80d1 	beq.w	8000ed4 <__udivmoddi4+0x2f4>
 8000d32:	4698      	mov	r8, r3
 8000d34:	1b12      	subs	r2, r2, r4
 8000d36:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa08 f401 	lsl.w	r4, r8, r1
 8000d46:	fa00 f901 	lsl.w	r9, r0, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d52:	408a      	lsls	r2, r1
 8000d54:	431f      	orrs	r7, r3
 8000d56:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fa1f fc87 	uxth.w	ip, r7
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fbb8 fef0 	udiv	lr, r8, r0
 8000d68:	fb00 881e 	mls	r8, r0, lr, r8
 8000d6c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d70:	fb0e f80c 	mul.w	r8, lr, ip
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d90e      	bls.n	8000d96 <__udivmoddi4+0x1b6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	bf2c      	ite	cs
 8000d80:	f04f 0b01 	movcs.w	fp, #1
 8000d84:	f04f 0b00 	movcc.w	fp, #0
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	d903      	bls.n	8000d94 <__udivmoddi4+0x1b4>
 8000d8c:	f1bb 0f00 	cmp.w	fp, #0
 8000d90:	f000 80b8 	beq.w	8000f04 <__udivmoddi4+0x324>
 8000d94:	46d6      	mov	lr, sl
 8000d96:	eba4 0408 	sub.w	r4, r4, r8
 8000d9a:	fa1f f883 	uxth.w	r8, r3
 8000d9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da2:	fb00 4413 	mls	r4, r0, r3, r4
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d90e      	bls.n	8000dd0 <__udivmoddi4+0x1f0>
 8000db2:	193c      	adds	r4, r7, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0801 	movcs.w	r8, #1
 8000dbe:	f04f 0800 	movcc.w	r8, #0
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d903      	bls.n	8000dce <__udivmoddi4+0x1ee>
 8000dc6:	f1b8 0f00 	cmp.w	r8, #0
 8000dca:	f000 809f 	beq.w	8000f0c <__udivmoddi4+0x32c>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd4:	eba4 040c 	sub.w	r4, r4, ip
 8000dd8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ddc:	4564      	cmp	r4, ip
 8000dde:	4673      	mov	r3, lr
 8000de0:	46e0      	mov	r8, ip
 8000de2:	d302      	bcc.n	8000dea <__udivmoddi4+0x20a>
 8000de4:	d107      	bne.n	8000df6 <__udivmoddi4+0x216>
 8000de6:	45f1      	cmp	r9, lr
 8000de8:	d205      	bcs.n	8000df6 <__udivmoddi4+0x216>
 8000dea:	ebbe 0302 	subs.w	r3, lr, r2
 8000dee:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df2:	3801      	subs	r0, #1
 8000df4:	46e0      	mov	r8, ip
 8000df6:	b15d      	cbz	r5, 8000e10 <__udivmoddi4+0x230>
 8000df8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dfc:	eb64 0408 	sbc.w	r4, r4, r8
 8000e00:	fa04 f606 	lsl.w	r6, r4, r6
 8000e04:	fa22 f301 	lsr.w	r3, r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	431e      	orrs	r6, r3
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e736      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000e14:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e18:	0c01      	lsrs	r1, r0, #16
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	b280      	uxth	r0, r0
 8000e1e:	4696      	mov	lr, r2
 8000e20:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e24:	2620      	movs	r6, #32
 8000e26:	4690      	mov	r8, r2
 8000e28:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e32:	eba3 0308 	sub.w	r3, r3, r8
 8000e36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0xf4>
 8000e3c:	40b7      	lsls	r7, r6
 8000e3e:	f1c6 0320 	rsb	r3, r6, #32
 8000e42:	fa01 f206 	lsl.w	r2, r1, r6
 8000e46:	fa21 f803 	lsr.w	r8, r1, r3
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e52:	b2bc      	uxth	r4, r7
 8000e54:	40b0      	lsls	r0, r6
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0c02      	lsrs	r2, r0, #16
 8000e5a:	0c19      	lsrs	r1, r3, #16
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e62:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e66:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	4588      	cmp	r8, r1
 8000e70:	d951      	bls.n	8000f16 <__udivmoddi4+0x336>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0a01 	movcs.w	sl, #1
 8000e7e:	f04f 0a00 	movcc.w	sl, #0
 8000e82:	4588      	cmp	r8, r1
 8000e84:	d902      	bls.n	8000e8c <__udivmoddi4+0x2ac>
 8000e86:	f1ba 0f00 	cmp.w	sl, #0
 8000e8a:	d031      	beq.n	8000ef0 <__udivmoddi4+0x310>
 8000e8c:	eba1 0108 	sub.w	r1, r1, r8
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea2:	4543      	cmp	r3, r8
 8000ea4:	d235      	bcs.n	8000f12 <__udivmoddi4+0x332>
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eac:	bf2c      	ite	cs
 8000eae:	f04f 0a01 	movcs.w	sl, #1
 8000eb2:	f04f 0a00 	movcc.w	sl, #0
 8000eb6:	4543      	cmp	r3, r8
 8000eb8:	d2bb      	bcs.n	8000e32 <__udivmoddi4+0x252>
 8000eba:	f1ba 0f00 	cmp.w	sl, #0
 8000ebe:	d1b8      	bne.n	8000e32 <__udivmoddi4+0x252>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	e7b4      	b.n	8000e32 <__udivmoddi4+0x252>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb68 0203 	sbc.w	r2, r8, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4696      	mov	lr, r2
 8000ed2:	e6eb      	b.n	8000cac <__udivmoddi4+0xcc>
 8000ed4:	443a      	add	r2, r7
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x154>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	443b      	add	r3, r7
 8000ee2:	e710      	b.n	8000d06 <__udivmoddi4+0x126>
 8000ee4:	3902      	subs	r1, #2
 8000ee6:	443b      	add	r3, r7
 8000ee8:	e6a9      	b.n	8000c3e <__udivmoddi4+0x5e>
 8000eea:	443a      	add	r2, r7
 8000eec:	3802      	subs	r0, #2
 8000eee:	e6be      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ef0:	eba7 0808 	sub.w	r8, r7, r8
 8000ef4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ef8:	4441      	add	r1, r8
 8000efa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efe:	fb09 f804 	mul.w	r8, r9, r4
 8000f02:	e7c9      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	e744      	b.n	8000d96 <__udivmoddi4+0x1b6>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	443c      	add	r4, r7
 8000f10:	e75e      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000f12:	4649      	mov	r1, r9
 8000f14:	e78d      	b.n	8000e32 <__udivmoddi4+0x252>
 8000f16:	eba1 0108 	sub.w	r1, r1, r8
 8000f1a:	46cc      	mov	ip, r9
 8000f1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f20:	fb09 f804 	mul.w	r8, r9, r4
 8000f24:	e7b8      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f26:	bf00      	nop

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <CST816T_Init>:
#include <stdbool.h> // For true/false

I2C_HandleTypeDef *hi2c_cst816t;
volatile bool touch_event_pending = false; // Flag for touch interrupt

void CST816T_Init(I2C_HandleTypeDef *hi2c) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
    hi2c_cst816t = hi2c;
 8000f34:	4a0d      	ldr	r2, [pc, #52]	@ (8000f6c <CST816T_Init+0x40>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6013      	str	r3, [r2, #0]

    // --- Hardware Reset for CST816T ---
	HAL_GPIO_WritePin(CST816T_RST_GPIO_Port, CST816T_RST_Pin, GPIO_PIN_RESET); // Pull low to reset
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2104      	movs	r1, #4
 8000f3e:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <CST816T_Init+0x44>)
 8000f40:	f001 ffee 	bl	8002f20 <HAL_GPIO_WritePin>
	HAL_Delay(10); // Hold low for a short period
 8000f44:	200a      	movs	r0, #10
 8000f46:	f001 fbfd 	bl	8002744 <HAL_Delay>
	HAL_GPIO_WritePin(CST816T_RST_GPIO_Port, CST816T_RST_Pin, GPIO_PIN_SET);   // Pull high for normal operation
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2104      	movs	r1, #4
 8000f4e:	4808      	ldr	r0, [pc, #32]	@ (8000f70 <CST816T_Init+0x44>)
 8000f50:	f001 ffe6 	bl	8002f20 <HAL_GPIO_WritePin>
	HAL_Delay(100); // Wait for the touch controller to come out of reset
 8000f54:	2064      	movs	r0, #100	@ 0x64
 8000f56:	f001 fbf5 	bl	8002744 <HAL_Delay>
    // This is handled in the .ioc file, but ensure it's correct.

    // No specific initialization commands needed for CST816T typically,
    // as it wakes up and starts reporting automatically.
    // Just verify communication.
    uint8_t chip_id = CST816T_WhoAmI();
 8000f5a:	f000 f87f 	bl	800105c <CST816T_WhoAmI>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	73fb      	strb	r3, [r7, #15]
        // printf("CST816T found, Chip ID: 0x%02X\r\n", chip_id);
    } else {
        // Error: Chip ID mismatch
        // printf("CST816T not found or incorrect Chip ID: 0x%02X\r\n", chip_id);
    }
}
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	2000020c 	.word	0x2000020c
 8000f70:	42020800 	.word	0x42020800

08000f74 <CST816T_ReadTouch>:

uint8_t CST816T_ReadTouch(TS_State_t *ts_state) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08c      	sub	sp, #48	@ 0x30
 8000f78:	af04      	add	r7, sp, #16
 8000f7a:	6078      	str	r0, [r7, #4]
    uint8_t data[6]; // To read Gesture ID, Finger Num, X/Y coords
    HAL_StatusTypeDef status;

    // Read multiple registers starting from GESTURE_ID (0x01)
    status = HAL_I2C_Mem_Read(hi2c_cst816t, CST816T_I2C_ADDR_READ, CST816T_GESTURE_ID, I2C_MEMADD_SIZE_8BIT, data, 6, HAL_MAX_DELAY);
 8000f7c:	4b36      	ldr	r3, [pc, #216]	@ (8001058 <CST816T_ReadTouch+0xe4>)
 8000f7e:	6818      	ldr	r0, [r3, #0]
 8000f80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f84:	9302      	str	r3, [sp, #8]
 8000f86:	2306      	movs	r3, #6
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	2201      	movs	r2, #1
 8000f94:	21bb      	movs	r1, #187	@ 0xbb
 8000f96:	f002 f8b3 	bl	8003100 <HAL_I2C_Mem_Read>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK) {
 8000f9e:	7ffb      	ldrb	r3, [r7, #31]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d151      	bne.n	8001048 <CST816T_ReadTouch+0xd4>
        ts_state->gesture_id = data[0];
 8000fa4:	7b3a      	ldrb	r2, [r7, #12]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	719a      	strb	r2, [r3, #6]
        ts_state->touch_detected = (data[1] & 0x0F) > 0; // Finger Num is lower 4 bits of data[1]
 8000faa:	7b7b      	ldrb	r3, [r7, #13]
 8000fac:	f003 030f 	and.w	r3, r3, #15
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	bfcc      	ite	gt
 8000fb4:	2301      	movgt	r3, #1
 8000fb6:	2300      	movle	r3, #0
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	701a      	strb	r2, [r3, #0]

        if (ts_state->touch_detected) {
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d03c      	beq.n	8001042 <CST816T_ReadTouch+0xce>
            ts_state->x = ((data[2] & 0x0F) << 8) | data[3]; // X coords from data[2] (4 bits) and data[3] (8 bits)
 8000fc8:	7bbb      	ldrb	r3, [r7, #14]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000fd4:	b21a      	sxth	r2, r3
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	805a      	strh	r2, [r3, #2]
            ts_state->y = ((data[4] & 0x0F) << 8) | data[5]; // Y coords from data[4] (4 bits) and data[5] (8 bits)
 8000fe4:	7c3b      	ldrb	r3, [r7, #16]
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	021b      	lsls	r3, r3, #8
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	7c7b      	ldrb	r3, [r7, #17]
 8000ff4:	b21b      	sxth	r3, r3
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	809a      	strh	r2, [r3, #4]
            // For a 170x320 portrait display:
            // X-axis mapping: 0-239 (touch) -> 0-169 (display) with a 35 pixel offset on the display.
            // Y-axis mapping: 0-279 (touch) -> 0-319 (display). Often Y is inverted.
            //
            // Corrected mapping often looks like:
            int raw_x = ts_state->x;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	885b      	ldrh	r3, [r3, #2]
 8001004:	61bb      	str	r3, [r7, #24]
            int raw_y = ts_state->y;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	889b      	ldrh	r3, [r3, #4]
 800100a:	617b      	str	r3, [r7, #20]
            // Example mapping for 1.69" 170x320:
            // Assuming touch reports 240x280 (width x height)
            // And display is 170x320 (width x height)
            // Usually, the X-axis of the touch is shifted by 35 or 40 pixels.
            // And Y-axis is inverted.
            ts_state->x = (raw_x * ST7789_WIDTH) / 240; // Scale X
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	b29a      	uxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	805a      	strh	r2, [r3, #2]
            ts_state->y = ST7789_HEIGHT - (raw_y * ST7789_HEIGHT) / 280; // Scale Y and invert
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	b29b      	uxth	r3, r3
 8001018:	f5c3 738c 	rsb	r3, r3, #280	@ 0x118
 800101c:	b29a      	uxth	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	809a      	strh	r2, [r3, #4]
            // For now, let's just use raw scaled coordinates.
            // You will almost certainly need to adjust these `ts_state->x` and `ts_state->y` lines
            // after initial testing to align touch with display.

            // Ensure coordinates are within display bounds
            if (ts_state->x >= ST7789_WIDTH) ts_state->x = ST7789_WIDTH - 1;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	885b      	ldrh	r3, [r3, #2]
 8001026:	2bef      	cmp	r3, #239	@ 0xef
 8001028:	d902      	bls.n	8001030 <CST816T_ReadTouch+0xbc>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	22ef      	movs	r2, #239	@ 0xef
 800102e:	805a      	strh	r2, [r3, #2]
            if (ts_state->y >= ST7789_HEIGHT) ts_state->y = ST7789_HEIGHT - 1;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	889b      	ldrh	r3, [r3, #4]
 8001034:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001038:	d303      	bcc.n	8001042 <CST816T_ReadTouch+0xce>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f240 1217 	movw	r2, #279	@ 0x117
 8001040:	809a      	strh	r2, [r3, #4]
        }
        return ts_state->touch_detected;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	e003      	b.n	8001050 <CST816T_ReadTouch+0xdc>
    } else {
        ts_state->touch_detected = 0;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
        return 0; // Error or no touch
 800104e:	2300      	movs	r3, #0
    }
}
 8001050:	4618      	mov	r0, r3
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	2000020c 	.word	0x2000020c

0800105c <CST816T_WhoAmI>:

uint8_t CST816T_WhoAmI(void) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af04      	add	r7, sp, #16
    uint8_t chip_id = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c_cst816t, CST816T_I2C_ADDR_READ, CST816T_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &chip_id, 1, HAL_MAX_DELAY);
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <CST816T_WhoAmI+0x40>)
 8001068:	6818      	ldr	r0, [r3, #0]
 800106a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800106e:	9302      	str	r3, [sp, #8]
 8001070:	2301      	movs	r3, #1
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	1dbb      	adds	r3, r7, #6
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2301      	movs	r3, #1
 800107a:	22a7      	movs	r2, #167	@ 0xa7
 800107c:	21bb      	movs	r1, #187	@ 0xbb
 800107e:	f002 f83f 	bl	8003100 <HAL_I2C_Mem_Read>
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    if (status == HAL_OK) {
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <CST816T_WhoAmI+0x34>
        return chip_id;
 800108c:	79bb      	ldrb	r3, [r7, #6]
 800108e:	e000      	b.n	8001092 <CST816T_WhoAmI+0x36>
    }
    return 0x00; // Error
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000020c 	.word	0x2000020c

080010a0 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b088      	sub	sp, #32
 80010a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	4b44      	ldr	r3, [pc, #272]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010bc:	4a42      	ldr	r2, [pc, #264]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010c6:	4b40      	ldr	r3, [pc, #256]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d4:	4b3c      	ldr	r3, [pc, #240]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010da:	4a3b      	ldr	r2, [pc, #236]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010e4:	4b38      	ldr	r3, [pc, #224]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f2:	4b35      	ldr	r3, [pc, #212]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010f8:	4a33      	ldr	r2, [pc, #204]	@ (80011c8 <MX_GPIO_Init+0x128>)
 80010fa:	f043 0302 	orr.w	r3, r3, #2
 80010fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001102:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <MX_GPIO_Init+0x128>)
 8001104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2101      	movs	r1, #1
 8001114:	482d      	ldr	r0, [pc, #180]	@ (80011cc <MX_GPIO_Init+0x12c>)
 8001116:	f001 ff03 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_RST_GPIO_Port, TP_RST_Pin, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	2104      	movs	r1, #4
 800111e:	482b      	ldr	r0, [pc, #172]	@ (80011cc <MX_GPIO_Init+0x12c>)
 8001120:	f001 fefe 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001124:	2201      	movs	r2, #1
 8001126:	2110      	movs	r1, #16
 8001128:	4829      	ldr	r0, [pc, #164]	@ (80011d0 <MX_GPIO_Init+0x130>)
 800112a:	f001 fef9 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2101      	movs	r1, #1
 8001132:	4828      	ldr	r0, [pc, #160]	@ (80011d4 <MX_GPIO_Init+0x134>)
 8001134:	f001 fef4 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	2102      	movs	r1, #2
 800113c:	4825      	ldr	r0, [pc, #148]	@ (80011d4 <MX_GPIO_Init+0x134>)
 800113e:	f001 feef 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_Pin TP_RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin|TP_RST_Pin;
 8001142:	2305      	movs	r3, #5
 8001144:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001146:	2301      	movs	r3, #1
 8001148:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114e:	2303      	movs	r3, #3
 8001150:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f107 030c 	add.w	r3, r7, #12
 8001156:	4619      	mov	r1, r3
 8001158:	481c      	ldr	r0, [pc, #112]	@ (80011cc <MX_GPIO_Init+0x12c>)
 800115a:	f001 fd01 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 800115e:	2302      	movs	r3, #2
 8001160:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001162:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <MX_GPIO_Init+0x138>)
 8001164:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001166:	2301      	movs	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	4619      	mov	r1, r3
 8001170:	4816      	ldr	r0, [pc, #88]	@ (80011cc <MX_GPIO_Init+0x12c>)
 8001172:	f001 fcf5 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001176:	2310      	movs	r3, #16
 8001178:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001182:	2303      	movs	r3, #3
 8001184:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	4619      	mov	r1, r3
 800118c:	4810      	ldr	r0, [pc, #64]	@ (80011d0 <MX_GPIO_Init+0x130>)
 800118e:	f001 fce7 	bl	8002b60 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin BL_Pin */
  GPIO_InitStruct.Pin = DC_Pin|BL_Pin;
 8001192:	2303      	movs	r3, #3
 8001194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <MX_GPIO_Init+0x134>)
 80011aa:	f001 fcd9 	bl	8002b60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	200c      	movs	r0, #12
 80011b4:	f001 fba2 	bl	80028fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011b8:	200c      	movs	r0, #12
 80011ba:	f001 fbb9 	bl	8002930 <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	3720      	adds	r7, #32
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	46020c00 	.word	0x46020c00
 80011cc:	42020800 	.word	0x42020800
 80011d0:	42020000 	.word	0x42020000
 80011d4:	42020400 	.word	0x42020400
 80011d8:	10210000 	.word	0x10210000

080011dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001254 <MX_I2C1_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001258 <MX_I2C1_Init+0x7c>)
 80011ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <MX_I2C1_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_I2C1_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001216:	480e      	ldr	r0, [pc, #56]	@ (8001250 <MX_I2C1_Init+0x74>)
 8001218:	f001 fed6 	bl	8002fc8 <HAL_I2C_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001222:	f000 fa23 	bl	800166c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001226:	2100      	movs	r1, #0
 8001228:	4809      	ldr	r0, [pc, #36]	@ (8001250 <MX_I2C1_Init+0x74>)
 800122a:	f002 faf1 	bl	8003810 <HAL_I2CEx_ConfigAnalogFilter>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001234:	f000 fa1a 	bl	800166c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001238:	2100      	movs	r1, #0
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_I2C1_Init+0x74>)
 800123c:	f002 fb33 	bl	80038a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001246:	f000 fa11 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000214 	.word	0x20000214
 8001254:	40005400 	.word	0x40005400
 8001258:	30909dec 	.word	0x30909dec

0800125c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b0ba      	sub	sp, #232	@ 0xe8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	22c0      	movs	r2, #192	@ 0xc0
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f009 f843 	bl	800a308 <memset>
  if(i2cHandle->Instance==I2C1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a26      	ldr	r2, [pc, #152]	@ (8001320 <HAL_I2C_MspInit+0xc4>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d144      	bne.n	8001316 <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800128c:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001298:	2300      	movs	r3, #0
 800129a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129c:	f107 0310 	add.w	r3, r7, #16
 80012a0:	4618      	mov	r0, r3
 80012a2:	f003 ff5d 	bl	8005160 <HAL_RCCEx_PeriphCLKConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80012ac:	f000 f9de 	bl	800166c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 80012b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012c0:	4b18      	ldr	r3, [pc, #96]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 80012c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012ce:	23c0      	movs	r3, #192	@ 0xc0
 80012d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d4:	2312      	movs	r3, #18
 80012d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e6:	2304      	movs	r3, #4
 80012e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	@ (8001328 <HAL_I2C_MspInit+0xcc>)
 80012f4:	f001 fc34 	bl	8002b60 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 80012fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012fe:	4a09      	ldr	r2, [pc, #36]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 8001300:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001304:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <HAL_I2C_MspInit+0xc8>)
 800130a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800130e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001316:	bf00      	nop
 8001318:	37e8      	adds	r7, #232	@ 0xe8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40005400 	.word	0x40005400
 8001324:	46020c00 	.word	0x46020c00
 8001328:	42020400 	.word	0x42020400

0800132c <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001330:	2000      	movs	r0, #0
 8001332:	f002 fb05 	bl	8003940 <HAL_ICACHE_ConfigAssociativityMode>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800133c:	f000 f996 	bl	800166c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001340:	f002 fb1e 	bl	8003980 <HAL_ICACHE_Enable>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800134a:	f000 f98f 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b090      	sub	sp, #64	@ 0x40
 8001358:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800135a:	f001 f9a3 	bl	80026a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800135e:	f000 f965 	bl	800162c <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8001362:	f000 f909 	bl	8001578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001366:	f7ff fe9b 	bl	80010a0 <MX_GPIO_Init>
  MX_ICACHE_Init();
 800136a:	f7ff ffdf 	bl	800132c <MX_ICACHE_Init>
  MX_SPI1_Init();
 800136e:	f000 f983 	bl	8001678 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001372:	f7ff ff33 	bl	80011dc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ST7789_Init(&hspi1); // Initialize the display
 8001376:	4872      	ldr	r0, [pc, #456]	@ (8001540 <main+0x1ec>)
 8001378:	f000 fb08 	bl	800198c <ST7789_Init>
  ST7789_FillScreen(ST7789_BLACK); // Clear the screen
 800137c:	2000      	movs	r0, #0
 800137e:	f000 fb6f 	bl	8001a60 <ST7789_FillScreen>
  HAL_Delay(500);
 8001382:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001386:	f001 f9dd 	bl	8002744 <HAL_Delay>

  CST816T_Init(&hi2c1); // Initialize the touch controller
 800138a:	486e      	ldr	r0, [pc, #440]	@ (8001544 <main+0x1f0>)
 800138c:	f7ff fdce 	bl	8000f2c <CST816T_Init>

  // Initial screen setup
  ST7789_DrawString(10, 10, "Hello, Gemini!", &Font_8x14, ST7789_WHITE, ST7789_BLACK);
 8001390:	2300      	movs	r3, #0
 8001392:	9301      	str	r3, [sp, #4]
 8001394:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	4b6b      	ldr	r3, [pc, #428]	@ (8001548 <main+0x1f4>)
 800139c:	4a6b      	ldr	r2, [pc, #428]	@ (800154c <main+0x1f8>)
 800139e:	210a      	movs	r1, #10
 80013a0:	200a      	movs	r0, #10
 80013a2:	f000 fce9 	bl	8001d78 <ST7789_DrawString>
  ST7789_DrawString(10, 40, "STM32 NUCLEO-U575ZI-Q", &Font_7x11, ST7789_WHITE, ST7789_BLACK);
 80013a6:	2300      	movs	r3, #0
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	4b67      	ldr	r3, [pc, #412]	@ (8001550 <main+0x1fc>)
 80013b2:	4a68      	ldr	r2, [pc, #416]	@ (8001554 <main+0x200>)
 80013b4:	2128      	movs	r1, #40	@ 0x28
 80013b6:	200a      	movs	r0, #10
 80013b8:	f000 fcde 	bl	8001d78 <ST7789_DrawString>
  ST7789_DrawString(10, 60, "Waveshare 1.69inch LCD", &Font_8x14, ST7789_WHITE, ST7789_BLACK);
 80013bc:	2300      	movs	r3, #0
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	4b60      	ldr	r3, [pc, #384]	@ (8001548 <main+0x1f4>)
 80013c8:	4a63      	ldr	r2, [pc, #396]	@ (8001558 <main+0x204>)
 80013ca:	213c      	movs	r1, #60	@ 0x3c
 80013cc:	200a      	movs	r0, #10
 80013ce:	f000 fcd3 	bl	8001d78 <ST7789_DrawString>
  ST7789_DrawString(10, 90, "Touch and Display Demo", &Font_7x11, ST7789_WHITE, ST7789_BLACK);
 80013d2:	2300      	movs	r3, #0
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	4b5c      	ldr	r3, [pc, #368]	@ (8001550 <main+0x1fc>)
 80013de:	4a5f      	ldr	r2, [pc, #380]	@ (800155c <main+0x208>)
 80013e0:	215a      	movs	r1, #90	@ 0x5a
 80013e2:	200a      	movs	r0, #10
 80013e4:	f000 fcc8 	bl	8001d78 <ST7789_DrawString>

  char buffer[50];
  int touch_display_y = 150; // Y position to display touch coordinates
 80013e8:	2396      	movs	r3, #150	@ 0x96
 80013ea:	637b      	str	r3, [r7, #52]	@ 0x34

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80013ec:	2000      	movs	r0, #0
 80013ee:	f000 ff4f 	bl	8002290 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f000 ff4c 	bl	8002290 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80013f8:	2002      	movs	r0, #2
 80013fa:	f000 ff49 	bl	8002290 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80013fe:	2101      	movs	r1, #1
 8001400:	2000      	movs	r0, #0
 8001402:	f000 ffd5 	bl	80023b0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001406:	4b56      	ldr	r3, [pc, #344]	@ (8001560 <main+0x20c>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800140c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800140e:	4b54      	ldr	r3, [pc, #336]	@ (8001560 <main+0x20c>)
 8001410:	2200      	movs	r2, #0
 8001412:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001414:	4b52      	ldr	r3, [pc, #328]	@ (8001560 <main+0x20c>)
 8001416:	2200      	movs	r2, #0
 8001418:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800141a:	4b51      	ldr	r3, [pc, #324]	@ (8001560 <main+0x20c>)
 800141c:	2200      	movs	r2, #0
 800141e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001420:	4b4f      	ldr	r3, [pc, #316]	@ (8001560 <main+0x20c>)
 8001422:	2200      	movs	r2, #0
 8001424:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001426:	494e      	ldr	r1, [pc, #312]	@ (8001560 <main+0x20c>)
 8001428:	2000      	movs	r0, #0
 800142a:	f001 f85b 	bl	80024e4 <BSP_COM_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <main+0xe4>
  {
    Error_Handler();
 8001434:	f000 f91a 	bl	800166c <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	// Check for touch event
	  if (touch_event_pending) {
 8001438:	4b4a      	ldr	r3, [pc, #296]	@ (8001564 <main+0x210>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d079      	beq.n	8001536 <main+0x1e2>
			  touch_event_pending = false; // Clear the flag
 8001442:	4b48      	ldr	r3, [pc, #288]	@ (8001564 <main+0x210>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
			  if (CST816T_ReadTouch(&touch_state)) {
 8001448:	4847      	ldr	r0, [pc, #284]	@ (8001568 <main+0x214>)
 800144a:	f7ff fd93 	bl	8000f74 <CST816T_ReadTouch>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d070      	beq.n	8001536 <main+0x1e2>
				  if (touch_state.touch_detected) {
 8001454:	4b44      	ldr	r3, [pc, #272]	@ (8001568 <main+0x214>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d051      	beq.n	8001500 <main+0x1ac>
					  // Clear previous touch info
					  ST7789_FillRectangle(0, touch_display_y, ST7789_WIDTH, Font_7x11.height * 2 + 10, ST7789_BLUE);
 800145c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800145e:	b219      	sxth	r1, r3
 8001460:	4b3b      	ldr	r3, [pc, #236]	@ (8001550 <main+0x1fc>)
 8001462:	795b      	ldrb	r3, [r3, #5]
 8001464:	3305      	adds	r3, #5
 8001466:	b29b      	uxth	r3, r3
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	b29b      	uxth	r3, r3
 800146c:	b21b      	sxth	r3, r3
 800146e:	221f      	movs	r2, #31
 8001470:	9200      	str	r2, [sp, #0]
 8001472:	22f0      	movs	r2, #240	@ 0xf0
 8001474:	2000      	movs	r0, #0
 8001476:	f000 fb3d 	bl	8001af4 <ST7789_FillRectangle>

					  // Display touch coordinates
					  sprintf(buffer, "X: %03d Y: %03d", touch_state.x, touch_state.y);
 800147a:	4b3b      	ldr	r3, [pc, #236]	@ (8001568 <main+0x214>)
 800147c:	885b      	ldrh	r3, [r3, #2]
 800147e:	461a      	mov	r2, r3
 8001480:	4b39      	ldr	r3, [pc, #228]	@ (8001568 <main+0x214>)
 8001482:	889b      	ldrh	r3, [r3, #4]
 8001484:	4638      	mov	r0, r7
 8001486:	4939      	ldr	r1, [pc, #228]	@ (800156c <main+0x218>)
 8001488:	f008 fe48 	bl	800a11c <siprintf>
					  ST7789_WriteString(10, touch_display_y, buffer, &Font_7x11, ST7789_WHITE, ST7789_BLUE);
 800148c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800148e:	b219      	sxth	r1, r3
 8001490:	463a      	mov	r2, r7
 8001492:	231f      	movs	r3, #31
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <main+0x1fc>)
 800149e:	200a      	movs	r0, #10
 80014a0:	f000 fc94 	bl	8001dcc <ST7789_WriteString>

					  // Display gesture (if any)
					  // You can decode gesture_id (e.g., 0x01=Tap, 0x02=Swipe Up, etc. - check CST816T datasheet)
					  sprintf(buffer, "Gesture: 0x%02X", touch_state.gesture_id);
 80014a4:	4b30      	ldr	r3, [pc, #192]	@ (8001568 <main+0x214>)
 80014a6:	799b      	ldrb	r3, [r3, #6]
 80014a8:	461a      	mov	r2, r3
 80014aa:	463b      	mov	r3, r7
 80014ac:	4930      	ldr	r1, [pc, #192]	@ (8001570 <main+0x21c>)
 80014ae:	4618      	mov	r0, r3
 80014b0:	f008 fe34 	bl	800a11c <siprintf>
					  ST7789_WriteString(10, touch_display_y + Font_7x11.height + 5, buffer, &Font_7x11, ST7789_ORANGE, ST7789_BLUE);
 80014b4:	4b26      	ldr	r3, [pc, #152]	@ (8001550 <main+0x1fc>)
 80014b6:	795b      	ldrb	r3, [r3, #5]
 80014b8:	461a      	mov	r2, r3
 80014ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4413      	add	r3, r2
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	3305      	adds	r3, #5
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	b219      	sxth	r1, r3
 80014c8:	463a      	mov	r2, r7
 80014ca:	231f      	movs	r3, #31
 80014cc:	9301      	str	r3, [sp, #4]
 80014ce:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <main+0x1fc>)
 80014d6:	200a      	movs	r0, #10
 80014d8:	f000 fc78 	bl	8001dcc <ST7789_WriteString>

					  // Optionally, draw a circle at the touch point
					  ST7789_FillRectangle(touch_state.x - 2, touch_state.y - 2, 5, 5, ST7789_RED);
 80014dc:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <main+0x214>)
 80014de:	885b      	ldrh	r3, [r3, #2]
 80014e0:	3b02      	subs	r3, #2
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	b218      	sxth	r0, r3
 80014e6:	4b20      	ldr	r3, [pc, #128]	@ (8001568 <main+0x214>)
 80014e8:	889b      	ldrh	r3, [r3, #4]
 80014ea:	3b02      	subs	r3, #2
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	b219      	sxth	r1, r3
 80014f0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2305      	movs	r3, #5
 80014f8:	2205      	movs	r2, #5
 80014fa:	f000 fafb 	bl	8001af4 <ST7789_FillRectangle>
 80014fe:	e01a      	b.n	8001536 <main+0x1e2>
				  } else {
					  // No touch detected, clear touch info after release
					  ST7789_FillRectangle(0, touch_display_y, ST7789_WIDTH, Font_7x11.height * 2 + 10, ST7789_BLUE);
 8001500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001502:	b219      	sxth	r1, r3
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <main+0x1fc>)
 8001506:	795b      	ldrb	r3, [r3, #5]
 8001508:	3305      	adds	r3, #5
 800150a:	b29b      	uxth	r3, r3
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	b29b      	uxth	r3, r3
 8001510:	b21b      	sxth	r3, r3
 8001512:	221f      	movs	r2, #31
 8001514:	9200      	str	r2, [sp, #0]
 8001516:	22f0      	movs	r2, #240	@ 0xf0
 8001518:	2000      	movs	r0, #0
 800151a:	f000 faeb 	bl	8001af4 <ST7789_FillRectangle>
					  ST7789_WriteString(10, touch_display_y, "No Touch", &Font_7x11, ST7789_WHITE, ST7789_BLUE);
 800151e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001520:	b219      	sxth	r1, r3
 8001522:	231f      	movs	r3, #31
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <main+0x1fc>)
 800152e:	4a11      	ldr	r2, [pc, #68]	@ (8001574 <main+0x220>)
 8001530:	200a      	movs	r0, #10
 8001532:	f000 fc4b 	bl	8001dcc <ST7789_WriteString>
			  }
		  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(10); // Small delay to prevent busy-waiting if no touch event
 8001536:	200a      	movs	r0, #10
 8001538:	f001 f904 	bl	8002744 <HAL_Delay>
	  if (touch_event_pending) {
 800153c:	e77c      	b.n	8001438 <main+0xe4>
 800153e:	bf00      	nop
 8001540:	20000280 	.word	0x20000280
 8001544:	20000214 	.word	0x20000214
 8001548:	0800d02c 	.word	0x0800d02c
 800154c:	0800c580 	.word	0x0800c580
 8001550:	0800cb50 	.word	0x0800cb50
 8001554:	0800c590 	.word	0x0800c590
 8001558:	0800c5a8 	.word	0x0800c5a8
 800155c:	0800c5c0 	.word	0x0800c5c0
 8001560:	20000268 	.word	0x20000268
 8001564:	20000210 	.word	0x20000210
 8001568:	20000278 	.word	0x20000278
 800156c:	0800c5d8 	.word	0x0800c5d8
 8001570:	0800c5e8 	.word	0x0800c5e8
 8001574:	0800c5f8 	.word	0x0800c5f8

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b09e      	sub	sp, #120	@ 0x78
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	f107 0318 	add.w	r3, r7, #24
 8001582:	2260      	movs	r2, #96	@ 0x60
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f008 febe 	bl	800a308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158c:	463b      	mov	r3, r7
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800159c:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80015a0:	f002 f9fe 	bl	80039a0 <HAL_PWREx_ControlVoltageScaling>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <SystemClock_Config+0x36>
  {
    Error_Handler();
 80015aa:	f000 f85f 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ae:	2302      	movs	r3, #2
 80015b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b8:	2310      	movs	r3, #16
 80015ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015bc:	2302      	movs	r3, #2
 80015be:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015c0:	2302      	movs	r3, #2
 80015c2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015c8:	2301      	movs	r3, #1
 80015ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015cc:	230a      	movs	r3, #10
 80015ce:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80015d0:	2302      	movs	r3, #2
 80015d2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 80015d8:	2301      	movs	r3, #1
 80015da:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80015dc:	230c      	movs	r3, #12
 80015de:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e4:	f107 0318 	add.w	r3, r7, #24
 80015e8:	4618      	mov	r0, r3
 80015ea:	f002 fad5 	bl	8003b98 <HAL_RCC_OscConfig>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80015f4:	f000 f83a 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f8:	231f      	movs	r3, #31
 80015fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015fc:	2303      	movs	r3, #3
 80015fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001608:	2300      	movs	r3, #0
 800160a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	2104      	movs	r1, #4
 8001614:	4618      	mov	r0, r3
 8001616:	f003 f99b 	bl	8004950 <HAL_RCC_ClockConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001620:	f000 f824 	bl	800166c <Error_Handler>
  }
}
 8001624:	bf00      	nop
 8001626:	3778      	adds	r7, #120	@ 0x78
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001630:	f002 faa2 	bl	8003b78 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001634:	2002      	movs	r0, #2
 8001636:	f002 fa3f 	bl	8003ab8 <HAL_PWREx_ConfigSupply>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8001640:	f000 f814 	bl	800166c <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d101      	bne.n	800165e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800165a:	f001 f853 	bl	8002704 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40014800 	.word	0x40014800

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001688:	4b31      	ldr	r3, [pc, #196]	@ (8001750 <MX_SPI1_Init+0xd8>)
 800168a:	4a32      	ldr	r2, [pc, #200]	@ (8001754 <MX_SPI1_Init+0xdc>)
 800168c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800168e:	4b30      	ldr	r3, [pc, #192]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001690:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001694:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001696:	4b2e      	ldr	r3, [pc, #184]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800169c:	4b2c      	ldr	r3, [pc, #176]	@ (8001750 <MX_SPI1_Init+0xd8>)
 800169e:	2207      	movs	r2, #7
 80016a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80016a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016aa:	4b29      	ldr	r3, [pc, #164]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80016b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b2:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80016b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016ba:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016bc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80016c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c2:	4b23      	ldr	r3, [pc, #140]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c8:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ce:	4b20      	ldr	r3, [pc, #128]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80016d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016d6:	2207      	movs	r2, #7
 80016d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80016e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016ec:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016f8:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_SPI1_Init+0xd8>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016fe:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001700:	2200      	movs	r2, #0
 8001702:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001706:	2200      	movs	r2, #0
 8001708:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <MX_SPI1_Init+0xd8>)
 800170c:	2200      	movs	r2, #0
 800170e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001712:	2200      	movs	r2, #0
 8001714:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001716:	480e      	ldr	r0, [pc, #56]	@ (8001750 <MX_SPI1_Init+0xd8>)
 8001718:	f006 f9ba 	bl	8007a90 <HAL_SPI_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_SPI1_Init+0xae>
  {
    Error_Handler();
 8001722:	f7ff ffa3 	bl	800166c <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800172a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800172e:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	4619      	mov	r1, r3
 8001738:	4805      	ldr	r0, [pc, #20]	@ (8001750 <MX_SPI1_Init+0xd8>)
 800173a:	f006 ffdc 	bl	80086f6 <HAL_SPIEx_SetConfigAutonomousMode>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_SPI1_Init+0xd0>
  {
    Error_Handler();
 8001744:	f7ff ff92 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000280 	.word	0x20000280
 8001754:	40013000 	.word	0x40013000

08001758 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b0ba      	sub	sp, #232	@ 0xe8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001760:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	22c0      	movs	r2, #192	@ 0xc0
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f008 fdc5 	bl	800a308 <memset>
  if(spiHandle->Instance==SPI1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a2b      	ldr	r2, [pc, #172]	@ (8001830 <HAL_SPI_MspInit+0xd8>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d14e      	bne.n	8001826 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001788:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800178c:	f04f 0300 	mov.w	r3, #0
 8001790:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8001794:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001798:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800179c:	f107 0310 	add.w	r3, r7, #16
 80017a0:	4618      	mov	r0, r3
 80017a2:	f003 fcdd 	bl	8005160 <HAL_RCCEx_PeriphCLKConfig>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80017ac:	f7ff ff5e 	bl	800166c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017b0:	4b20      	ldr	r3, [pc, #128]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80017b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017bc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80017c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80017c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017d4:	4a17      	ldr	r2, [pc, #92]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <HAL_SPI_MspInit+0xdc>)
 80017e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80017ec:	23e0      	movs	r3, #224	@ 0xe0
 80017ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2300      	movs	r3, #0
 8001800:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001804:	2305      	movs	r3, #5
 8001806:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800180e:	4619      	mov	r1, r3
 8001810:	4809      	ldr	r0, [pc, #36]	@ (8001838 <HAL_SPI_MspInit+0xe0>)
 8001812:	f001 f9a5 	bl	8002b60 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	203b      	movs	r0, #59	@ 0x3b
 800181c:	f001 f86e 	bl	80028fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001820:	203b      	movs	r0, #59	@ 0x3b
 8001822:	f001 f885 	bl	8002930 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001826:	bf00      	nop
 8001828:	37e8      	adds	r7, #232	@ 0xe8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40013000 	.word	0x40013000
 8001834:	46020c00 	.word	0x46020c00
 8001838:	42020000 	.word	0x42020000

0800183c <ST7789_Select>:

// Global SPI handle pointer
SPI_HandleTypeDef *hspi_st7789;

// Internal functions
static void ST7789_Select() {
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2110      	movs	r1, #16
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <ST7789_Select+0x14>)
 8001846:	f001 fb6b 	bl	8002f20 <HAL_GPIO_WritePin>
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	42020000 	.word	0x42020000

08001854 <ST7789_Unselect>:

static void ST7789_Unselect() {
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_SET);
 8001858:	2201      	movs	r2, #1
 800185a:	2110      	movs	r1, #16
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <ST7789_Unselect+0x14>)
 800185e:	f001 fb5f 	bl	8002f20 <HAL_GPIO_WritePin>
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	42020000 	.word	0x42020000

0800186c <ST7789_WriteCommand>:

void ST7789_WriteCommand(uint8_t cmd) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
    ST7789_Select();
 8001876:	f7ff ffe1 	bl	800183c <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_RESET); // Command mode
 800187a:	2200      	movs	r2, #0
 800187c:	2101      	movs	r1, #1
 800187e:	4808      	ldr	r0, [pc, #32]	@ (80018a0 <ST7789_WriteCommand+0x34>)
 8001880:	f001 fb4e 	bl	8002f20 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi_st7789, &cmd, 1, HAL_MAX_DELAY);
 8001884:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <ST7789_WriteCommand+0x38>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	1df9      	adds	r1, r7, #7
 800188a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800188e:	2201      	movs	r2, #1
 8001890:	f006 fa14 	bl	8007cbc <HAL_SPI_Transmit>
    ST7789_Unselect();
 8001894:	f7ff ffde 	bl	8001854 <ST7789_Unselect>
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	42020400 	.word	0x42020400
 80018a4:	20000310 	.word	0x20000310

080018a8 <ST7789_WriteData>:

void ST7789_WriteData(uint8_t *buff, size_t buff_size) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
    ST7789_Select();
 80018b2:	f7ff ffc3 	bl	800183c <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_SET); // Data mode
 80018b6:	2201      	movs	r2, #1
 80018b8:	2101      	movs	r1, #1
 80018ba:	4809      	ldr	r0, [pc, #36]	@ (80018e0 <ST7789_WriteData+0x38>)
 80018bc:	f001 fb30 	bl	8002f20 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi_st7789, buff, buff_size, HAL_MAX_DELAY);
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <ST7789_WriteData+0x3c>)
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018cc:	6879      	ldr	r1, [r7, #4]
 80018ce:	f006 f9f5 	bl	8007cbc <HAL_SPI_Transmit>
    ST7789_Unselect();
 80018d2:	f7ff ffbf 	bl	8001854 <ST7789_Unselect>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	42020400 	.word	0x42020400
 80018e4:	20000310 	.word	0x20000310

080018e8 <ST7789_SetAddressWindow>:

void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4604      	mov	r4, r0
 80018f0:	4608      	mov	r0, r1
 80018f2:	4611      	mov	r1, r2
 80018f4:	461a      	mov	r2, r3
 80018f6:	4623      	mov	r3, r4
 80018f8:	80fb      	strh	r3, [r7, #6]
 80018fa:	4603      	mov	r3, r0
 80018fc:	80bb      	strh	r3, [r7, #4]
 80018fe:	460b      	mov	r3, r1
 8001900:	807b      	strh	r3, [r7, #2]
 8001902:	4613      	mov	r3, r2
 8001904:	803b      	strh	r3, [r7, #0]
    // --- KEY MODIFICATION FOR 240x280 DISPLAY ---
    // For 240x280 ST7789V2, typically a Y-offset is needed.
    // The controller is 240x320, but the panel is 240x280.
    // This centers the 280 pixels vertically within the 320-pixel frame.
    uint16_t y_hardware_offset = 20; // 20 pixels for a 240x280 display
 8001906:	2314      	movs	r3, #20
 8001908:	81fb      	strh	r3, [r7, #14]
    // No X-offset for 240-width displays
    // uint16_t x_hardware_offset = 0; // Or remove this line if it was added for 170x320
    // x0 += x_hardware_offset;
    // x1 += x_hardware_offset;

    y0 += y_hardware_offset;
 800190a:	88ba      	ldrh	r2, [r7, #4]
 800190c:	89fb      	ldrh	r3, [r7, #14]
 800190e:	4413      	add	r3, r2
 8001910:	80bb      	strh	r3, [r7, #4]
    y1 += y_hardware_offset;
 8001912:	883a      	ldrh	r2, [r7, #0]
 8001914:	89fb      	ldrh	r3, [r7, #14]
 8001916:	4413      	add	r3, r2
 8001918:	803b      	strh	r3, [r7, #0]
    // --- END OF KEY MODIFICATION ---

    uint8_t data[4];

    // Column Address Set (CASET)
    ST7789_WriteCommand(ST7789_CASET);
 800191a:	202a      	movs	r0, #42	@ 0x2a
 800191c:	f7ff ffa6 	bl	800186c <ST7789_WriteCommand>
    data[0] = (x0 >> 8) & 0xFF;
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	0a1b      	lsrs	r3, r3, #8
 8001924:	b29b      	uxth	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	723b      	strb	r3, [r7, #8]
    data[1] = x0 & 0xFF;
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	b2db      	uxtb	r3, r3
 800192e:	727b      	strb	r3, [r7, #9]
    data[2] = (x1 >> 8) & 0xFF;
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	0a1b      	lsrs	r3, r3, #8
 8001934:	b29b      	uxth	r3, r3
 8001936:	b2db      	uxtb	r3, r3
 8001938:	72bb      	strb	r3, [r7, #10]
    data[3] = x1 & 0xFF;
 800193a:	887b      	ldrh	r3, [r7, #2]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	72fb      	strb	r3, [r7, #11]
    ST7789_WriteData(data, 4);
 8001940:	f107 0308 	add.w	r3, r7, #8
 8001944:	2104      	movs	r1, #4
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff ffae 	bl	80018a8 <ST7789_WriteData>

    // Row Address Set (RASET)
    ST7789_WriteCommand(ST7789_RASET);
 800194c:	202b      	movs	r0, #43	@ 0x2b
 800194e:	f7ff ff8d 	bl	800186c <ST7789_WriteCommand>
    data[0] = (y0 >> 8) & 0xFF;
 8001952:	88bb      	ldrh	r3, [r7, #4]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	b29b      	uxth	r3, r3
 8001958:	b2db      	uxtb	r3, r3
 800195a:	723b      	strb	r3, [r7, #8]
    data[1] = y0 & 0xFF;
 800195c:	88bb      	ldrh	r3, [r7, #4]
 800195e:	b2db      	uxtb	r3, r3
 8001960:	727b      	strb	r3, [r7, #9]
    data[2] = (y1 >> 8) & 0xFF;
 8001962:	883b      	ldrh	r3, [r7, #0]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	b29b      	uxth	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	72bb      	strb	r3, [r7, #10]
    data[3] = y1 & 0xFF;
 800196c:	883b      	ldrh	r3, [r7, #0]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	72fb      	strb	r3, [r7, #11]
    ST7789_WriteData(data, 4);
 8001972:	f107 0308 	add.w	r3, r7, #8
 8001976:	2104      	movs	r1, #4
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff95 	bl	80018a8 <ST7789_WriteData>

    ST7789_WriteCommand(ST7789_RAMWR); // Memory Write
 800197e:	202c      	movs	r0, #44	@ 0x2c
 8001980:	f7ff ff74 	bl	800186c <ST7789_WriteCommand>
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}

0800198c <ST7789_Init>:

void ST7789_Init(SPI_HandleTypeDef *hspi) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
    hspi_st7789 = hspi;
 8001994:	4a30      	ldr	r2, [pc, #192]	@ (8001a58 <ST7789_Init+0xcc>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6013      	str	r3, [r2, #0]

    // Hardware Reset
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2101      	movs	r1, #1
 800199e:	482f      	ldr	r0, [pc, #188]	@ (8001a5c <ST7789_Init+0xd0>)
 80019a0:	f001 fabe 	bl	8002f20 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80019a4:	200a      	movs	r0, #10
 80019a6:	f000 fecd 	bl	8002744 <HAL_Delay>
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_RESET);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2101      	movs	r1, #1
 80019ae:	482b      	ldr	r0, [pc, #172]	@ (8001a5c <ST7789_Init+0xd0>)
 80019b0:	f001 fab6 	bl	8002f20 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80019b4:	200a      	movs	r0, #10
 80019b6:	f000 fec5 	bl	8002744 <HAL_Delay>
    HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_SET);
 80019ba:	2201      	movs	r2, #1
 80019bc:	2101      	movs	r1, #1
 80019be:	4827      	ldr	r0, [pc, #156]	@ (8001a5c <ST7789_Init+0xd0>)
 80019c0:	f001 faae 	bl	8002f20 <HAL_GPIO_WritePin>
    HAL_Delay(120); // Wait for reset to complete
 80019c4:	2078      	movs	r0, #120	@ 0x78
 80019c6:	f000 febd 	bl	8002744 <HAL_Delay>

    // Backlight ON
    ST7789_SetBacklight(1);
 80019ca:	2001      	movs	r0, #1
 80019cc:	f000 fa40 	bl	8001e50 <ST7789_SetBacklight>
    HAL_Delay(10);
 80019d0:	200a      	movs	r0, #10
 80019d2:	f000 feb7 	bl	8002744 <HAL_Delay>

    // Initial sequence for ST7789V2 (common for 1.69inch)
    ST7789_WriteCommand(ST7789_SWRESET); // Software reset
 80019d6:	2001      	movs	r0, #1
 80019d8:	f7ff ff48 	bl	800186c <ST7789_WriteCommand>
    HAL_Delay(150);
 80019dc:	2096      	movs	r0, #150	@ 0x96
 80019de:	f000 feb1 	bl	8002744 <HAL_Delay>

    ST7789_WriteCommand(ST7789_SLPOUT);  // Exit sleep
 80019e2:	2011      	movs	r0, #17
 80019e4:	f7ff ff42 	bl	800186c <ST7789_WriteCommand>
    HAL_Delay(10);
 80019e8:	200a      	movs	r0, #10
 80019ea:	f000 feab 	bl	8002744 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);  // Set color mode
 80019ee:	203a      	movs	r0, #58	@ 0x3a
 80019f0:	f7ff ff3c 	bl	800186c <ST7789_WriteCommand>
    uint8_t data_colmod[] = {0x05};      // 16-bit color (RGB565)
 80019f4:	2305      	movs	r3, #5
 80019f6:	733b      	strb	r3, [r7, #12]
    ST7789_WriteData(data_colmod, 1);
 80019f8:	f107 030c 	add.w	r3, r7, #12
 80019fc:	2101      	movs	r1, #1
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff52 	bl	80018a8 <ST7789_WriteData>
    HAL_Delay(10);
 8001a04:	200a      	movs	r0, #10
 8001a06:	f000 fe9d 	bl	8002744 <HAL_Delay>

    ST7789_WriteCommand(ST7789_MADCTL);  // Memory Data Access Control
 8001a0a:	2036      	movs	r0, #54	@ 0x36
 8001a0c:	f7ff ff2e 	bl	800186c <ST7789_WriteCommand>
    uint8_t data_madctl[] = {0x00};      // Default: MX=0, MY=0, MV=0, ML=0, RGB=0 (Portrait, top-to-bottom, left-to-right)
 8001a10:	2300      	movs	r3, #0
 8001a12:	723b      	strb	r3, [r7, #8]
    // 0x60: MV + MX (90deg landscape)
    // 0xA0: MY + MV (270deg landscape)
    // 0xC0: MY + MX + MV + ML (Portrait, 180deg)
    // For 1.69" often 0x00 or 0x60 (landscape)
    // Let's use 0x00 for initial portrait and add rotation function.
    ST7789_WriteData(data_madctl, 1);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff ff44 	bl	80018a8 <ST7789_WriteData>
    HAL_Delay(10);
 8001a20:	200a      	movs	r0, #10
 8001a22:	f000 fe8f 	bl	8002744 <HAL_Delay>
    //
    // ST7789_WriteCommand(0xB7); // Gate Control
    // uint8_t data_gate[] = {0x35};
    // ST7789_WriteData(data_gate, 1);

    ST7789_WriteCommand(ST7789_INVON);   // Inversion ON
 8001a26:	2021      	movs	r0, #33	@ 0x21
 8001a28:	f7ff ff20 	bl	800186c <ST7789_WriteCommand>
    HAL_Delay(10);
 8001a2c:	200a      	movs	r0, #10
 8001a2e:	f000 fe89 	bl	8002744 <HAL_Delay>

    ST7789_WriteCommand(ST7789_NORON);   // Normal display mode
 8001a32:	2013      	movs	r0, #19
 8001a34:	f7ff ff1a 	bl	800186c <ST7789_WriteCommand>
    HAL_Delay(10);
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f000 fe83 	bl	8002744 <HAL_Delay>

    ST7789_WriteCommand(ST7789_DISPON);  // Display ON
 8001a3e:	2029      	movs	r0, #41	@ 0x29
 8001a40:	f7ff ff14 	bl	800186c <ST7789_WriteCommand>
    HAL_Delay(120);
 8001a44:	2078      	movs	r0, #120	@ 0x78
 8001a46:	f000 fe7d 	bl	8002744 <HAL_Delay>

    // Initial fill to black
    ST7789_FillScreen(ST7789_BLACK);
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f000 f808 	bl	8001a60 <ST7789_FillScreen>
}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000310 	.word	0x20000310
 8001a5c:	42020800 	.word	0x42020800

08001a60 <ST7789_FillScreen>:

void ST7789_FillScreen(uint16_t color) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	4603      	mov	r3, r0
 8001a68:	80fb      	strh	r3, [r7, #6]
    ST7789_FillRectangle(0, 0, ST7789_WIDTH, ST7789_HEIGHT, color);
 8001a6a:	88fb      	ldrh	r3, [r7, #6]
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8001a72:	22f0      	movs	r2, #240	@ 0xf0
 8001a74:	2100      	movs	r1, #0
 8001a76:	2000      	movs	r0, #0
 8001a78:	f000 f83c 	bl	8001af4 <ST7789_FillRectangle>
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <ST7789_DrawPixel>:

void ST7789_DrawPixel(int16_t x, int16_t y, uint16_t color) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	80fb      	strh	r3, [r7, #6]
 8001a8e:	460b      	mov	r3, r1
 8001a90:	80bb      	strh	r3, [r7, #4]
 8001a92:	4613      	mov	r3, r2
 8001a94:	807b      	strh	r3, [r7, #2]
    if ((x < 0) || (x >= ST7789_WIDTH) || (y < 0) || (y >= ST7789_HEIGHT)) return;
 8001a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	db25      	blt.n	8001aea <ST7789_DrawPixel+0x66>
 8001a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aa2:	2bef      	cmp	r3, #239	@ 0xef
 8001aa4:	dc21      	bgt.n	8001aea <ST7789_DrawPixel+0x66>
 8001aa6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	db1d      	blt.n	8001aea <ST7789_DrawPixel+0x66>
 8001aae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ab2:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001ab6:	da18      	bge.n	8001aea <ST7789_DrawPixel+0x66>
    ST7789_SetAddressWindow(x, y, x + 1, y + 1);
 8001ab8:	88f8      	ldrh	r0, [r7, #6]
 8001aba:	88b9      	ldrh	r1, [r7, #4]
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	88bb      	ldrh	r3, [r7, #4]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	f7ff ff0e 	bl	80018e8 <ST7789_SetAddressWindow>
    uint8_t data[2];
    data[0] = (uint8_t)(color >> 8);
 8001acc:	887b      	ldrh	r3, [r7, #2]
 8001ace:	0a1b      	lsrs	r3, r3, #8
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)(color & 0xFF);
 8001ad6:	887b      	ldrh	r3, [r7, #2]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	737b      	strb	r3, [r7, #13]
    ST7789_WriteData(data, 2);
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fee0 	bl	80018a8 <ST7789_WriteData>
 8001ae8:	e000      	b.n	8001aec <ST7789_DrawPixel+0x68>
    if ((x < 0) || (x >= ST7789_WIDTH) || (y < 0) || (y >= ST7789_HEIGHT)) return;
 8001aea:	bf00      	nop
}
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <ST7789_FillRectangle>:

void ST7789_FillRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4604      	mov	r4, r0
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	4603      	mov	r3, r0
 8001b08:	80bb      	strh	r3, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	807b      	strh	r3, [r7, #2]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	803b      	strh	r3, [r7, #0]
    if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT)) return;
 8001b12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b16:	2bef      	cmp	r3, #239	@ 0xef
 8001b18:	dc5a      	bgt.n	8001bd0 <ST7789_FillRectangle+0xdc>
 8001b1a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b1e:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001b22:	da55      	bge.n	8001bd0 <ST7789_FillRectangle+0xdc>
    if ((x + w - 1) >= ST7789_WIDTH) w = ST7789_WIDTH - x;
 8001b24:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	2bf0      	cmp	r3, #240	@ 0xf0
 8001b30:	dd04      	ble.n	8001b3c <ST7789_FillRectangle+0x48>
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	807b      	strh	r3, [r7, #2]
    if ((y + h - 1) >= ST7789_HEIGHT) h = ST7789_HEIGHT - y;
 8001b3c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b40:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b44:	4413      	add	r3, r2
 8001b46:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001b4a:	dd04      	ble.n	8001b56 <ST7789_FillRectangle+0x62>
 8001b4c:	88bb      	ldrh	r3, [r7, #4]
 8001b4e:	f5c3 738c 	rsb	r3, r3, #280	@ 0x118
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	803b      	strh	r3, [r7, #0]

    ST7789_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001b56:	88f8      	ldrh	r0, [r7, #6]
 8001b58:	88b9      	ldrh	r1, [r7, #4]
 8001b5a:	88fa      	ldrh	r2, [r7, #6]
 8001b5c:	887b      	ldrh	r3, [r7, #2]
 8001b5e:	4413      	add	r3, r2
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	3b01      	subs	r3, #1
 8001b64:	b29c      	uxth	r4, r3
 8001b66:	88ba      	ldrh	r2, [r7, #4]
 8001b68:	883b      	ldrh	r3, [r7, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4622      	mov	r2, r4
 8001b74:	f7ff feb8 	bl	80018e8 <ST7789_SetAddressWindow>

    uint8_t data[2];
    data[0] = (uint8_t)(color >> 8);
 8001b78:	8c3b      	ldrh	r3, [r7, #32]
 8001b7a:	0a1b      	lsrs	r3, r3, #8
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)(color & 0xFF);
 8001b82:	8c3b      	ldrh	r3, [r7, #32]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	727b      	strb	r3, [r7, #9]

    uint32_t i = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
    ST7789_Select();
 8001b8c:	f7ff fe56 	bl	800183c <ST7789_Select>
    HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_SET); // Data mode
 8001b90:	2201      	movs	r2, #1
 8001b92:	2101      	movs	r1, #1
 8001b94:	4810      	ldr	r0, [pc, #64]	@ (8001bd8 <ST7789_FillRectangle+0xe4>)
 8001b96:	f001 f9c3 	bl	8002f20 <HAL_GPIO_WritePin>

    // Transmit in chunks if the buffer is large, or just directly
    for (i = 0; i < (uint32_t)w * h; i++) {
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	e00b      	b.n	8001bb8 <ST7789_FillRectangle+0xc4>
        HAL_SPI_Transmit(hspi_st7789, data, 2, HAL_MAX_DELAY);
 8001ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <ST7789_FillRectangle+0xe8>)
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	f107 0108 	add.w	r1, r7, #8
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bac:	2202      	movs	r2, #2
 8001bae:	f006 f885 	bl	8007cbc <HAL_SPI_Transmit>
    for (i = 0; i < (uint32_t)w * h; i++) {
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bbc:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d3ea      	bcc.n	8001ba0 <ST7789_FillRectangle+0xac>
    }
    ST7789_Unselect();
 8001bca:	f7ff fe43 	bl	8001854 <ST7789_Unselect>
 8001bce:	e000      	b.n	8001bd2 <ST7789_FillRectangle+0xde>
    if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT)) return;
 8001bd0:	bf00      	nop
}
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	42020400 	.word	0x42020400
 8001bdc:	20000310 	.word	0x20000310

08001be0 <ST7789_DrawChar>:
        if (e2 < dy) { err += dx; y0 += sy; }
    }
}

// ** NEW ST7789_DrawChar for 7x11 Row-Major, MSB-Left Font **
void ST7789_DrawChar(int16_t x, int16_t y, char ch, const FontDef_t *font, uint16_t color, uint16_t background_color) {
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b08b      	sub	sp, #44	@ 0x2c
 8001be4:	af02      	add	r7, sp, #8
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	4603      	mov	r3, r0
 8001bea:	81fb      	strh	r3, [r7, #14]
 8001bec:	460b      	mov	r3, r1
 8001bee:	81bb      	strh	r3, [r7, #12]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	72fb      	strb	r3, [r7, #11]
    if ((ch < font->firstChar) || (ch > font->lastChar)) {
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	799b      	ldrb	r3, [r3, #6]
 8001bf8:	7afa      	ldrb	r2, [r7, #11]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d304      	bcc.n	8001c08 <ST7789_DrawChar+0x28>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	79db      	ldrb	r3, [r3, #7]
 8001c02:	7afa      	ldrb	r2, [r7, #11]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d90f      	bls.n	8001c28 <ST7789_DrawChar+0x48>
        ST7789_FillRectangle(x, y, font->width, font->height, background_color);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	791b      	ldrb	r3, [r3, #4]
 8001c0c:	b21a      	sxth	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	795b      	ldrb	r3, [r3, #5]
 8001c12:	b21c      	sxth	r4, r3
 8001c14:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001c18:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001c1c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	4623      	mov	r3, r4
 8001c22:	f7ff ff67 	bl	8001af4 <ST7789_FillRectangle>
        return;
 8001c26:	e097      	b.n	8001d58 <ST7789_DrawChar+0x178>
    }

    uint8_t char_index = ch - font->firstChar;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	799b      	ldrb	r3, [r3, #6]
 8001c2c:	7afa      	ldrb	r2, [r7, #11]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	777b      	strb	r3, [r7, #29]
    // For a Row-Major font, each character occupies `font->height` bytes in the data array.
    uint32_t char_block_size = font->height; // Each character is 11 bytes for 7x11 font
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	795b      	ldrb	r3, [r3, #5]
 8001c36:	61bb      	str	r3, [r7, #24]
    uint32_t char_offset = char_index * char_block_size;
 8001c38:	7f7a      	ldrb	r2, [r7, #29]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	fb02 f303 	mul.w	r3, r2, r3
 8001c40:	617b      	str	r3, [r7, #20]

    printf("\r\n--- Drawing Char '%c' (ASCII %d) at screen_xy=(%d, %d) ---\r\n", ch, ch, x, y);
 8001c42:	7af9      	ldrb	r1, [r7, #11]
 8001c44:	7afa      	ldrb	r2, [r7, #11]
 8001c46:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001c4a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	4603      	mov	r3, r0
 8001c52:	4843      	ldr	r0, [pc, #268]	@ (8001d60 <ST7789_DrawChar+0x180>)
 8001c54:	f008 fb46 	bl	800a2e4 <iprintf>
    printf("Font Properties: width=%d, height=%d, firstChar=%d, lastChar=%d\r\n", font->width, font->height, font->firstChar, font->lastChar);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	791b      	ldrb	r3, [r3, #4]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	795b      	ldrb	r3, [r3, #5]
 8001c62:	461a      	mov	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	799b      	ldrb	r3, [r3, #6]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	79db      	ldrb	r3, [r3, #7]
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	4603      	mov	r3, r0
 8001c72:	483c      	ldr	r0, [pc, #240]	@ (8001d64 <ST7789_DrawChar+0x184>)
 8001c74:	f008 fb36 	bl	800a2e4 <iprintf>
    printf("Char Offset in data array: %lu\r\n", char_offset);
 8001c78:	6979      	ldr	r1, [r7, #20]
 8001c7a:	483b      	ldr	r0, [pc, #236]	@ (8001d68 <ST7789_DrawChar+0x188>)
 8001c7c:	f008 fb32 	bl	800a2e4 <iprintf>

    // Loop through the rows (Y-axis) of the character
    for (uint8_t row = 0; row < font->height; row++) { // row goes 0 to 10 for 11 pixels height
 8001c80:	2300      	movs	r3, #0
 8001c82:	77fb      	strb	r3, [r7, #31]
 8001c84:	e05e      	b.n	8001d44 <ST7789_DrawChar+0x164>
        uint8_t pixel_row_data = font->data[char_offset + row]; // Get the byte for the current row
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	7ff9      	ldrb	r1, [r7, #31]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	440b      	add	r3, r1
 8001c90:	4413      	add	r3, r2
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	74fb      	strb	r3, [r7, #19]
        printf("  Row %d (relative y=%d), Raw Byte: 0x%02X\r\n", row, y + row, pixel_row_data);
 8001c96:	7ff9      	ldrb	r1, [r7, #31]
 8001c98:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001c9c:	7ffb      	ldrb	r3, [r7, #31]
 8001c9e:	441a      	add	r2, r3
 8001ca0:	7cfb      	ldrb	r3, [r7, #19]
 8001ca2:	4832      	ldr	r0, [pc, #200]	@ (8001d6c <ST7789_DrawChar+0x18c>)
 8001ca4:	f008 fb1e 	bl	800a2e4 <iprintf>

        // Loop through the active bits (X-axis pixels) within this row byte.
        // Assuming MSB (bit 7) is the leftmost pixel (X=0) and subsequent bits move right.
        // The font is 7 pixels wide, so bit 0 is likely unused.
        for (uint8_t bit = 0; bit < font->width; bit++) { // bit goes 0 to 6 for 7 pixels width
 8001ca8:	2300      	movs	r3, #0
 8001caa:	77bb      	strb	r3, [r7, #30]
 8001cac:	e042      	b.n	8001d34 <ST7789_DrawChar+0x154>
            // To get the bit corresponding to X=0 (leftmost) when `bit` is 0,
            // we need to access `bit 7` of the byte.
            // When `bit` is 1 (X=1), we need `bit 6` of the byte, and so on.
            // So, the bit index in the byte is `(7 - bit)`.
            if ((pixel_row_data >> (7 - bit)) & 0x01) { // Check if the bit is set
 8001cae:	7cfa      	ldrb	r2, [r7, #19]
 8001cb0:	7fbb      	ldrb	r3, [r7, #30]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	fa42 f303 	asr.w	r3, r2, r3
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d021      	beq.n	8001d06 <ST7789_DrawChar+0x126>
                ST7789_DrawPixel(x + bit, y + row, color); // x+bit for horizontal, y+row for vertical
 8001cc2:	7fbb      	ldrb	r3, [r7, #30]
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	89fb      	ldrh	r3, [r7, #14]
 8001cc8:	4413      	add	r3, r2
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	b218      	sxth	r0, r3
 8001cce:	7ffb      	ldrb	r3, [r7, #31]
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	89bb      	ldrh	r3, [r7, #12]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7ff fed1 	bl	8001a84 <ST7789_DrawPixel>
                printf("    Pixel ON: screen_xy=(%d, %d), font_bit_idx=%d (maps to X+%d)\r\n",
 8001ce2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001ce6:	7fbb      	ldrb	r3, [r7, #30]
 8001ce8:	18d1      	adds	r1, r2, r3
 8001cea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001cee:	7ffb      	ldrb	r3, [r7, #31]
 8001cf0:	441a      	add	r2, r3
 8001cf2:	7fbb      	ldrb	r3, [r7, #30]
 8001cf4:	f1c3 0007 	rsb	r0, r3, #7
 8001cf8:	7fbb      	ldrb	r3, [r7, #30]
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	481c      	ldr	r0, [pc, #112]	@ (8001d70 <ST7789_DrawChar+0x190>)
 8001d00:	f008 faf0 	bl	800a2e4 <iprintf>
 8001d04:	e013      	b.n	8001d2e <ST7789_DrawChar+0x14e>
                       x + bit, y + row, (7 - bit), bit);
            } else {
                if (background_color != color) {
 8001d06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001d08:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d00f      	beq.n	8001d2e <ST7789_DrawChar+0x14e>
                    ST7789_DrawPixel(x + bit, y + row, background_color);
 8001d0e:	7fbb      	ldrb	r3, [r7, #30]
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	89fb      	ldrh	r3, [r7, #14]
 8001d14:	4413      	add	r3, r2
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	b218      	sxth	r0, r3
 8001d1a:	7ffb      	ldrb	r3, [r7, #31]
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	89bb      	ldrh	r3, [r7, #12]
 8001d20:	4413      	add	r3, r2
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	b21b      	sxth	r3, r3
 8001d26:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f7ff feab 	bl	8001a84 <ST7789_DrawPixel>
        for (uint8_t bit = 0; bit < font->width; bit++) { // bit goes 0 to 6 for 7 pixels width
 8001d2e:	7fbb      	ldrb	r3, [r7, #30]
 8001d30:	3301      	adds	r3, #1
 8001d32:	77bb      	strb	r3, [r7, #30]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	791b      	ldrb	r3, [r3, #4]
 8001d38:	7fba      	ldrb	r2, [r7, #30]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d3b7      	bcc.n	8001cae <ST7789_DrawChar+0xce>
    for (uint8_t row = 0; row < font->height; row++) { // row goes 0 to 10 for 11 pixels height
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	3301      	adds	r3, #1
 8001d42:	77fb      	strb	r3, [r7, #31]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	795b      	ldrb	r3, [r3, #5]
 8001d48:	7ffa      	ldrb	r2, [r7, #31]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d39b      	bcc.n	8001c86 <ST7789_DrawChar+0xa6>
                    // printf("    Pixel OFF: screen_xy=(%d, %d), font_bit_idx=%d\r\n", x + bit, y + row, (7-bit)); // Uncomment for more verbose OFF pixel debugging
                }
            }
        }
    }
    printf("--- End Char '%c' ---\r\n", ch);
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	4619      	mov	r1, r3
 8001d52:	4808      	ldr	r0, [pc, #32]	@ (8001d74 <ST7789_DrawChar+0x194>)
 8001d54:	f008 fac6 	bl	800a2e4 <iprintf>
}
 8001d58:	3724      	adds	r7, #36	@ 0x24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd90      	pop	{r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	0800c604 	.word	0x0800c604
 8001d64:	0800c644 	.word	0x0800c644
 8001d68:	0800c688 	.word	0x0800c688
 8001d6c:	0800c6ac 	.word	0x0800c6ac
 8001d70:	0800c6dc 	.word	0x0800c6dc
 8001d74:	0800c720 	.word	0x0800c720

08001d78 <ST7789_DrawString>:

void ST7789_DrawString(int16_t x, int16_t y, const char* str, const FontDef_t *font, uint16_t color, uint16_t background_color) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	60ba      	str	r2, [r7, #8]
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	4603      	mov	r3, r0
 8001d84:	81fb      	strh	r3, [r7, #14]
 8001d86:	460b      	mov	r3, r1
 8001d88:	81bb      	strh	r3, [r7, #12]
    while (*str) { // Loop until the null-terminator character '\0' is reached
 8001d8a:	e016      	b.n	8001dba <ST7789_DrawString+0x42>
        // Draw the current character
        ST7789_DrawChar(x, y, *str, font, color, background_color);
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	781a      	ldrb	r2, [r3, #0]
 8001d90:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001d94:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001d98:	8bbb      	ldrh	r3, [r7, #28]
 8001d9a:	9301      	str	r3, [sp, #4]
 8001d9c:	8b3b      	ldrh	r3, [r7, #24]
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f7ff ff1d 	bl	8001be0 <ST7789_DrawChar>

        // Advance the X position for the next character
        x += font->width;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	791b      	ldrb	r3, [r3, #4]
 8001daa:	461a      	mov	r2, r3
 8001dac:	89fb      	ldrh	r3, [r7, #14]
 8001dae:	4413      	add	r3, r2
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	81fb      	strh	r3, [r7, #14]

        // Move to the next character in the string
        str++;
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	3301      	adds	r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
    while (*str) { // Loop until the null-terminator character '\0' is reached
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1e4      	bne.n	8001d8c <ST7789_DrawString+0x14>
    }
}
 8001dc2:	bf00      	nop
 8001dc4:	bf00      	nop
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <ST7789_WriteString>:

void ST7789_WriteString(int16_t x, int16_t y, const char* str, const FontDef_t *font, uint16_t color, uint16_t bgcolor) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	60ba      	str	r2, [r7, #8]
 8001dd4:	607b      	str	r3, [r7, #4]
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	81fb      	strh	r3, [r7, #14]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	81bb      	strh	r3, [r7, #12]
    while (*str) {
 8001dde:	e02d      	b.n	8001e3c <ST7789_WriteString+0x70>
        if (x + font->width >= ST7789_WIDTH) { // Wrap text if it exceeds screen width
 8001de0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	7912      	ldrb	r2, [r2, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	2bef      	cmp	r3, #239	@ 0xef
 8001dec:	dd10      	ble.n	8001e10 <ST7789_WriteString+0x44>
            x = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	81fb      	strh	r3, [r7, #14]
            y += font->height;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	795b      	ldrb	r3, [r3, #5]
 8001df6:	461a      	mov	r2, r3
 8001df8:	89bb      	ldrh	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	81bb      	strh	r3, [r7, #12]
            if (y + font->height >= ST7789_HEIGHT) break; // Don't draw if going off screen
 8001e00:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	7952      	ldrb	r2, [r2, #5]
 8001e08:	4413      	add	r3, r2
 8001e0a:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8001e0e:	da1a      	bge.n	8001e46 <ST7789_WriteString+0x7a>
        }
        ST7789_DrawChar(x, y, *str++, font, color, bgcolor);
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	1c5a      	adds	r2, r3, #1
 8001e14:	60ba      	str	r2, [r7, #8]
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001e1c:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001e20:	8bbb      	ldrh	r3, [r7, #28]
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	8b3b      	ldrh	r3, [r7, #24]
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f7ff fed9 	bl	8001be0 <ST7789_DrawChar>
        x += font->width;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	791b      	ldrb	r3, [r3, #4]
 8001e32:	461a      	mov	r2, r3
 8001e34:	89fb      	ldrh	r3, [r7, #14]
 8001e36:	4413      	add	r3, r2
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	81fb      	strh	r3, [r7, #14]
    while (*str) {
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1cd      	bne.n	8001de0 <ST7789_WriteString+0x14>
    }
}
 8001e44:	e000      	b.n	8001e48 <ST7789_WriteString+0x7c>
            if (y + font->height >= ST7789_HEIGHT) break; // Don't draw if going off screen
 8001e46:	bf00      	nop
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <ST7789_SetBacklight>:

void ST7789_DisplayOff(void) {
    ST7789_WriteCommand(ST7789_DISPOFF);
}

void ST7789_SetBacklight(uint8_t state) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
    if (state) {
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d005      	beq.n	8001e6c <ST7789_SetBacklight+0x1c>
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_SET);
 8001e60:	2201      	movs	r2, #1
 8001e62:	2102      	movs	r1, #2
 8001e64:	4806      	ldr	r0, [pc, #24]	@ (8001e80 <ST7789_SetBacklight+0x30>)
 8001e66:	f001 f85b 	bl	8002f20 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_RESET);
    }
}
 8001e6a:	e004      	b.n	8001e76 <ST7789_SetBacklight+0x26>
        HAL_GPIO_WritePin(ST7789_BL_GPIO_Port, ST7789_BL_Pin, GPIO_PIN_RESET);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2102      	movs	r1, #2
 8001e70:	4803      	ldr	r0, [pc, #12]	@ (8001e80 <ST7789_SetBacklight+0x30>)
 8001e72:	f001 f855 	bl	8002f20 <HAL_GPIO_WritePin>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	42020400 	.word	0x42020400

08001e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb8 <HAL_MspInit+0x34>)
 8001e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e90:	4a09      	ldr	r2, [pc, #36]	@ (8001eb8 <HAL_MspInit+0x34>)
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001e9a:	4b07      	ldr	r3, [pc, #28]	@ (8001eb8 <HAL_MspInit+0x34>)
 8001e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	607b      	str	r3, [r7, #4]
 8001ea6:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001ea8:	2004      	movs	r0, #4
 8001eaa:	f000 fd1c 	bl	80028e6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	46020c00 	.word	0x46020c00

08001ebc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08e      	sub	sp, #56	@ 0x38
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8001f88 <HAL_InitTick+0xcc>)
 8001ece:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8001f88 <HAL_InitTick+0xcc>)
 8001ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ed8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001edc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <HAL_InitTick+0xcc>)
 8001ede:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001eea:	f107 0210 	add.w	r2, r7, #16
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f003 f875 	bl	8004fe4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001efa:	f003 f84b 	bl	8004f94 <HAL_RCC_GetPCLK2Freq>
 8001efe:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f02:	4a22      	ldr	r2, [pc, #136]	@ (8001f8c <HAL_InitTick+0xd0>)
 8001f04:	fba2 2303 	umull	r2, r3, r2, r3
 8001f08:	0c9b      	lsrs	r3, r3, #18
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001f0e:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f10:	4a20      	ldr	r2, [pc, #128]	@ (8001f94 <HAL_InitTick+0xd8>)
 8001f12:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001f14:	4b1e      	ldr	r3, [pc, #120]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f16:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f1a:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f20:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001f22:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f28:	4b19      	ldr	r3, [pc, #100]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8001f2e:	4818      	ldr	r0, [pc, #96]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f30:	f006 fc22 	bl	8008778 <HAL_TIM_Base_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8001f3a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d118      	bne.n	8001f74 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001f42:	4813      	ldr	r0, [pc, #76]	@ (8001f90 <HAL_InitTick+0xd4>)
 8001f44:	f006 fc7a 	bl	800883c <HAL_TIM_Base_Start_IT>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8001f4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10e      	bne.n	8001f74 <HAL_InitTick+0xb8>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b0f      	cmp	r3, #15
 8001f5a:	d808      	bhi.n	8001f6e <HAL_InitTick+0xb2>
      {
        /* Enable the TIM17 global Interrupt */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	2047      	movs	r0, #71	@ 0x47
 8001f62:	f000 fccb 	bl	80028fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f66:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <HAL_InitTick+0xdc>)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	e002      	b.n	8001f74 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001f74:	2047      	movs	r0, #71	@ 0x47
 8001f76:	f000 fcdb 	bl	8002930 <HAL_NVIC_EnableIRQ>

 /* Return function status */
  return status;
 8001f7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3738      	adds	r7, #56	@ 0x38
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	46020c00 	.word	0x46020c00
 8001f8c:	431bde83 	.word	0x431bde83
 8001f90:	20000314 	.word	0x20000314
 8001f94:	40014800 	.word	0x40014800
 8001f98:	20000020 	.word	0x20000020

08001f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <NMI_Handler+0x4>

08001fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 8002000:	2002      	movs	r0, #2
 8002002:	f000 ffa5 	bl	8002f50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}

0800200a <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800200e:	2000      	movs	r0, #0
 8002010:	f000 fa46 	bl	80024a0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}

08002018 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800201c:	4802      	ldr	r0, [pc, #8]	@ (8002028 <SPI1_IRQHandler+0x10>)
 800201e:	f006 f861 	bl	80080e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000280 	.word	0x20000280

0800202c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <TIM17_IRQHandler+0x10>)
 8002032:	f006 fca3 	bl	800897c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000314 	.word	0x20000314

08002040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return 1;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_kill>:

int _kill(int pid, int sig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800205a:	f008 f95d 	bl	800a318 <__errno>
 800205e:	4603      	mov	r3, r0
 8002060:	2216      	movs	r2, #22
 8002062:	601a      	str	r2, [r3, #0]
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_exit>:

void _exit (int status)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002078:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ffe7 	bl	8002050 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002082:	bf00      	nop
 8002084:	e7fd      	b.n	8002082 <_exit+0x12>

08002086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e00a      	b.n	80020ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002098:	f3af 8000 	nop.w
 800209c:	4601      	mov	r1, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	60ba      	str	r2, [r7, #8]
 80020a4:	b2ca      	uxtb	r2, r1
 80020a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3301      	adds	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dbf0      	blt.n	8002098 <_read+0x12>
  }

  return len;
 80020b6:	687b      	ldr	r3, [r7, #4]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	e009      	b.n	80020e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	60ba      	str	r2, [r7, #8]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fa66 	bl	80025ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf1      	blt.n	80020d2 <_write+0x12>
  }
  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_close>:

int _close(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_isatty>:

int _isatty(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <_sbrk+0x5c>)
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <_sbrk+0x60>)
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <_sbrk+0x64>)
 800217e:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <_sbrk+0x68>)
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	d207      	bcs.n	80021a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002190:	f008 f8c2 	bl	800a318 <__errno>
 8002194:	4603      	mov	r3, r0
 8002196:	220c      	movs	r2, #12
 8002198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800219e:	e009      	b.n	80021b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <_sbrk+0x64>)
 80021b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	200c0000 	.word	0x200c0000
 80021c0:	00000400 	.word	0x00000400
 80021c4:	20000360 	.word	0x20000360
 80021c8:	20000558 	.word	0x20000558

080021cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021d0:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <SystemInit+0x68>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <SystemInit+0x68>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80021e0:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <SystemInit+0x6c>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80021e6:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <SystemInit+0x6c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80021ec:	4b12      	ldr	r3, [pc, #72]	@ (8002238 <SystemInit+0x6c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80021f2:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <SystemInit+0x6c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80021f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002238 <SystemInit+0x6c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002238 <SystemInit+0x6c>)
 80021fe:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002202:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002206:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <SystemInit+0x6c>)
 800220a:	2200      	movs	r2, #0
 800220c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <SystemInit+0x6c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a09      	ldr	r2, [pc, #36]	@ (8002238 <SystemInit+0x6c>)
 8002214:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002218:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800221a:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <SystemInit+0x6c>)
 800221c:	2200      	movs	r2, #0
 800221e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002220:	4b04      	ldr	r3, [pc, #16]	@ (8002234 <SystemInit+0x68>)
 8002222:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002226:	609a      	str	r2, [r3, #8]
  #endif
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	e000ed00 	.word	0xe000ed00
 8002238:	46020c00 	.word	0x46020c00

0800223c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800223c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002274 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002240:	f7ff ffc4 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002244:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002246:	e003      	b.n	8002250 <LoopCopyDataInit>

08002248 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800224a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800224c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800224e:	3104      	adds	r1, #4

08002250 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002250:	480a      	ldr	r0, [pc, #40]	@ (800227c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002252:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002254:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002256:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002258:	d3f6      	bcc.n	8002248 <CopyDataInit>
	ldr	r2, =_sbss
 800225a:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <LoopForever+0x12>)
	b	LoopFillZerobss
 800225c:	e002      	b.n	8002264 <LoopFillZerobss>

0800225e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800225e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002260:	f842 3b04 	str.w	r3, [r2], #4

08002264 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002264:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <LoopForever+0x16>)
	cmp	r2, r3
 8002266:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002268:	d3f9      	bcc.n	800225e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226a:	f008 f85b 	bl	800a324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800226e:	f7ff f871 	bl	8001354 <main>

08002272 <LoopForever>:

LoopForever:
    b LoopForever
 8002272:	e7fe      	b.n	8002272 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002274:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002278:	0800d4b4 	.word	0x0800d4b4
	ldr	r0, =_sdata
 800227c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002280:	200001f0 	.word	0x200001f0
	ldr	r2, =_sbss
 8002284:	200001f0 	.word	0x200001f0
	ldr	r3, = _ebss
 8002288:	20000558 	.word	0x20000558

0800228c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800228c:	e7fe      	b.n	800228c <ADC1_IRQHandler>
	...

08002290 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08e      	sub	sp, #56	@ 0x38
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800229a:	2300      	movs	r3, #0
 800229c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d009      	beq.n	80022bc <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <BSP_LED_Init+0x2c>
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d003      	beq.n	80022bc <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80022b4:	f06f 0301 	mvn.w	r3, #1
 80022b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80022ba:	e06e      	b.n	800239a <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d10f      	bne.n	80022e2 <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 80022c2:	4b38      	ldr	r3, [pc, #224]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022c8:	4a36      	ldr	r2, [pc, #216]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022ca:	f043 0302 	orr.w	r3, r3, #2
 80022ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022d2:	4b34      	ldr	r3, [pc, #208]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	e046      	b.n	8002370 <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10f      	bne.n	8002308 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 80022e8:	4b2e      	ldr	r3, [pc, #184]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022ee:	4a2d      	ldr	r2, [pc, #180]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022f0:	f043 0304 	orr.w	r3, r3, #4
 80022f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022f8:	4b2a      	ldr	r3, [pc, #168]	@ (80023a4 <BSP_LED_Init+0x114>)
 80022fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022fe:	f003 0304 	and.w	r3, r3, #4
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	e033      	b.n	8002370 <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002308:	4b26      	ldr	r3, [pc, #152]	@ (80023a4 <BSP_LED_Init+0x114>)
 800230a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800230e:	f003 0304 	and.w	r3, r3, #4
 8002312:	2b00      	cmp	r3, #0
 8002314:	d110      	bne.n	8002338 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	4b23      	ldr	r3, [pc, #140]	@ (80023a4 <BSP_LED_Init+0x114>)
 8002318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800231c:	4a21      	ldr	r2, [pc, #132]	@ (80023a4 <BSP_LED_Init+0x114>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002326:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <BSP_LED_Init+0x114>)
 8002328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	613b      	str	r3, [r7, #16]
 8002332:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8002334:	2301      	movs	r3, #1
 8002336:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8002338:	f001 fc0e 	bl	8003b58 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 800233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233e:	2b01      	cmp	r3, #1
 8002340:	d107      	bne.n	8002352 <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002342:	4b18      	ldr	r3, [pc, #96]	@ (80023a4 <BSP_LED_Init+0x114>)
 8002344:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002348:	4a16      	ldr	r2, [pc, #88]	@ (80023a4 <BSP_LED_Init+0x114>)
 800234a:	f023 0304 	bic.w	r3, r3, #4
 800234e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 8002352:	4b14      	ldr	r3, [pc, #80]	@ (80023a4 <BSP_LED_Init+0x114>)
 8002354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002358:	4a12      	ldr	r2, [pc, #72]	@ (80023a4 <BSP_LED_Init+0x114>)
 800235a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800235e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002362:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <BSP_LED_Init+0x114>)
 8002364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	4a0d      	ldr	r2, [pc, #52]	@ (80023a8 <BSP_LED_Init+0x118>)
 8002374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002378:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800237a:	2301      	movs	r3, #1
 800237c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002382:	2303      	movs	r3, #3
 8002384:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	4a08      	ldr	r2, [pc, #32]	@ (80023ac <BSP_LED_Init+0x11c>)
 800238a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238e:	f107 021c 	add.w	r2, r7, #28
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f000 fbe3 	bl	8002b60 <HAL_GPIO_Init>
  }

  return ret;
 800239a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800239c:	4618      	mov	r0, r3
 800239e:	3738      	adds	r7, #56	@ 0x38
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	46020c00 	.word	0x46020c00
 80023a8:	0800d08c 	.word	0x0800d08c
 80023ac:	20000008 	.word	0x20000008

080023b0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	4603      	mov	r3, r0
 80023b8:	460a      	mov	r2, r1
 80023ba:	71fb      	strb	r3, [r7, #7]
 80023bc:	4613      	mov	r3, r2
 80023be:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80023c0:	4b30      	ldr	r3, [pc, #192]	@ (8002484 <BSP_PB_Init+0xd4>)
 80023c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023c6:	4a2f      	ldr	r2, [pc, #188]	@ (8002484 <BSP_PB_Init+0xd4>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002484 <BSP_PB_Init+0xd4>)
 80023d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023d6:	f003 0304 	and.w	r3, r3, #4
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80023de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023e2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80023e4:	2302      	movs	r3, #2
 80023e6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80023e8:	2302      	movs	r3, #2
 80023ea:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80023ec:	79bb      	ldrb	r3, [r7, #6]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10c      	bne.n	800240c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	4a23      	ldr	r2, [pc, #140]	@ (8002488 <BSP_PB_Init+0xd8>)
 80023fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fe:	f107 020c 	add.w	r2, r7, #12
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f000 fbab 	bl	8002b60 <HAL_GPIO_Init>
 800240a:	e036      	b.n	800247a <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800240c:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <BSP_PB_Init+0xdc>)
 800240e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	4a1d      	ldr	r2, [pc, #116]	@ (8002488 <BSP_PB_Init+0xd8>)
 8002414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002418:	f107 020c 	add.w	r2, r7, #12
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fb9e 	bl	8002b60 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002424:	79fa      	ldrb	r2, [r7, #7]
 8002426:	4613      	mov	r3, r2
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	4413      	add	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4a18      	ldr	r2, [pc, #96]	@ (8002490 <BSP_PB_Init+0xe0>)
 8002430:	441a      	add	r2, r3
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	4917      	ldr	r1, [pc, #92]	@ (8002494 <BSP_PB_Init+0xe4>)
 8002436:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800243a:	4619      	mov	r1, r3
 800243c:	4610      	mov	r0, r2
 800243e:	f000 fb32 	bl	8002aa6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002442:	79fa      	ldrb	r2, [r7, #7]
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4a10      	ldr	r2, [pc, #64]	@ (8002490 <BSP_PB_Init+0xe0>)
 800244e:	1898      	adds	r0, r3, r2
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	4a11      	ldr	r2, [pc, #68]	@ (8002498 <BSP_PB_Init+0xe8>)
 8002454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002458:	461a      	mov	r2, r3
 800245a:	2100      	movs	r1, #0
 800245c:	f000 faf7 	bl	8002a4e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002460:	2018      	movs	r0, #24
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <BSP_PB_Init+0xec>)
 8002466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246a:	2200      	movs	r2, #0
 800246c:	4619      	mov	r1, r3
 800246e:	f000 fa45 	bl	80028fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002472:	2318      	movs	r3, #24
 8002474:	4618      	mov	r0, r3
 8002476:	f000 fa5b 	bl	8002930 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3720      	adds	r7, #32
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	46020c00 	.word	0x46020c00
 8002488:	20000014 	.word	0x20000014
 800248c:	10110000 	.word	0x10110000
 8002490:	20000364 	.word	0x20000364
 8002494:	0800d094 	.word	0x0800d094
 8002498:	20000018 	.word	0x20000018
 800249c:	2000001c 	.word	0x2000001c

080024a0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80024aa:	79fa      	ldrb	r2, [r7, #7]
 80024ac:	4613      	mov	r3, r2
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4a04      	ldr	r2, [pc, #16]	@ (80024c8 <BSP_PB_IRQHandler+0x28>)
 80024b6:	4413      	add	r3, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 fb09 	bl	8002ad0 <HAL_EXTI_IRQHandler>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000364 	.word	0x20000364

080024cc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
	...

080024e4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	6039      	str	r1, [r7, #0]
 80024ee:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80024fa:	f06f 0301 	mvn.w	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	e018      	b.n	8002534 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	2294      	movs	r2, #148	@ 0x94
 8002506:	fb02 f303 	mul.w	r3, r2, r3
 800250a:	4a0d      	ldr	r2, [pc, #52]	@ (8002540 <BSP_COM_Init+0x5c>)
 800250c:	4413      	add	r3, r2
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f870 	bl	80025f4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002514:	79fb      	ldrb	r3, [r7, #7]
 8002516:	2294      	movs	r2, #148	@ 0x94
 8002518:	fb02 f303 	mul.w	r3, r2, r3
 800251c:	4a08      	ldr	r2, [pc, #32]	@ (8002540 <BSP_COM_Init+0x5c>)
 800251e:	4413      	add	r3, r2
 8002520:	6839      	ldr	r1, [r7, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f80e 	bl	8002544 <MX_USART1_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800252e:	f06f 0303 	mvn.w	r3, #3
 8002532:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002534:	68fb      	ldr	r3, [r7, #12]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000370 	.word	0x20000370

08002544 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800254e:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <MX_USART1_Init+0x64>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	220c      	movs	r2, #12
 8002562:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	895b      	ldrh	r3, [r3, #10]
 8002568:	461a      	mov	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	891b      	ldrh	r3, [r3, #8]
 800257a:	461a      	mov	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	899b      	ldrh	r3, [r3, #12]
 8002584:	461a      	mov	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002590:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f006 fcad 	bl	8008ef8 <HAL_UART_Init>
 800259e:	4603      	mov	r3, r0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000004 	.word	0x20000004

080025ac <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80025b4:	4b09      	ldr	r3, [pc, #36]	@ (80025dc <__io_putchar+0x30>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	2394      	movs	r3, #148	@ 0x94
 80025bc:	fb02 f303 	mul.w	r3, r2, r3
 80025c0:	4a07      	ldr	r2, [pc, #28]	@ (80025e0 <__io_putchar+0x34>)
 80025c2:	1898      	adds	r0, r3, r2
 80025c4:	1d39      	adds	r1, r7, #4
 80025c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ca:	2201      	movs	r2, #1
 80025cc:	f006 fcee 	bl	8008fac <HAL_UART_Transmit>
  return ch;
 80025d0:	687b      	ldr	r3, [r7, #4]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000404 	.word	0x20000404
 80025e0:	20000370 	.word	0x20000370

080025e4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7ff ff6f 	bl	80024cc <BSP_PB_Callback>
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	@ 0x28
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80025fc:	4b27      	ldr	r3, [pc, #156]	@ (800269c <COM1_MspInit+0xa8>)
 80025fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002602:	4a26      	ldr	r2, [pc, #152]	@ (800269c <COM1_MspInit+0xa8>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <COM1_MspInit+0xa8>)
 800260e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800261a:	4b20      	ldr	r3, [pc, #128]	@ (800269c <COM1_MspInit+0xa8>)
 800261c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002620:	4a1e      	ldr	r2, [pc, #120]	@ (800269c <COM1_MspInit+0xa8>)
 8002622:	f043 0301 	orr.w	r3, r3, #1
 8002626:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800262a:	4b1c      	ldr	r3, [pc, #112]	@ (800269c <COM1_MspInit+0xa8>)
 800262c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002638:	4b18      	ldr	r3, [pc, #96]	@ (800269c <COM1_MspInit+0xa8>)
 800263a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800263e:	4a17      	ldr	r2, [pc, #92]	@ (800269c <COM1_MspInit+0xa8>)
 8002640:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002644:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <COM1_MspInit+0xa8>)
 800264a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800264e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002652:	60bb      	str	r3, [r7, #8]
 8002654:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002656:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800265a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002660:	2302      	movs	r3, #2
 8002662:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002664:	2301      	movs	r3, #1
 8002666:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002668:	2307      	movs	r3, #7
 800266a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	480b      	ldr	r0, [pc, #44]	@ (80026a0 <COM1_MspInit+0xac>)
 8002674:	f000 fa74 	bl	8002b60 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8002678:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800267c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800267e:	2302      	movs	r3, #2
 8002680:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002682:	2307      	movs	r3, #7
 8002684:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	4619      	mov	r1, r3
 800268c:	4804      	ldr	r0, [pc, #16]	@ (80026a0 <COM1_MspInit+0xac>)
 800268e:	f000 fa67 	bl	8002b60 <HAL_GPIO_Init>
}
 8002692:	bf00      	nop
 8002694:	3728      	adds	r7, #40	@ 0x28
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	46020c00 	.word	0x46020c00
 80026a0:	42020000 	.word	0x42020000

080026a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026a8:	4b12      	ldr	r3, [pc, #72]	@ (80026f4 <HAL_Init+0x50>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a11      	ldr	r2, [pc, #68]	@ (80026f4 <HAL_Init+0x50>)
 80026ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026b4:	2003      	movs	r0, #3
 80026b6:	f000 f916 	bl	80028e6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80026ba:	f002 fb3b 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 80026be:	4602      	mov	r2, r0
 80026c0:	4b0d      	ldr	r3, [pc, #52]	@ (80026f8 <HAL_Init+0x54>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	f003 030f 	and.w	r3, r3, #15
 80026c8:	490c      	ldr	r1, [pc, #48]	@ (80026fc <HAL_Init+0x58>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	fa22 f303 	lsr.w	r3, r2, r3
 80026d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002700 <HAL_Init+0x5c>)
 80026d2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80026d4:	2004      	movs	r0, #4
 80026d6:	f000 f939 	bl	800294c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026da:	2007      	movs	r0, #7
 80026dc:	f7ff fbee 	bl	8001ebc <HAL_InitTick>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e002      	b.n	80026f0 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80026ea:	f7ff fbcb 	bl	8001e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40022000 	.word	0x40022000
 80026f8:	46020c00 	.word	0x46020c00
 80026fc:	0800d034 	.word	0x0800d034
 8002700:	20000000 	.word	0x20000000

08002704 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002708:	4b06      	ldr	r3, [pc, #24]	@ (8002724 <HAL_IncTick+0x20>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_IncTick+0x24>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4413      	add	r3, r2
 8002714:	4a04      	ldr	r2, [pc, #16]	@ (8002728 <HAL_IncTick+0x24>)
 8002716:	6013      	str	r3, [r2, #0]
}
 8002718:	bf00      	nop
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	20000024 	.word	0x20000024
 8002728:	20000408 	.word	0x20000408

0800272c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  return uwTick;
 8002730:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <HAL_GetTick+0x14>)
 8002732:	681b      	ldr	r3, [r3, #0]
}
 8002734:	4618      	mov	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000408 	.word	0x20000408

08002744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800274c:	f7ff ffee 	bl	800272c <HAL_GetTick>
 8002750:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800275c:	d005      	beq.n	800276a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800275e:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <HAL_Delay+0x44>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4413      	add	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800276a:	bf00      	nop
 800276c:	f7ff ffde 	bl	800272c <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	429a      	cmp	r2, r3
 800277a:	d8f7      	bhi.n	800276c <HAL_Delay+0x28>
  {
  }
}
 800277c:	bf00      	nop
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000024 	.word	0x20000024

0800278c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800279c:	4b0c      	ldr	r3, [pc, #48]	@ (80027d0 <__NVIC_SetPriorityGrouping+0x44>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027a8:	4013      	ands	r3, r2
 80027aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027be:	4a04      	ldr	r2, [pc, #16]	@ (80027d0 <__NVIC_SetPriorityGrouping+0x44>)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	60d3      	str	r3, [r2, #12]
}
 80027c4:	bf00      	nop
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027d8:	4b04      	ldr	r3, [pc, #16]	@ (80027ec <__NVIC_GetPriorityGrouping+0x18>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	0a1b      	lsrs	r3, r3, #8
 80027de:	f003 0307 	and.w	r3, r3, #7
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	db0b      	blt.n	800281a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	f003 021f 	and.w	r2, r3, #31
 8002808:	4907      	ldr	r1, [pc, #28]	@ (8002828 <__NVIC_EnableIRQ+0x38>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	2001      	movs	r0, #1
 8002812:	fa00 f202 	lsl.w	r2, r0, r2
 8002816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000e100 	.word	0xe000e100

0800282c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	6039      	str	r1, [r7, #0]
 8002836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283c:	2b00      	cmp	r3, #0
 800283e:	db0a      	blt.n	8002856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	b2da      	uxtb	r2, r3
 8002844:	490c      	ldr	r1, [pc, #48]	@ (8002878 <__NVIC_SetPriority+0x4c>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	0112      	lsls	r2, r2, #4
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	440b      	add	r3, r1
 8002850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002854:	e00a      	b.n	800286c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	b2da      	uxtb	r2, r3
 800285a:	4908      	ldr	r1, [pc, #32]	@ (800287c <__NVIC_SetPriority+0x50>)
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	3b04      	subs	r3, #4
 8002864:	0112      	lsls	r2, r2, #4
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	440b      	add	r3, r1
 800286a:	761a      	strb	r2, [r3, #24]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000e100 	.word	0xe000e100
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002880:	b480      	push	{r7}
 8002882:	b089      	sub	sp, #36	@ 0x24
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f1c3 0307 	rsb	r3, r3, #7
 800289a:	2b04      	cmp	r3, #4
 800289c:	bf28      	it	cs
 800289e:	2304      	movcs	r3, #4
 80028a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	3304      	adds	r3, #4
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d902      	bls.n	80028b0 <NVIC_EncodePriority+0x30>
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3b03      	subs	r3, #3
 80028ae:	e000      	b.n	80028b2 <NVIC_EncodePriority+0x32>
 80028b0:	2300      	movs	r3, #0
 80028b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	43da      	mvns	r2, r3
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	401a      	ands	r2, r3
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	fa01 f303 	lsl.w	r3, r1, r3
 80028d2:	43d9      	mvns	r1, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d8:	4313      	orrs	r3, r2
         );
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3724      	adds	r7, #36	@ 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff ff4c 	bl	800278c <__NVIC_SetPriorityGrouping>
}
 80028f4:	bf00      	nop
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
 8002908:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800290a:	f7ff ff63 	bl	80027d4 <__NVIC_GetPriorityGrouping>
 800290e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	68b9      	ldr	r1, [r7, #8]
 8002914:	6978      	ldr	r0, [r7, #20]
 8002916:	f7ff ffb3 	bl	8002880 <NVIC_EncodePriority>
 800291a:	4602      	mov	r2, r0
 800291c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002920:	4611      	mov	r1, r2
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ff82 	bl	800282c <__NVIC_SetPriority>
}
 8002928:	bf00      	nop
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ff56 	bl	80027f0 <__NVIC_EnableIRQ>
}
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b04      	cmp	r3, #4
 8002958:	d844      	bhi.n	80029e4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800295a:	a201      	add	r2, pc, #4	@ (adr r2, 8002960 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800295c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002960:	08002983 	.word	0x08002983
 8002964:	080029a1 	.word	0x080029a1
 8002968:	080029c3 	.word	0x080029c3
 800296c:	080029e5 	.word	0x080029e5
 8002970:	08002975 	.word	0x08002975
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002974:	4b1f      	ldr	r3, [pc, #124]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a1e      	ldr	r2, [pc, #120]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800297a:	f043 0304 	orr.w	r3, r3, #4
 800297e:	6013      	str	r3, [r2, #0]
      break;
 8002980:	e031      	b.n	80029e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002982:	4b1c      	ldr	r3, [pc, #112]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a1b      	ldr	r2, [pc, #108]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002988:	f023 0304 	bic.w	r3, r3, #4
 800298c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800298e:	4b1a      	ldr	r3, [pc, #104]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002994:	4a18      	ldr	r2, [pc, #96]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002996:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800299a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800299e:	e022      	b.n	80029e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80029a0:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a13      	ldr	r2, [pc, #76]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029a6:	f023 0304 	bic.w	r3, r3, #4
 80029aa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80029ac:	4b12      	ldr	r3, [pc, #72]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029b2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80029b6:	4a10      	ldr	r2, [pc, #64]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80029bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80029c0:	e011      	b.n	80029e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80029c2:	4b0c      	ldr	r3, [pc, #48]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a0b      	ldr	r2, [pc, #44]	@ (80029f4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80029ce:	4b0a      	ldr	r3, [pc, #40]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029d4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80029d8:	4a07      	ldr	r2, [pc, #28]	@ (80029f8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80029e2:	e000      	b.n	80029e6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80029e4:	bf00      	nop
  }
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000e010 	.word	0xe000e010
 80029f8:	46020c00 	.word	0x46020c00

080029fc <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e019      	b.n	8002a42 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d004      	beq.n	8002a24 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e00e      	b.n	8002a42 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2204      	movs	r2, #4
 8002a28:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a3a:	f043 0304 	orr.w	r3, r3, #4
 8002a3e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b087      	sub	sp, #28
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	460b      	mov	r3, r1
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8002a60:	7afb      	ldrb	r3, [r7, #11]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d011      	beq.n	8002a8a <HAL_EXTI_RegisterCallback+0x3c>
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	dc13      	bgt.n	8002a92 <HAL_EXTI_RegisterCallback+0x44>
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_EXTI_RegisterCallback+0x26>
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d007      	beq.n	8002a82 <HAL_EXTI_RegisterCallback+0x34>
 8002a72:	e00e      	b.n	8002a92 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
      break;
 8002a80:	e00a      	b.n	8002a98 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	605a      	str	r2, [r3, #4]
      break;
 8002a88:	e006      	b.n	8002a98 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
      break;
 8002a90:	e002      	b.n	8002a98 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	75fb      	strb	r3, [r7, #23]
      break;
 8002a96:	bf00      	nop
  }

  return status;
 8002a98:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e003      	b.n	8002ac2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
  }
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	2201      	movs	r2, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	015a      	lsls	r2, r3, #5
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_EXTI_IRQHandler+0x88>)
 8002afa:	4413      	add	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4013      	ands	r3, r2
 8002b06:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d009      	beq.n	8002b22 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d002      	beq.n	8002b22 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <HAL_EXTI_IRQHandler+0x8c>)
 8002b28:	4413      	add	r3, r2
 8002b2a:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d009      	beq.n	8002b50 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	4798      	blx	r3
    }
  }
}
 8002b50:	bf00      	nop
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	4602200c 	.word	0x4602200c
 8002b5c:	46022010 	.word	0x46022010

08002b60 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b089      	sub	sp, #36	@ 0x24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002b72:	e1c2      	b.n	8002efa <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	2101      	movs	r1, #1
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	4013      	ands	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 81b2 	beq.w	8002ef4 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a55      	ldr	r2, [pc, #340]	@ (8002ce8 <HAL_GPIO_Init+0x188>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d15d      	bne.n	8002c54 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	4013      	ands	r3, r2
 8002bac:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f003 0201 	and.w	r2, r3, #1
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69fa      	ldr	r2, [r7, #28]
 8002bc6:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002bc8:	4a48      	ldr	r2, [pc, #288]	@ (8002cec <HAL_GPIO_Init+0x18c>)
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002bd0:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002bd2:	4a46      	ldr	r2, [pc, #280]	@ (8002cec <HAL_GPIO_Init+0x18c>)
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	4413      	add	r3, r2
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	08da      	lsrs	r2, r3, #3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	3208      	adds	r2, #8
 8002be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bea:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f003 0307 	and.w	r3, r3, #7
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	220f      	movs	r2, #15
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	220b      	movs	r2, #11
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69fa      	ldr	r2, [r7, #28]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	08da      	lsrs	r2, r3, #3
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	3208      	adds	r2, #8
 8002c1e:	69f9      	ldr	r1, [r7, #28]
 8002c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	2203      	movs	r2, #3
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	2202      	movs	r2, #2
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	69fa      	ldr	r2, [r7, #28]
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	e067      	b.n	8002d24 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d003      	beq.n	8002c64 <HAL_GPIO_Init+0x104>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b12      	cmp	r3, #18
 8002c62:	d145      	bne.n	8002cf0 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	08da      	lsrs	r2, r3, #3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3208      	adds	r2, #8
 8002c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c70:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	220f      	movs	r2, #15
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69fa      	ldr	r2, [r7, #28]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	f003 020f 	and.w	r2, r3, #15
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	69fa      	ldr	r2, [r7, #28]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	08da      	lsrs	r2, r3, #3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3208      	adds	r2, #8
 8002caa:	69f9      	ldr	r1, [r7, #28]
 8002cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2203      	movs	r2, #3
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69fa      	ldr	r2, [r7, #28]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f003 0203 	and.w	r2, r3, #3
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	e01e      	b.n	8002d24 <HAL_GPIO_Init+0x1c4>
 8002ce6:	bf00      	nop
 8002ce8:	46020000 	.word	0x46020000
 8002cec:	0800d098 	.word	0x0800d098
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69fa      	ldr	r2, [r7, #28]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0203 	and.w	r2, r3, #3
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	69fa      	ldr	r2, [r7, #28]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	69fa      	ldr	r2, [r7, #28]
 8002d22:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d00b      	beq.n	8002d44 <HAL_GPIO_Init+0x1e4>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d007      	beq.n	8002d44 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d38:	2b11      	cmp	r3, #17
 8002d3a:	d003      	beq.n	8002d44 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	2b12      	cmp	r3, #18
 8002d42:	d130      	bne.n	8002da6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	2203      	movs	r2, #3
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69fa      	ldr	r2, [r7, #28]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	69fa      	ldr	r2, [r7, #28]
 8002d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69fa      	ldr	r2, [r7, #28]
 8002d86:	4013      	ands	r3, r2
 8002d88:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	091b      	lsrs	r3, r3, #4
 8002d90:	f003 0201 	and.w	r2, r3, #1
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	69fa      	ldr	r2, [r7, #28]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	69fa      	ldr	r2, [r7, #28]
 8002da4:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d107      	bne.n	8002dbe <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d11b      	bne.n	8002dee <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d017      	beq.n	8002dee <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	2203      	movs	r2, #3
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	69fa      	ldr	r2, [r7, #28]
 8002dec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d07c      	beq.n	8002ef4 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002dfa:	4a47      	ldr	r2, [pc, #284]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	089b      	lsrs	r3, r3, #2
 8002e00:	3318      	adds	r3, #24
 8002e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e06:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	220f      	movs	r2, #15
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69fa      	ldr	r2, [r7, #28]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0a9a      	lsrs	r2, r3, #10
 8002e22:	4b3e      	ldr	r3, [pc, #248]	@ (8002f1c <HAL_GPIO_Init+0x3bc>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	f002 0203 	and.w	r2, r2, #3
 8002e2c:	00d2      	lsls	r2, r2, #3
 8002e2e:	4093      	lsls	r3, r2
 8002e30:	69fa      	ldr	r2, [r7, #28]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002e36:	4938      	ldr	r1, [pc, #224]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	089b      	lsrs	r3, r3, #2
 8002e3c:	3318      	adds	r3, #24
 8002e3e:	69fa      	ldr	r2, [r7, #28]
 8002e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002e44:	4b34      	ldr	r3, [pc, #208]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69fa      	ldr	r2, [r7, #28]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002e68:	4a2b      	ldr	r2, [pc, #172]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69fa      	ldr	r2, [r7, #28]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002e92:	4a21      	ldr	r2, [pc, #132]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002e98:	4b1f      	ldr	r3, [pc, #124]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e9e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69fa      	ldr	r2, [r7, #28]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8002eb6:	69fa      	ldr	r2, [r7, #28]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002ebe:	4a16      	ldr	r2, [pc, #88]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002ec6:	4b14      	ldr	r3, [pc, #80]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ecc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69fa      	ldr	r2, [r7, #28]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002eec:	4a0a      	ldr	r2, [pc, #40]	@ (8002f18 <HAL_GPIO_Init+0x3b8>)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f47f ae35 	bne.w	8002b74 <HAL_GPIO_Init+0x14>
  }
}
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	3724      	adds	r7, #36	@ 0x24
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	46022000 	.word	0x46022000
 8002f1c:	002f7f7f 	.word	0x002f7f7f

08002f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	807b      	strh	r3, [r7, #2]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f30:	787b      	ldrb	r3, [r7, #1]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f36:	887a      	ldrh	r2, [r7, #2]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002f3c:	e002      	b.n	8002f44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002f3e:	887a      	ldrh	r2, [r7, #2]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	88fb      	ldrh	r3, [r7, #6]
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d006      	beq.n	8002f74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002f66:	4a0c      	ldr	r2, [pc, #48]	@ (8002f98 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002f6c:	88fb      	ldrh	r3, [r7, #6]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f814 	bl	8002f9c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002f74:	4b08      	ldr	r3, [pc, #32]	@ (8002f98 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d006      	beq.n	8002f8e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002f80:	4a05      	ldr	r2, [pc, #20]	@ (8002f98 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002f86:	88fb      	ldrh	r3, [r7, #6]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 f812 	bl	8002fb2 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	46022000 	.word	0x46022000

08002f9c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	4603      	mov	r3, r0
 8002fba:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e08d      	b.n	80030f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7fe f934 	bl	800125c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2224      	movs	r2, #36	@ 0x24
 8002ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0201 	bic.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003018:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003028:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d107      	bne.n	8003042 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	e006      	b.n	8003050 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800304e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	2b02      	cmp	r3, #2
 8003056:	d108      	bne.n	800306a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003066:	605a      	str	r2, [r3, #4]
 8003068:	e007      	b.n	800307a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003078:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800308c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68da      	ldr	r2, [r3, #12]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800309c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691a      	ldr	r2, [r3, #16]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69d9      	ldr	r1, [r3, #28]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1a      	ldr	r2, [r3, #32]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
	...

08003100 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	461a      	mov	r2, r3
 800310e:	4603      	mov	r3, r0
 8003110:	817b      	strh	r3, [r7, #10]
 8003112:	460b      	mov	r3, r1
 8003114:	813b      	strh	r3, [r7, #8]
 8003116:	4613      	mov	r3, r2
 8003118:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b20      	cmp	r3, #32
 8003124:	f040 80fd 	bne.w	8003322 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d002      	beq.n	8003134 <HAL_I2C_Mem_Read+0x34>
 800312e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003130:	2b00      	cmp	r3, #0
 8003132:	d105      	bne.n	8003140 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800313a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0f1      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <HAL_I2C_Mem_Read+0x4e>
 800314a:	2302      	movs	r3, #2
 800314c:	e0ea      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003156:	f7ff fae9 	bl	800272c <HAL_GetTick>
 800315a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2319      	movs	r3, #25
 8003162:	2201      	movs	r2, #1
 8003164:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 f95b 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0d5      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2222      	movs	r2, #34	@ 0x22
 800317c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2240      	movs	r2, #64	@ 0x40
 8003184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003198:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031a0:	88f8      	ldrh	r0, [r7, #6]
 80031a2:	893a      	ldrh	r2, [r7, #8]
 80031a4:	8979      	ldrh	r1, [r7, #10]
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	9301      	str	r3, [sp, #4]
 80031aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	4603      	mov	r3, r0
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f8bf 	bl	8003334 <I2C_RequestMemoryRead>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0ad      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2bff      	cmp	r3, #255	@ 0xff
 80031d0:	d90e      	bls.n	80031f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	22ff      	movs	r2, #255	@ 0xff
 80031d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	8979      	ldrh	r1, [r7, #10]
 80031e0:	4b52      	ldr	r3, [pc, #328]	@ (800332c <HAL_I2C_Mem_Read+0x22c>)
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 fadf 	bl	80037ac <I2C_TransferConfig>
 80031ee:	e00f      	b.n	8003210 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	8979      	ldrh	r1, [r7, #10]
 8003202:	4b4a      	ldr	r3, [pc, #296]	@ (800332c <HAL_I2C_Mem_Read+0x22c>)
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 face 	bl	80037ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003216:	2200      	movs	r2, #0
 8003218:	2104      	movs	r1, #4
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 f902 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e07c      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003246:	3b01      	subs	r3, #1
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003260:	b29b      	uxth	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d034      	beq.n	80032d0 <HAL_I2C_Mem_Read+0x1d0>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800326a:	2b00      	cmp	r3, #0
 800326c:	d130      	bne.n	80032d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003274:	2200      	movs	r2, #0
 8003276:	2180      	movs	r1, #128	@ 0x80
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f8d3 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e04d      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328c:	b29b      	uxth	r3, r3
 800328e:	2bff      	cmp	r3, #255	@ 0xff
 8003290:	d90e      	bls.n	80032b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	22ff      	movs	r2, #255	@ 0xff
 8003296:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329c:	b2da      	uxtb	r2, r3
 800329e:	8979      	ldrh	r1, [r7, #10]
 80032a0:	2300      	movs	r3, #0
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 fa7f 	bl	80037ac <I2C_TransferConfig>
 80032ae:	e00f      	b.n	80032d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	8979      	ldrh	r1, [r7, #10]
 80032c2:	2300      	movs	r3, #0
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 fa6e 	bl	80037ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d19a      	bne.n	8003210 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f940 	bl	8003564 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e01a      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2220      	movs	r2, #32
 80032f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b0b      	ldr	r3, [pc, #44]	@ (8003330 <HAL_I2C_Mem_Read+0x230>)
 8003302:	400b      	ands	r3, r1
 8003304:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2220      	movs	r2, #32
 800330a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e000      	b.n	8003324 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003322:	2302      	movs	r3, #2
  }
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	80002400 	.word	0x80002400
 8003330:	fe00e800 	.word	0xfe00e800

08003334 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	4608      	mov	r0, r1
 800333e:	4611      	mov	r1, r2
 8003340:	461a      	mov	r2, r3
 8003342:	4603      	mov	r3, r0
 8003344:	817b      	strh	r3, [r7, #10]
 8003346:	460b      	mov	r3, r1
 8003348:	813b      	strh	r3, [r7, #8]
 800334a:	4613      	mov	r3, r2
 800334c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	8979      	ldrh	r1, [r7, #10]
 8003354:	4b20      	ldr	r3, [pc, #128]	@ (80033d8 <I2C_RequestMemoryRead+0xa4>)
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2300      	movs	r3, #0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 fa26 	bl	80037ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	69b9      	ldr	r1, [r7, #24]
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f8b6 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e02c      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800337a:	893b      	ldrh	r3, [r7, #8]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	629a      	str	r2, [r3, #40]	@ 0x28
 8003384:	e015      	b.n	80033b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003386:	893b      	ldrh	r3, [r7, #8]
 8003388:	0a1b      	lsrs	r3, r3, #8
 800338a:	b29b      	uxth	r3, r3
 800338c:	b2da      	uxtb	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003394:	69fa      	ldr	r2, [r7, #28]
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 f89c 	bl	80034d6 <I2C_WaitOnTXISFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e012      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033a8:	893b      	ldrh	r3, [r7, #8]
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2200      	movs	r2, #0
 80033ba:	2140      	movs	r1, #64	@ 0x40
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 f831 	bl	8003424 <I2C_WaitOnFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	80002000 	.word	0x80002000

080033dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d103      	bne.n	80033fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2200      	movs	r2, #0
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b01      	cmp	r3, #1
 8003406:	d007      	beq.n	8003418 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	619a      	str	r2, [r3, #24]
  }
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	603b      	str	r3, [r7, #0]
 8003430:	4613      	mov	r3, r2
 8003432:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003434:	e03b      	b.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	6839      	ldr	r1, [r7, #0]
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 f8d6 	bl	80035ec <I2C_IsErrorOccurred>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003450:	d02d      	beq.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003452:	f7ff f96b 	bl	800272c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d302      	bcc.n	8003468 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d122      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699a      	ldr	r2, [r3, #24]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	4013      	ands	r3, r2
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	429a      	cmp	r2, r3
 8003476:	bf0c      	ite	eq
 8003478:	2301      	moveq	r3, #1
 800347a:	2300      	movne	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	429a      	cmp	r2, r3
 8003484:	d113      	bne.n	80034ae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348a:	f043 0220 	orr.w	r2, r3, #32
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e00f      	b.n	80034ce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699a      	ldr	r2, [r3, #24]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4013      	ands	r3, r2
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	bf0c      	ite	eq
 80034be:	2301      	moveq	r3, #1
 80034c0:	2300      	movne	r3, #0
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d0b4      	beq.n	8003436 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b084      	sub	sp, #16
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034e2:	e033      	b.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	68b9      	ldr	r1, [r7, #8]
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f87f 	bl	80035ec <I2C_IsErrorOccurred>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e031      	b.n	800355c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034fe:	d025      	beq.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003500:	f7ff f914 	bl	800272c <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	429a      	cmp	r2, r3
 800350e:	d302      	bcc.n	8003516 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d11a      	bne.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b02      	cmp	r3, #2
 8003522:	d013      	beq.n	800354c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003528:	f043 0220 	orr.w	r2, r3, #32
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e007      	b.n	800355c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b02      	cmp	r3, #2
 8003558:	d1c4      	bne.n	80034e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003570:	e02f      	b.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f838 	bl	80035ec <I2C_IsErrorOccurred>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e02d      	b.n	80035e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003586:	f7ff f8d1 	bl	800272c <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	429a      	cmp	r2, r3
 8003594:	d302      	bcc.n	800359c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d11a      	bne.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	f003 0320 	and.w	r3, r3, #32
 80035a6:	2b20      	cmp	r3, #32
 80035a8:	d013      	beq.n	80035d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	f043 0220 	orr.w	r2, r3, #32
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e007      	b.n	80035e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	2b20      	cmp	r3, #32
 80035de:	d1c8      	bne.n	8003572 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08a      	sub	sp, #40	@ 0x28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f8:	2300      	movs	r3, #0
 80035fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	2b00      	cmp	r3, #0
 8003616:	d068      	beq.n	80036ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2210      	movs	r2, #16
 800361e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003620:	e049      	b.n	80036b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d045      	beq.n	80036b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7ff f87f 	bl	800272c <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <I2C_IsErrorOccurred+0x54>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13a      	bne.n	80036b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800364a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003652:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800365e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003662:	d121      	bne.n	80036a8 <I2C_IsErrorOccurred+0xbc>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800366a:	d01d      	beq.n	80036a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800366c:	7cfb      	ldrb	r3, [r7, #19]
 800366e:	2b20      	cmp	r3, #32
 8003670:	d01a      	beq.n	80036a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003680:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003682:	f7ff f853 	bl	800272c <HAL_GetTick>
 8003686:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003688:	e00e      	b.n	80036a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800368a:	f7ff f84f 	bl	800272c <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b19      	cmp	r3, #25
 8003696:	d907      	bls.n	80036a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	f043 0320 	orr.w	r3, r3, #32
 800369e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80036a6:	e006      	b.n	80036b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d1e9      	bne.n	800368a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b20      	cmp	r3, #32
 80036c2:	d003      	beq.n	80036cc <I2C_IsErrorOccurred+0xe0>
 80036c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0aa      	beq.n	8003622 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80036cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d103      	bne.n	80036dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2220      	movs	r2, #32
 80036da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	f043 0304 	orr.w	r3, r3, #4
 80036e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00b      	beq.n	8003714 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800370c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	f043 0308 	orr.w	r3, r3, #8
 8003724:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800372e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00b      	beq.n	8003758 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	f043 0302 	orr.w	r3, r3, #2
 8003746:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003750:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01c      	beq.n	800379a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f7ff fe3b 	bl	80033dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4b0d      	ldr	r3, [pc, #52]	@ (80037a8 <I2C_IsErrorOccurred+0x1bc>)
 8003772:	400b      	ands	r3, r1
 8003774:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	431a      	orrs	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800379a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3728      	adds	r7, #40	@ 0x28
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	fe00e800 	.word	0xfe00e800

080037ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	817b      	strh	r3, [r7, #10]
 80037ba:	4613      	mov	r3, r2
 80037bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037be:	897b      	ldrh	r3, [r7, #10]
 80037c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037c4:	7a7b      	ldrb	r3, [r7, #9]
 80037c6:	041b      	lsls	r3, r3, #16
 80037c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037cc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037da:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	0d5b      	lsrs	r3, r3, #21
 80037e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80037ea:	4b08      	ldr	r3, [pc, #32]	@ (800380c <I2C_TransferConfig+0x60>)
 80037ec:	430b      	orrs	r3, r1
 80037ee:	43db      	mvns	r3, r3
 80037f0:	ea02 0103 	and.w	r1, r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	03ff63ff 	.word	0x03ff63ff

08003810 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b20      	cmp	r3, #32
 8003824:	d138      	bne.n	8003898 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003830:	2302      	movs	r3, #2
 8003832:	e032      	b.n	800389a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	@ 0x24
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003862:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6819      	ldr	r1, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0201 	orr.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003894:	2300      	movs	r3, #0
 8003896:	e000      	b.n	800389a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003898:	2302      	movs	r3, #2
  }
}
 800389a:	4618      	mov	r0, r3
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b085      	sub	sp, #20
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d139      	bne.n	8003930 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e033      	b.n	8003932 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2224      	movs	r2, #36	@ 0x24
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0201 	bic.w	r2, r2, #1
 80038e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	021b      	lsls	r3, r3, #8
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800392c:	2300      	movs	r3, #0
 800392e:	e000      	b.n	8003932 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003930:	2302      	movs	r3, #2
  }
}
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800394c:	4b0b      	ldr	r3, [pc, #44]	@ (800397c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	d002      	beq.n	800395e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	73fb      	strb	r3, [r7, #15]
 800395c:	e007      	b.n	800396e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800395e:	4b07      	ldr	r3, [pc, #28]	@ (800397c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f023 0204 	bic.w	r2, r3, #4
 8003966:	4905      	ldr	r1, [pc, #20]	@ (800397c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4313      	orrs	r3, r2
 800396c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800396e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3714      	adds	r7, #20
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr
 800397c:	40030400 	.word	0x40030400

08003980 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <HAL_ICACHE_Enable+0x1c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a04      	ldr	r2, [pc, #16]	@ (800399c <HAL_ICACHE_Enable+0x1c>)
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	40030400 	.word	0x40030400

080039a0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80039a8:	4b39      	ldr	r3, [pc, #228]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039b0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d10b      	bne.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c0:	d905      	bls.n	80039ce <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80039c2:	4b33      	ldr	r3, [pc, #204]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	4a32      	ldr	r2, [pc, #200]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039cc:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e057      	b.n	8003a82 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d8:	d90a      	bls.n	80039f0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80039da:	4b2d      	ldr	r3, [pc, #180]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039ec:	60d3      	str	r3, [r2, #12]
 80039ee:	e007      	b.n	8003a00 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80039f0:	4b27      	ldr	r3, [pc, #156]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80039f8:	4925      	ldr	r1, [pc, #148]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003a00:	4b24      	ldr	r3, [pc, #144]	@ (8003a94 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a24      	ldr	r2, [pc, #144]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003a06:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0a:	099b      	lsrs	r3, r3, #6
 8003a0c:	2232      	movs	r2, #50	@ 0x32
 8003a0e:	fb02 f303 	mul.w	r3, r2, r3
 8003a12:	4a21      	ldr	r2, [pc, #132]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003a14:	fba2 2303 	umull	r2, r3, r2, r3
 8003a18:	099b      	lsrs	r3, r3, #6
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003a1e:	e002      	b.n	8003a26 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003a26:	4b1a      	ldr	r3, [pc, #104]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d102      	bne.n	8003a38 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1f3      	bne.n	8003a20 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d01b      	beq.n	8003a76 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003a3e:	4b15      	ldr	r3, [pc, #84]	@ (8003a94 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a15      	ldr	r2, [pc, #84]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003a44:	fba2 2303 	umull	r2, r3, r2, r3
 8003a48:	099b      	lsrs	r3, r3, #6
 8003a4a:	2232      	movs	r2, #50	@ 0x32
 8003a4c:	fb02 f303 	mul.w	r3, r2, r3
 8003a50:	4a11      	ldr	r2, [pc, #68]	@ (8003a98 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003a52:	fba2 2303 	umull	r2, r3, r2, r3
 8003a56:	099b      	lsrs	r3, r3, #6
 8003a58:	3301      	adds	r3, #1
 8003a5a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003a5c:	e002      	b.n	8003a64 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003a64:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d102      	bne.n	8003a76 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f3      	bne.n	8003a5e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e000      	b.n	8003a82 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	46020800 	.word	0x46020800
 8003a94:	20000000 	.word	0x20000000
 8003a98:	10624dd3 	.word	0x10624dd3

08003a9c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003aa0:	4b04      	ldr	r3, [pc, #16]	@ (8003ab4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	46020800 	.word	0x46020800

08003ab8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003ac0:	4b22      	ldr	r3, [pc, #136]	@ (8003b4c <HAL_PWREx_ConfigSupply+0x94>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a22      	ldr	r2, [pc, #136]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x98>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	099b      	lsrs	r3, r3, #6
 8003acc:	2232      	movs	r2, #50	@ 0x32
 8003ace:	fb02 f303 	mul.w	r3, r2, r3
 8003ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x98>)
 8003ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad8:	099b      	lsrs	r3, r3, #6
 8003ada:	3301      	adds	r3, #1
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d113      	bne.n	8003b0c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003aea:	f023 0302 	bic.w	r3, r3, #2
 8003aee:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003af0:	e002      	b.n	8003af8 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003af8:	4b16      	ldr	r3, [pc, #88]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d116      	bne.n	8003b32 <HAL_PWREx_ConfigSupply+0x7a>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1f3      	bne.n	8003af2 <HAL_PWREx_ConfigSupply+0x3a>
 8003b0a:	e012      	b.n	8003b32 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003b0c:	4b11      	ldr	r3, [pc, #68]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	4a10      	ldr	r2, [pc, #64]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003b12:	f043 0302 	orr.w	r3, r3, #2
 8003b16:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003b18:	e002      	b.n	8003b20 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003b20:	4b0c      	ldr	r3, [pc, #48]	@ (8003b54 <HAL_PWREx_ConfigSupply+0x9c>)
 8003b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d102      	bne.n	8003b32 <HAL_PWREx_ConfigSupply+0x7a>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1f3      	bne.n	8003b1a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e000      	b.n	8003b3e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	20000000 	.word	0x20000000
 8003b50:	10624dd3 	.word	0x10624dd3
 8003b54:	46020800 	.word	0x46020800

08003b58 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003b5c:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	4a04      	ldr	r2, [pc, #16]	@ (8003b74 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003b62:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b66:	6113      	str	r3, [r2, #16]
}
 8003b68:	bf00      	nop
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	46020800 	.word	0x46020800

08003b78 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8003b7c:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	4a04      	ldr	r2, [pc, #16]	@ (8003b94 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8003b88:	bf00      	nop
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	46020800 	.word	0x46020800

08003b98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08e      	sub	sp, #56	@ 0x38
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d102      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	f000 bec8 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bb2:	4b99      	ldr	r3, [pc, #612]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bbc:	4b96      	ldr	r3, [pc, #600]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f000 816c 	beq.w	8003eac <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d007      	beq.n	8003bea <HAL_RCC_OscConfig+0x52>
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	2b0c      	cmp	r3, #12
 8003bde:	f040 80de 	bne.w	8003d9e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	f040 80da 	bne.w	8003d9e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d102      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	f000 bea5 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bfc:	4b86      	ldr	r3, [pc, #536]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d004      	beq.n	8003c12 <HAL_RCC_OscConfig+0x7a>
 8003c08:	4b83      	ldr	r3, [pc, #524]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003c10:	e005      	b.n	8003c1e <HAL_RCC_OscConfig+0x86>
 8003c12:	4b81      	ldr	r3, [pc, #516]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c18:	041b      	lsls	r3, r3, #16
 8003c1a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d255      	bcs.n	8003cce <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10a      	bne.n	8003c3e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 fa11 	bl	8005054 <RCC_SetFlashLatencyFromMSIRange>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	f000 be82 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003c3e:	4b76      	ldr	r3, [pc, #472]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	4a75      	ldr	r2, [pc, #468]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c48:	6093      	str	r3, [r2, #8]
 8003c4a:	4b73      	ldr	r3, [pc, #460]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c56:	4970      	ldr	r1, [pc, #448]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003c64:	d309      	bcc.n	8003c7a <HAL_RCC_OscConfig+0xe2>
 8003c66:	4b6c      	ldr	r3, [pc, #432]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f023 021f 	bic.w	r2, r3, #31
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	4969      	ldr	r1, [pc, #420]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60cb      	str	r3, [r1, #12]
 8003c78:	e07e      	b.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	da0a      	bge.n	8003c98 <HAL_RCC_OscConfig+0x100>
 8003c82:	4b65      	ldr	r3, [pc, #404]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	015b      	lsls	r3, r3, #5
 8003c90:	4961      	ldr	r1, [pc, #388]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60cb      	str	r3, [r1, #12]
 8003c96:	e06f      	b.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ca0:	d30a      	bcc.n	8003cb8 <HAL_RCC_OscConfig+0x120>
 8003ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	029b      	lsls	r3, r3, #10
 8003cb0:	4959      	ldr	r1, [pc, #356]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60cb      	str	r3, [r1, #12]
 8003cb6:	e05f      	b.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
 8003cb8:	4b57      	ldr	r3, [pc, #348]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	03db      	lsls	r3, r3, #15
 8003cc6:	4954      	ldr	r1, [pc, #336]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60cb      	str	r3, [r1, #12]
 8003ccc:	e054      	b.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003cce:	4b52      	ldr	r3, [pc, #328]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	4a51      	ldr	r2, [pc, #324]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cd4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003cd8:	6093      	str	r3, [r2, #8]
 8003cda:	4b4f      	ldr	r3, [pc, #316]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	494c      	ldr	r1, [pc, #304]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003cf4:	d309      	bcc.n	8003d0a <HAL_RCC_OscConfig+0x172>
 8003cf6:	4b48      	ldr	r3, [pc, #288]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f023 021f 	bic.w	r2, r3, #31
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	4945      	ldr	r1, [pc, #276]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	60cb      	str	r3, [r1, #12]
 8003d08:	e028      	b.n	8003d5c <HAL_RCC_OscConfig+0x1c4>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	da0a      	bge.n	8003d28 <HAL_RCC_OscConfig+0x190>
 8003d12:	4b41      	ldr	r3, [pc, #260]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	015b      	lsls	r3, r3, #5
 8003d20:	493d      	ldr	r1, [pc, #244]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60cb      	str	r3, [r1, #12]
 8003d26:	e019      	b.n	8003d5c <HAL_RCC_OscConfig+0x1c4>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d30:	d30a      	bcc.n	8003d48 <HAL_RCC_OscConfig+0x1b0>
 8003d32:	4b39      	ldr	r3, [pc, #228]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	029b      	lsls	r3, r3, #10
 8003d40:	4935      	ldr	r1, [pc, #212]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	60cb      	str	r3, [r1, #12]
 8003d46:	e009      	b.n	8003d5c <HAL_RCC_OscConfig+0x1c4>
 8003d48:	4b33      	ldr	r3, [pc, #204]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	03db      	lsls	r3, r3, #15
 8003d56:	4930      	ldr	r1, [pc, #192]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10a      	bne.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	4618      	mov	r0, r3
 8003d68:	f001 f974 	bl	8005054 <RCC_SetFlashLatencyFromMSIRange>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	f000 bde5 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003d78:	f001 f8de 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d7c:	4b27      	ldr	r3, [pc, #156]	@ (8003e1c <HAL_RCC_OscConfig+0x284>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fe f89b 	bl	8001ebc <HAL_InitTick>
 8003d86:	4603      	mov	r3, r0
 8003d88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 808a 	beq.w	8003eaa <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003d96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d9a:	f000 bdd2 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d066      	beq.n	8003e74 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003da6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a1b      	ldr	r2, [pc, #108]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003db2:	f7fe fcbb 	bl	800272c <HAL_GetTick>
 8003db6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003db8:	e009      	b.n	8003dce <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dba:	f7fe fcb7 	bl	800272c <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d902      	bls.n	8003dce <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	f000 bdba 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003dce:	4b12      	ldr	r3, [pc, #72]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0ef      	beq.n	8003dba <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003dda:	4b0f      	ldr	r3, [pc, #60]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a0e      	ldr	r2, [pc, #56]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003de0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003de4:	6093      	str	r3, [r2, #8]
 8003de6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	4909      	ldr	r1, [pc, #36]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003e00:	d30e      	bcc.n	8003e20 <HAL_RCC_OscConfig+0x288>
 8003e02:	4b05      	ldr	r3, [pc, #20]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f023 021f 	bic.w	r2, r3, #31
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	4902      	ldr	r1, [pc, #8]	@ (8003e18 <HAL_RCC_OscConfig+0x280>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60cb      	str	r3, [r1, #12]
 8003e14:	e04a      	b.n	8003eac <HAL_RCC_OscConfig+0x314>
 8003e16:	bf00      	nop
 8003e18:	46020c00 	.word	0x46020c00
 8003e1c:	20000020 	.word	0x20000020
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	da0a      	bge.n	8003e3e <HAL_RCC_OscConfig+0x2a6>
 8003e28:	4b98      	ldr	r3, [pc, #608]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	015b      	lsls	r3, r3, #5
 8003e36:	4995      	ldr	r1, [pc, #596]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60cb      	str	r3, [r1, #12]
 8003e3c:	e036      	b.n	8003eac <HAL_RCC_OscConfig+0x314>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e46:	d30a      	bcc.n	8003e5e <HAL_RCC_OscConfig+0x2c6>
 8003e48:	4b90      	ldr	r3, [pc, #576]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	029b      	lsls	r3, r3, #10
 8003e56:	498d      	ldr	r1, [pc, #564]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60cb      	str	r3, [r1, #12]
 8003e5c:	e026      	b.n	8003eac <HAL_RCC_OscConfig+0x314>
 8003e5e:	4b8b      	ldr	r3, [pc, #556]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	03db      	lsls	r3, r3, #15
 8003e6c:	4987      	ldr	r1, [pc, #540]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60cb      	str	r3, [r1, #12]
 8003e72:	e01b      	b.n	8003eac <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003e74:	4b85      	ldr	r3, [pc, #532]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a84      	ldr	r2, [pc, #528]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e7a:	f023 0301 	bic.w	r3, r3, #1
 8003e7e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003e80:	f7fe fc54 	bl	800272c <HAL_GetTick>
 8003e84:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003e86:	e009      	b.n	8003e9c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e88:	f7fe fc50 	bl	800272c <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d902      	bls.n	8003e9c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	f000 bd53 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003e9c:	4b7b      	ldr	r3, [pc, #492]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1ef      	bne.n	8003e88 <HAL_RCC_OscConfig+0x2f0>
 8003ea8:	e000      	b.n	8003eac <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003eaa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 808b 	beq.w	8003fd0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d005      	beq.n	8003ecc <HAL_RCC_OscConfig+0x334>
 8003ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d109      	bne.n	8003eda <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d106      	bne.n	8003eda <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d17d      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f000 bd34 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ee2:	d106      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x35a>
 8003ee4:	4b69      	ldr	r3, [pc, #420]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a68      	ldr	r2, [pc, #416]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003eea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eee:	6013      	str	r3, [r2, #0]
 8003ef0:	e041      	b.n	8003f76 <HAL_RCC_OscConfig+0x3de>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003efa:	d112      	bne.n	8003f22 <HAL_RCC_OscConfig+0x38a>
 8003efc:	4b63      	ldr	r3, [pc, #396]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a62      	ldr	r2, [pc, #392]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f06:	6013      	str	r3, [r2, #0]
 8003f08:	4b60      	ldr	r3, [pc, #384]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a5f      	ldr	r2, [pc, #380]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f0e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003f12:	6013      	str	r3, [r2, #0]
 8003f14:	4b5d      	ldr	r3, [pc, #372]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a5c      	ldr	r2, [pc, #368]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	e029      	b.n	8003f76 <HAL_RCC_OscConfig+0x3de>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003f2a:	d112      	bne.n	8003f52 <HAL_RCC_OscConfig+0x3ba>
 8003f2c:	4b57      	ldr	r3, [pc, #348]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a56      	ldr	r2, [pc, #344]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b54      	ldr	r3, [pc, #336]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a53      	ldr	r2, [pc, #332]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	4b51      	ldr	r3, [pc, #324]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a50      	ldr	r2, [pc, #320]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	e011      	b.n	8003f76 <HAL_RCC_OscConfig+0x3de>
 8003f52:	4b4e      	ldr	r3, [pc, #312]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a4d      	ldr	r2, [pc, #308]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a4a      	ldr	r2, [pc, #296]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	4b48      	ldr	r3, [pc, #288]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a47      	ldr	r2, [pc, #284]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003f74:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d014      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003f7e:	f7fe fbd5 	bl	800272c <HAL_GetTick>
 8003f82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f84:	e009      	b.n	8003f9a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f86:	f7fe fbd1 	bl	800272c <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b64      	cmp	r3, #100	@ 0x64
 8003f92:	d902      	bls.n	8003f9a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	f000 bcd4 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f9a:	4b3c      	ldr	r3, [pc, #240]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0ef      	beq.n	8003f86 <HAL_RCC_OscConfig+0x3ee>
 8003fa6:	e013      	b.n	8003fd0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003fa8:	f7fe fbc0 	bl	800272c <HAL_GetTick>
 8003fac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fae:	e009      	b.n	8003fc4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7fe fbbc 	bl	800272c <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	@ 0x64
 8003fbc:	d902      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	f000 bcbf 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fc4:	4b31      	ldr	r3, [pc, #196]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1ef      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d05f      	beq.n	800409c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d005      	beq.n	8003fee <HAL_RCC_OscConfig+0x456>
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe4:	2b0c      	cmp	r3, #12
 8003fe6:	d114      	bne.n	8004012 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d111      	bne.n	8004012 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d102      	bne.n	8003ffc <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f000 bca3 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003ffc:	4b23      	ldr	r3, [pc, #140]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	041b      	lsls	r3, r3, #16
 800400a:	4920      	ldr	r1, [pc, #128]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 800400c:	4313      	orrs	r3, r2
 800400e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004010:	e044      	b.n	800409c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d024      	beq.n	8004064 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800401a:	4b1c      	ldr	r3, [pc, #112]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a1b      	ldr	r2, [pc, #108]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8004020:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004024:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004026:	f7fe fb81 	bl	800272c <HAL_GetTick>
 800402a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800402c:	e009      	b.n	8004042 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800402e:	f7fe fb7d 	bl	800272c <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d902      	bls.n	8004042 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	f000 bc80 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004042:	4b12      	ldr	r3, [pc, #72]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0ef      	beq.n	800402e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800404e:	4b0f      	ldr	r3, [pc, #60]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	041b      	lsls	r3, r3, #16
 800405c:	490b      	ldr	r1, [pc, #44]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 800405e:	4313      	orrs	r3, r2
 8004060:	610b      	str	r3, [r1, #16]
 8004062:	e01b      	b.n	800409c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004064:	4b09      	ldr	r3, [pc, #36]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a08      	ldr	r2, [pc, #32]	@ (800408c <HAL_RCC_OscConfig+0x4f4>)
 800406a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800406e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004070:	f7fe fb5c 	bl	800272c <HAL_GetTick>
 8004074:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004076:	e00b      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004078:	f7fe fb58 	bl	800272c <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d904      	bls.n	8004090 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	f000 bc5b 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
 800408c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004090:	4baf      	ldr	r3, [pc, #700]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1ed      	bne.n	8004078 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80c8 	beq.w	800423a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040b0:	4ba7      	ldr	r3, [pc, #668]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80040b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040b6:	f003 0304 	and.w	r3, r3, #4
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d111      	bne.n	80040e2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040be:	4ba4      	ldr	r3, [pc, #656]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80040c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040c4:	4aa2      	ldr	r2, [pc, #648]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80040c6:	f043 0304 	orr.w	r3, r3, #4
 80040ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80040ce:	4ba0      	ldr	r3, [pc, #640]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80040d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80040dc:	2301      	movs	r3, #1
 80040de:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80040e2:	4b9c      	ldr	r3, [pc, #624]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 80040e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d119      	bne.n	8004122 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80040ee:	4b99      	ldr	r3, [pc, #612]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 80040f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f2:	4a98      	ldr	r2, [pc, #608]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 80040f4:	f043 0301 	orr.w	r3, r3, #1
 80040f8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040fa:	f7fe fb17 	bl	800272c <HAL_GetTick>
 80040fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004100:	e009      	b.n	8004116 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004102:	f7fe fb13 	bl	800272c <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d902      	bls.n	8004116 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	f000 bc16 	b.w	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004116:	4b8f      	ldr	r3, [pc, #572]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 8004118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0ef      	beq.n	8004102 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d05f      	beq.n	80041ea <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800412a:	4b89      	ldr	r3, [pc, #548]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800412c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004130:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	699a      	ldr	r2, [r3, #24]
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413c:	429a      	cmp	r2, r3
 800413e:	d037      	beq.n	80041b0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d006      	beq.n	8004158 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e3f4      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01b      	beq.n	800419a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8004162:	4b7b      	ldr	r3, [pc, #492]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004164:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004168:	4a79      	ldr	r2, [pc, #484]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800416a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800416e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8004172:	f7fe fadb 	bl	800272c <HAL_GetTick>
 8004176:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417a:	f7fe fad7 	bl	800272c <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b05      	cmp	r3, #5
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e3da      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800418c:	4b70      	ldr	r3, [pc, #448]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800418e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004192:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1ef      	bne.n	800417a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800419a:	4b6d      	ldr	r3, [pc, #436]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800419c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041a0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	4969      	ldr	r1, [pc, #420]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80041b0:	4b67      	ldr	r3, [pc, #412]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041b6:	4a66      	ldr	r2, [pc, #408]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80041c0:	f7fe fab4 	bl	800272c <HAL_GetTick>
 80041c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041c8:	f7fe fab0 	bl	800272c <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e3b3      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80041da:	4b5d      	ldr	r3, [pc, #372]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0ef      	beq.n	80041c8 <HAL_RCC_OscConfig+0x630>
 80041e8:	e01b      	b.n	8004222 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80041ea:	4b59      	ldr	r3, [pc, #356]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041f0:	4a57      	ldr	r2, [pc, #348]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80041f2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80041f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80041fa:	f7fe fa97 	bl	800272c <HAL_GetTick>
 80041fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004202:	f7fe fa93 	bl	800272c <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b05      	cmp	r3, #5
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e396      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004214:	4b4e      	ldr	r3, [pc, #312]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004216:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800421a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1ef      	bne.n	8004202 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004222:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004226:	2b01      	cmp	r3, #1
 8004228:	d107      	bne.n	800423a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422a:	4b49      	ldr	r3, [pc, #292]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800422c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004230:	4a47      	ldr	r2, [pc, #284]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004232:	f023 0304 	bic.w	r3, r3, #4
 8004236:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 8111 	beq.w	800446a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004248:	2300      	movs	r3, #0
 800424a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800424e:	4b40      	ldr	r3, [pc, #256]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b00      	cmp	r3, #0
 800425a:	d111      	bne.n	8004280 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800425c:	4b3c      	ldr	r3, [pc, #240]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800425e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004262:	4a3b      	ldr	r2, [pc, #236]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004264:	f043 0304 	orr.w	r3, r3, #4
 8004268:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800426c:	4b38      	ldr	r3, [pc, #224]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800426e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800427a:	2301      	movs	r3, #1
 800427c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004280:	4b34      	ldr	r3, [pc, #208]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 8004282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	2b00      	cmp	r3, #0
 800428a:	d118      	bne.n	80042be <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800428c:	4b31      	ldr	r3, [pc, #196]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 800428e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004290:	4a30      	ldr	r2, [pc, #192]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 8004292:	f043 0301 	orr.w	r3, r3, #1
 8004296:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004298:	f7fe fa48 	bl	800272c <HAL_GetTick>
 800429c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a0:	f7fe fa44 	bl	800272c <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e347      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042b2:	4b28      	ldr	r3, [pc, #160]	@ (8004354 <HAL_RCC_OscConfig+0x7bc>)
 80042b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d01f      	beq.n	800430a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d010      	beq.n	80042f8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80042d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80042d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80042de:	f043 0304 	orr.w	r3, r3, #4
 80042e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80042e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80042e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042ec:	4a18      	ldr	r2, [pc, #96]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80042ee:	f043 0301 	orr.w	r3, r3, #1
 80042f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80042f6:	e018      	b.n	800432a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80042f8:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 80042fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042fe:	4a14      	ldr	r2, [pc, #80]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004300:	f043 0301 	orr.w	r3, r3, #1
 8004304:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004308:	e00f      	b.n	800432a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800430a:	4b11      	ldr	r3, [pc, #68]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800430c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004310:	4a0f      	ldr	r2, [pc, #60]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004312:	f023 0301 	bic.w	r3, r3, #1
 8004316:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800431a:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 800431c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004320:	4a0b      	ldr	r2, [pc, #44]	@ (8004350 <HAL_RCC_OscConfig+0x7b8>)
 8004322:	f023 0304 	bic.w	r3, r3, #4
 8004326:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d057      	beq.n	80043e2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004332:	f7fe f9fb 	bl	800272c <HAL_GetTick>
 8004336:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004338:	e00e      	b.n	8004358 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7fe f9f7 	bl	800272c <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004348:	4293      	cmp	r3, r2
 800434a:	d905      	bls.n	8004358 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e2f8      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
 8004350:	46020c00 	.word	0x46020c00
 8004354:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004358:	4b9c      	ldr	r3, [pc, #624]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800435a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d0e9      	beq.n	800433a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800436e:	2b00      	cmp	r3, #0
 8004370:	d01b      	beq.n	80043aa <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004372:	4b96      	ldr	r3, [pc, #600]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004378:	4a94      	ldr	r2, [pc, #592]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800437a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800437e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004382:	e00a      	b.n	800439a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004384:	f7fe f9d2 	bl	800272c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e2d3      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800439a:	4b8c      	ldr	r3, [pc, #560]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800439c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0ed      	beq.n	8004384 <HAL_RCC_OscConfig+0x7ec>
 80043a8:	e053      	b.n	8004452 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80043aa:	4b88      	ldr	r3, [pc, #544]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80043ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043b0:	4a86      	ldr	r2, [pc, #536]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80043b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80043ba:	e00a      	b.n	80043d2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043bc:	f7fe f9b6 	bl	800272c <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e2b7      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80043d2:	4b7e      	ldr	r3, [pc, #504]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80043d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1ed      	bne.n	80043bc <HAL_RCC_OscConfig+0x824>
 80043e0:	e037      	b.n	8004452 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80043e2:	f7fe f9a3 	bl	800272c <HAL_GetTick>
 80043e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ea:	f7fe f99f 	bl	800272c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e2a0      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004400:	4b72      	ldr	r3, [pc, #456]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004402:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1ed      	bne.n	80043ea <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800440e:	4b6f      	ldr	r3, [pc, #444]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01a      	beq.n	8004452 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800441c:	4b6b      	ldr	r3, [pc, #428]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800441e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004422:	4a6a      	ldr	r2, [pc, #424]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004428:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800442c:	e00a      	b.n	8004444 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442e:	f7fe f97d 	bl	800272c <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443c:	4293      	cmp	r3, r2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e27e      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004444:	4b61      	ldr	r3, [pc, #388]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004446:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800444a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1ed      	bne.n	800442e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004452:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004456:	2b01      	cmp	r3, #1
 8004458:	d107      	bne.n	800446a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800445a:	4b5c      	ldr	r3, [pc, #368]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800445c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004460:	4a5a      	ldr	r2, [pc, #360]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004462:	f023 0304 	bic.w	r3, r3, #4
 8004466:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d036      	beq.n	80044e4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447a:	2b00      	cmp	r3, #0
 800447c:	d019      	beq.n	80044b2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800447e:	4b53      	ldr	r3, [pc, #332]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a52      	ldr	r2, [pc, #328]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004484:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004488:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800448a:	f7fe f94f 	bl	800272c <HAL_GetTick>
 800448e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004490:	e008      	b.n	80044a4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004492:	f7fe f94b 	bl	800272c <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e24e      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80044a4:	4b49      	ldr	r3, [pc, #292]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0f0      	beq.n	8004492 <HAL_RCC_OscConfig+0x8fa>
 80044b0:	e018      	b.n	80044e4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80044b2:	4b46      	ldr	r3, [pc, #280]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a45      	ldr	r2, [pc, #276]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044bc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80044be:	f7fe f935 	bl	800272c <HAL_GetTick>
 80044c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80044c4:	e008      	b.n	80044d8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044c6:	f7fe f931 	bl	800272c <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e234      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80044d8:	4b3c      	ldr	r3, [pc, #240]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1f0      	bne.n	80044c6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d036      	beq.n	800455e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d019      	beq.n	800452c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80044f8:	4b34      	ldr	r3, [pc, #208]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a33      	ldr	r2, [pc, #204]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80044fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004502:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004504:	f7fe f912 	bl	800272c <HAL_GetTick>
 8004508:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800450c:	f7fe f90e 	bl	800272c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e211      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800451e:	4b2b      	ldr	r3, [pc, #172]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x974>
 800452a:	e018      	b.n	800455e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800452c:	4b27      	ldr	r3, [pc, #156]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a26      	ldr	r2, [pc, #152]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004532:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004536:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004538:	f7fe f8f8 	bl	800272c <HAL_GetTick>
 800453c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004540:	f7fe f8f4 	bl	800272c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e1f7      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004552:	4b1e      	ldr	r3, [pc, #120]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004566:	2b00      	cmp	r3, #0
 8004568:	d07f      	beq.n	800466a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456e:	2b00      	cmp	r3, #0
 8004570:	d062      	beq.n	8004638 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004572:	4b16      	ldr	r3, [pc, #88]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	4a15      	ldr	r2, [pc, #84]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004578:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800457c:	6093      	str	r3, [r2, #8]
 800457e:	4b13      	ldr	r3, [pc, #76]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458a:	4910      	ldr	r1, [pc, #64]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800458c:	4313      	orrs	r3, r2
 800458e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004598:	d309      	bcc.n	80045ae <HAL_RCC_OscConfig+0xa16>
 800459a:	4b0c      	ldr	r3, [pc, #48]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f023 021f 	bic.w	r2, r3, #31
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	4909      	ldr	r1, [pc, #36]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60cb      	str	r3, [r1, #12]
 80045ac:	e02a      	b.n	8004604 <HAL_RCC_OscConfig+0xa6c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	da0c      	bge.n	80045d0 <HAL_RCC_OscConfig+0xa38>
 80045b6:	4b05      	ldr	r3, [pc, #20]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	015b      	lsls	r3, r3, #5
 80045c4:	4901      	ldr	r1, [pc, #4]	@ (80045cc <HAL_RCC_OscConfig+0xa34>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	60cb      	str	r3, [r1, #12]
 80045ca:	e01b      	b.n	8004604 <HAL_RCC_OscConfig+0xa6c>
 80045cc:	46020c00 	.word	0x46020c00
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d8:	d30a      	bcc.n	80045f0 <HAL_RCC_OscConfig+0xa58>
 80045da:	4ba1      	ldr	r3, [pc, #644]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	029b      	lsls	r3, r3, #10
 80045e8:	499d      	ldr	r1, [pc, #628]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	60cb      	str	r3, [r1, #12]
 80045ee:	e009      	b.n	8004604 <HAL_RCC_OscConfig+0xa6c>
 80045f0:	4b9b      	ldr	r3, [pc, #620]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	03db      	lsls	r3, r3, #15
 80045fe:	4998      	ldr	r1, [pc, #608]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004600:	4313      	orrs	r3, r2
 8004602:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004604:	4b96      	ldr	r3, [pc, #600]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a95      	ldr	r2, [pc, #596]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800460a:	f043 0310 	orr.w	r3, r3, #16
 800460e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004610:	f7fe f88c 	bl	800272c <HAL_GetTick>
 8004614:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004618:	f7fe f888 	bl	800272c <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e18b      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800462a:	4b8d      	ldr	r3, [pc, #564]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0xa80>
 8004636:	e018      	b.n	800466a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004638:	4b89      	ldr	r3, [pc, #548]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a88      	ldr	r2, [pc, #544]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800463e:	f023 0310 	bic.w	r3, r3, #16
 8004642:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004644:	f7fe f872 	bl	800272c <HAL_GetTick>
 8004648:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800464c:	f7fe f86e 	bl	800272c <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b02      	cmp	r3, #2
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e171      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800465e:	4b80      	ldr	r3, [pc, #512]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1f0      	bne.n	800464c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 8166 	beq.w	8004940 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004674:	2300      	movs	r3, #0
 8004676:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800467a:	4b79      	ldr	r3, [pc, #484]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 030c 	and.w	r3, r3, #12
 8004682:	2b0c      	cmp	r3, #12
 8004684:	f000 80f2 	beq.w	800486c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	2b02      	cmp	r3, #2
 800468e:	f040 80c5 	bne.w	800481c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004692:	4b73      	ldr	r3, [pc, #460]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a72      	ldr	r2, [pc, #456]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004698:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800469c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800469e:	f7fe f845 	bl	800272c <HAL_GetTick>
 80046a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046a4:	e008      	b.n	80046b8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a6:	f7fe f841 	bl	800272c <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e144      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046b8:	4b69      	ldr	r3, [pc, #420]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1f0      	bne.n	80046a6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046c4:	4b66      	ldr	r3, [pc, #408]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80046c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d111      	bne.n	80046f6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80046d2:	4b63      	ldr	r3, [pc, #396]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80046d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046d8:	4a61      	ldr	r2, [pc, #388]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80046da:	f043 0304 	orr.w	r3, r3, #4
 80046de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80046e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80046e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80046f0:	2301      	movs	r3, #1
 80046f2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80046f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004864 <HAL_RCC_OscConfig+0xccc>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004702:	d102      	bne.n	800470a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004704:	2301      	movs	r3, #1
 8004706:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800470a:	4b56      	ldr	r3, [pc, #344]	@ (8004864 <HAL_RCC_OscConfig+0xccc>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	4a55      	ldr	r2, [pc, #340]	@ (8004864 <HAL_RCC_OscConfig+0xccc>)
 8004710:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004714:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004716:	4b52      	ldr	r3, [pc, #328]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800471e:	f023 0303 	bic.w	r3, r3, #3
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800472a:	3a01      	subs	r2, #1
 800472c:	0212      	lsls	r2, r2, #8
 800472e:	4311      	orrs	r1, r2
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004734:	430a      	orrs	r2, r1
 8004736:	494a      	ldr	r1, [pc, #296]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004738:	4313      	orrs	r3, r2
 800473a:	628b      	str	r3, [r1, #40]	@ 0x28
 800473c:	4b48      	ldr	r3, [pc, #288]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800473e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004740:	4b49      	ldr	r3, [pc, #292]	@ (8004868 <HAL_RCC_OscConfig+0xcd0>)
 8004742:	4013      	ands	r3, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004748:	3a01      	subs	r2, #1
 800474a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004752:	3a01      	subs	r2, #1
 8004754:	0252      	lsls	r2, r2, #9
 8004756:	b292      	uxth	r2, r2
 8004758:	4311      	orrs	r1, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800475e:	3a01      	subs	r2, #1
 8004760:	0412      	lsls	r2, r2, #16
 8004762:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004766:	4311      	orrs	r1, r2
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800476c:	3a01      	subs	r2, #1
 800476e:	0612      	lsls	r2, r2, #24
 8004770:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004774:	430a      	orrs	r2, r1
 8004776:	493a      	ldr	r1, [pc, #232]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004778:	4313      	orrs	r3, r2
 800477a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800477c:	4b38      	ldr	r3, [pc, #224]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800477e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004780:	4a37      	ldr	r2, [pc, #220]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004782:	f023 0310 	bic.w	r3, r3, #16
 8004786:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478c:	4a34      	ldr	r2, [pc, #208]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004792:	4b33      	ldr	r3, [pc, #204]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004796:	4a32      	ldr	r2, [pc, #200]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004798:	f043 0310 	orr.w	r3, r3, #16
 800479c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800479e:	4b30      	ldr	r3, [pc, #192]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a2:	f023 020c 	bic.w	r2, r3, #12
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047aa:	492d      	ldr	r1, [pc, #180]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80047b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d105      	bne.n	80047c4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80047b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004864 <HAL_RCC_OscConfig+0xccc>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	4a29      	ldr	r2, [pc, #164]	@ (8004864 <HAL_RCC_OscConfig+0xccc>)
 80047be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047c2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80047c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d107      	bne.n	80047dc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80047cc:	4b24      	ldr	r3, [pc, #144]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047d2:	4a23      	ldr	r2, [pc, #140]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047d4:	f023 0304 	bic.w	r3, r3, #4
 80047d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80047dc:	4b20      	ldr	r3, [pc, #128]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 80047e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047e6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80047e8:	f7fd ffa0 	bl	800272c <HAL_GetTick>
 80047ec:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047f0:	f7fd ff9c 	bl	800272c <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e09f      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004802:	4b17      	ldr	r3, [pc, #92]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800480e:	4b14      	ldr	r3, [pc, #80]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004812:	4a13      	ldr	r2, [pc, #76]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004818:	6293      	str	r3, [r2, #40]	@ 0x28
 800481a:	e091      	b.n	8004940 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800481c:	4b10      	ldr	r3, [pc, #64]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a0f      	ldr	r2, [pc, #60]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004826:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004828:	f7fd ff80 	bl	800272c <HAL_GetTick>
 800482c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004830:	f7fd ff7c 	bl	800272c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e07f      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004842:	4b07      	ldr	r3, [pc, #28]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800484e:	4b04      	ldr	r3, [pc, #16]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004852:	4a03      	ldr	r2, [pc, #12]	@ (8004860 <HAL_RCC_OscConfig+0xcc8>)
 8004854:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004858:	f023 0303 	bic.w	r3, r3, #3
 800485c:	6293      	str	r3, [r2, #40]	@ 0x28
 800485e:	e06f      	b.n	8004940 <HAL_RCC_OscConfig+0xda8>
 8004860:	46020c00 	.word	0x46020c00
 8004864:	46020800 	.word	0x46020800
 8004868:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800486c:	4b37      	ldr	r3, [pc, #220]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 800486e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004870:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004872:	4b36      	ldr	r3, [pc, #216]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 8004874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004876:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487c:	2b01      	cmp	r3, #1
 800487e:	d039      	beq.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	f003 0203 	and.w	r2, r3, #3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800488a:	429a      	cmp	r2, r3
 800488c:	d132      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	0a1b      	lsrs	r3, r3, #8
 8004892:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800489c:	429a      	cmp	r2, r3
 800489e:	d129      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d122      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d11a      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	0a5b      	lsrs	r3, r3, #9
 80048c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d111      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	0c1b      	lsrs	r3, r3, #16
 80048d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048dc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d108      	bne.n	80048f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	0e1b      	lsrs	r3, r3, #24
 80048e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ee:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d001      	beq.n	80048f8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e024      	b.n	8004942 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80048f8:	4b14      	ldr	r3, [pc, #80]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 80048fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fc:	08db      	lsrs	r3, r3, #3
 80048fe:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004906:	429a      	cmp	r2, r3
 8004908:	d01a      	beq.n	8004940 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800490a:	4b10      	ldr	r3, [pc, #64]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	4a0f      	ldr	r2, [pc, #60]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 8004910:	f023 0310 	bic.w	r3, r3, #16
 8004914:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004916:	f7fd ff09 	bl	800272c <HAL_GetTick>
 800491a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800491c:	bf00      	nop
 800491e:	f7fd ff05 	bl	800272c <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004926:	4293      	cmp	r3, r2
 8004928:	d0f9      	beq.n	800491e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800492e:	4a07      	ldr	r2, [pc, #28]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004934:	4b05      	ldr	r3, [pc, #20]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 8004936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004938:	4a04      	ldr	r2, [pc, #16]	@ (800494c <HAL_RCC_OscConfig+0xdb4>)
 800493a:	f043 0310 	orr.w	r3, r3, #16
 800493e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3738      	adds	r7, #56	@ 0x38
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	46020c00 	.word	0x46020c00

08004950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e1d9      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004964:	4b9b      	ldr	r3, [pc, #620]	@ (8004bd4 <HAL_RCC_ClockConfig+0x284>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 030f 	and.w	r3, r3, #15
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d910      	bls.n	8004994 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004972:	4b98      	ldr	r3, [pc, #608]	@ (8004bd4 <HAL_RCC_ClockConfig+0x284>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f023 020f 	bic.w	r2, r3, #15
 800497a:	4996      	ldr	r1, [pc, #600]	@ (8004bd4 <HAL_RCC_ClockConfig+0x284>)
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	4313      	orrs	r3, r2
 8004980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004982:	4b94      	ldr	r3, [pc, #592]	@ (8004bd4 <HAL_RCC_ClockConfig+0x284>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	683a      	ldr	r2, [r7, #0]
 800498c:	429a      	cmp	r2, r3
 800498e:	d001      	beq.n	8004994 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e1c1      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b00      	cmp	r3, #0
 800499e:	d010      	beq.n	80049c2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695a      	ldr	r2, [r3, #20]
 80049a4:	4b8c      	ldr	r3, [pc, #560]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d908      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80049b0:	4b89      	ldr	r3, [pc, #548]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	4986      	ldr	r1, [pc, #536]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d012      	beq.n	80049f4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	4b81      	ldr	r3, [pc, #516]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049dc:	429a      	cmp	r2, r3
 80049de:	d909      	bls.n	80049f4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80049e0:	4b7d      	ldr	r3, [pc, #500]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	497a      	ldr	r1, [pc, #488]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d010      	beq.n	8004a22 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	4b74      	ldr	r3, [pc, #464]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d908      	bls.n	8004a22 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004a10:	4b71      	ldr	r3, [pc, #452]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	496e      	ldr	r1, [pc, #440]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d010      	beq.n	8004a50 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	4b69      	ldr	r3, [pc, #420]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f003 030f 	and.w	r3, r3, #15
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d908      	bls.n	8004a50 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004a3e:	4b66      	ldr	r3, [pc, #408]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 020f 	bic.w	r2, r3, #15
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	4963      	ldr	r1, [pc, #396]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80d2 	beq.w	8004c02 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d143      	bne.n	8004af2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d110      	bne.n	8004a9a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004a78:	4b57      	ldr	r3, [pc, #348]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7e:	4a56      	ldr	r2, [pc, #344]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a80:	f043 0304 	orr.w	r3, r3, #4
 8004a84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004a88:	4b53      	ldr	r3, [pc, #332]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	60bb      	str	r3, [r7, #8]
 8004a94:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004a96:	2301      	movs	r3, #1
 8004a98:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004a9a:	f7fd fe47 	bl	800272c <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004aa0:	4b4e      	ldr	r3, [pc, #312]	@ (8004bdc <HAL_RCC_ClockConfig+0x28c>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00f      	beq.n	8004acc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004aac:	e008      	b.n	8004ac0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004aae:	f7fd fe3d 	bl	800272c <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d901      	bls.n	8004ac0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e12b      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004ac0:	4b46      	ldr	r3, [pc, #280]	@ (8004bdc <HAL_RCC_ClockConfig+0x28c>)
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0f0      	beq.n	8004aae <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004acc:	7dfb      	ldrb	r3, [r7, #23]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d107      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004ad2:	4b41      	ldr	r3, [pc, #260]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad8:	4a3f      	ldr	r2, [pc, #252]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004ada:	f023 0304 	bic.w	r3, r3, #4
 8004ade:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d121      	bne.n	8004b32 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e112      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d107      	bne.n	8004b0a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004afa:	4b37      	ldr	r3, [pc, #220]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d115      	bne.n	8004b32 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e106      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d107      	bne.n	8004b22 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004b12:	4b31      	ldr	r3, [pc, #196]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0304 	and.w	r3, r3, #4
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d109      	bne.n	8004b32 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e0fa      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b22:	4b2d      	ldr	r3, [pc, #180]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e0f2      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004b32:	4b29      	ldr	r3, [pc, #164]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b34:	69db      	ldr	r3, [r3, #28]
 8004b36:	f023 0203 	bic.w	r2, r3, #3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	4926      	ldr	r1, [pc, #152]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004b44:	f7fd fdf2 	bl	800272c <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b03      	cmp	r3, #3
 8004b50:	d112      	bne.n	8004b78 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b54:	f7fd fdea 	bl	800272c <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e0d6      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f003 030c 	and.w	r3, r3, #12
 8004b72:	2b0c      	cmp	r3, #12
 8004b74:	d1ee      	bne.n	8004b54 <HAL_RCC_ClockConfig+0x204>
 8004b76:	e044      	b.n	8004c02 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d112      	bne.n	8004ba6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b80:	e00a      	b.n	8004b98 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b82:	f7fd fdd3 	bl	800272c <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e0bf      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b98:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	f003 030c 	and.w	r3, r3, #12
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d1ee      	bne.n	8004b82 <HAL_RCC_ClockConfig+0x232>
 8004ba4:	e02d      	b.n	8004c02 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d123      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004bae:	e00a      	b.n	8004bc6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb0:	f7fd fdbc 	bl	800272c <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e0a8      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004bc6:	4b04      	ldr	r3, [pc, #16]	@ (8004bd8 <HAL_RCC_ClockConfig+0x288>)
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	f003 030c 	and.w	r3, r3, #12
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1ee      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x260>
 8004bd2:	e016      	b.n	8004c02 <HAL_RCC_ClockConfig+0x2b2>
 8004bd4:	40022000 	.word	0x40022000
 8004bd8:	46020c00 	.word	0x46020c00
 8004bdc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be0:	f7fd fda4 	bl	800272c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e090      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f003 030c 	and.w	r3, r3, #12
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	d1ee      	bne.n	8004be0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d010      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	4b43      	ldr	r3, [pc, #268]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	f003 030f 	and.w	r3, r3, #15
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d208      	bcs.n	8004c30 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004c1e:	4b40      	ldr	r3, [pc, #256]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	f023 020f 	bic.w	r2, r3, #15
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	493d      	ldr	r1, [pc, #244]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c30:	4b3c      	ldr	r3, [pc, #240]	@ (8004d24 <HAL_RCC_ClockConfig+0x3d4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d210      	bcs.n	8004c60 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3e:	4b39      	ldr	r3, [pc, #228]	@ (8004d24 <HAL_RCC_ClockConfig+0x3d4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 020f 	bic.w	r2, r3, #15
 8004c46:	4937      	ldr	r1, [pc, #220]	@ (8004d24 <HAL_RCC_ClockConfig+0x3d4>)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b35      	ldr	r3, [pc, #212]	@ (8004d24 <HAL_RCC_ClockConfig+0x3d4>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e05b      	b.n	8004d18 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d010      	beq.n	8004c8e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	4b2b      	ldr	r3, [pc, #172]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d208      	bcs.n	8004c8e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004c7c:	4b28      	ldr	r3, [pc, #160]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	4925      	ldr	r1, [pc, #148]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0308 	and.w	r3, r3, #8
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d012      	beq.n	8004cc0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691a      	ldr	r2, [r3, #16]
 8004c9e:	4b20      	ldr	r3, [pc, #128]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	091b      	lsrs	r3, r3, #4
 8004ca4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d209      	bcs.n	8004cc0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004cac:	4b1c      	ldr	r3, [pc, #112]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	4919      	ldr	r1, [pc, #100]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d010      	beq.n	8004cee <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	695a      	ldr	r2, [r3, #20]
 8004cd0:	4b13      	ldr	r3, [pc, #76]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d208      	bcs.n	8004cee <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004cdc:	4b10      	ldr	r3, [pc, #64]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	490d      	ldr	r1, [pc, #52]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004cee:	f000 f821 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d20 <HAL_RCC_ClockConfig+0x3d0>)
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	f003 030f 	and.w	r3, r3, #15
 8004cfc:	490a      	ldr	r1, [pc, #40]	@ (8004d28 <HAL_RCC_ClockConfig+0x3d8>)
 8004cfe:	5ccb      	ldrb	r3, [r1, r3]
 8004d00:	fa22 f303 	lsr.w	r3, r2, r3
 8004d04:	4a09      	ldr	r2, [pc, #36]	@ (8004d2c <HAL_RCC_ClockConfig+0x3dc>)
 8004d06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d08:	4b09      	ldr	r3, [pc, #36]	@ (8004d30 <HAL_RCC_ClockConfig+0x3e0>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fd f8d5 	bl	8001ebc <HAL_InitTick>
 8004d12:	4603      	mov	r3, r0
 8004d14:	73fb      	strb	r3, [r7, #15]

  return status;
 8004d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	46020c00 	.word	0x46020c00
 8004d24:	40022000 	.word	0x40022000
 8004d28:	0800d034 	.word	0x0800d034
 8004d2c:	20000000 	.word	0x20000000
 8004d30:	20000020 	.word	0x20000020

08004d34 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b08b      	sub	sp, #44	@ 0x2c
 8004d38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d42:	4b78      	ldr	r3, [pc, #480]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	f003 030c 	and.w	r3, r3, #12
 8004d4a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d4c:	4b75      	ldr	r3, [pc, #468]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d50:	f003 0303 	and.w	r3, r3, #3
 8004d54:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d005      	beq.n	8004d68 <HAL_RCC_GetSysClockFreq+0x34>
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	2b0c      	cmp	r3, #12
 8004d60:	d121      	bne.n	8004da6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d11e      	bne.n	8004da6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004d68:	4b6e      	ldr	r3, [pc, #440]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d107      	bne.n	8004d84 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004d74:	4b6b      	ldr	r3, [pc, #428]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d7a:	0b1b      	lsrs	r3, r3, #12
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d82:	e005      	b.n	8004d90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004d84:	4b67      	ldr	r3, [pc, #412]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	0f1b      	lsrs	r3, r3, #28
 8004d8a:	f003 030f 	and.w	r3, r3, #15
 8004d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d90:	4a65      	ldr	r2, [pc, #404]	@ (8004f28 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d110      	bne.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004da4:	e00d      	b.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004da6:	4b5f      	ldr	r3, [pc, #380]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	f003 030c 	and.w	r3, r3, #12
 8004dae:	2b04      	cmp	r3, #4
 8004db0:	d102      	bne.n	8004db8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004db2:	4b5e      	ldr	r3, [pc, #376]	@ (8004f2c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004db4:	623b      	str	r3, [r7, #32]
 8004db6:	e004      	b.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b08      	cmp	r3, #8
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8004f2c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004dc0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	f040 80a5 	bne.w	8004f14 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004dca:	4b56      	ldr	r3, [pc, #344]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004dd4:	4b53      	ldr	r3, [pc, #332]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd8:	0a1b      	lsrs	r3, r3, #8
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	3301      	adds	r3, #1
 8004de0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004de2:	4b50      	ldr	r3, [pc, #320]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de6:	091b      	lsrs	r3, r3, #4
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004dee:	4b4d      	ldr	r3, [pc, #308]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	08db      	lsrs	r3, r3, #3
 8004df4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	fb02 f303 	mul.w	r3, r2, r3
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e06:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d003      	beq.n	8004e18 <HAL_RCC_GetSysClockFreq+0xe4>
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	2b03      	cmp	r3, #3
 8004e14:	d022      	beq.n	8004e5c <HAL_RCC_GetSysClockFreq+0x128>
 8004e16:	e043      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e22:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8004f30 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e32:	ee07 3a90 	vmov	s15, r3
 8004e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e3a:	ed97 6a01 	vldr	s12, [r7, #4]
 8004e3e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8004f34 <HAL_RCC_GetSysClockFreq+0x200>
 8004e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e5a:	e046      	b.n	8004eea <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e66:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004f30 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e76:	ee07 3a90 	vmov	s15, r3
 8004e7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e7e:	ed97 6a01 	vldr	s12, [r7, #4]
 8004e82:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8004f34 <HAL_RCC_GetSysClockFreq+0x200>
 8004e86:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e92:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e9e:	e024      	b.n	8004eea <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	ee07 3a90 	vmov	s15, r3
 8004eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ec0:	ee07 3a90 	vmov	s15, r3
 8004ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004ec8:	ed97 6a01 	vldr	s12, [r7, #4]
 8004ecc:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8004f34 <HAL_RCC_GetSysClockFreq+0x200>
 8004ed0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ed4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004ed8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004edc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ee4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ee8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004eea:	4b0e      	ldr	r3, [pc, #56]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eee:	0e1b      	lsrs	r3, r3, #24
 8004ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f02:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f0e:	ee17 3a90 	vmov	r3, s15
 8004f12:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004f14:	6a3b      	ldr	r3, [r7, #32]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	372c      	adds	r7, #44	@ 0x2c
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	46020c00 	.word	0x46020c00
 8004f28:	0800d04c 	.word	0x0800d04c
 8004f2c:	00f42400 	.word	0x00f42400
 8004f30:	4b742400 	.word	0x4b742400
 8004f34:	46000000 	.word	0x46000000

08004f38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004f3c:	f7ff fefa 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8004f40:	4602      	mov	r2, r0
 8004f42:	4b07      	ldr	r3, [pc, #28]	@ (8004f60 <HAL_RCC_GetHCLKFreq+0x28>)
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	f003 030f 	and.w	r3, r3, #15
 8004f4a:	4906      	ldr	r1, [pc, #24]	@ (8004f64 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004f4c:	5ccb      	ldrb	r3, [r1, r3]
 8004f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f52:	4a05      	ldr	r2, [pc, #20]	@ (8004f68 <HAL_RCC_GetHCLKFreq+0x30>)
 8004f54:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004f56:	4b04      	ldr	r3, [pc, #16]	@ (8004f68 <HAL_RCC_GetHCLKFreq+0x30>)
 8004f58:	681b      	ldr	r3, [r3, #0]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	46020c00 	.word	0x46020c00
 8004f64:	0800d034 	.word	0x0800d034
 8004f68:	20000000 	.word	0x20000000

08004f6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004f70:	f7ff ffe2 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8004f74:	4602      	mov	r2, r0
 8004f76:	4b05      	ldr	r3, [pc, #20]	@ (8004f8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	091b      	lsrs	r3, r3, #4
 8004f7c:	f003 0307 	and.w	r3, r3, #7
 8004f80:	4903      	ldr	r1, [pc, #12]	@ (8004f90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f82:	5ccb      	ldrb	r3, [r1, r3]
 8004f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	46020c00 	.word	0x46020c00
 8004f90:	0800d044 	.word	0x0800d044

08004f94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004f98:	f7ff ffce 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	4b05      	ldr	r3, [pc, #20]	@ (8004fb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	0a1b      	lsrs	r3, r3, #8
 8004fa4:	f003 0307 	and.w	r3, r3, #7
 8004fa8:	4903      	ldr	r1, [pc, #12]	@ (8004fb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004faa:	5ccb      	ldrb	r3, [r1, r3]
 8004fac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	46020c00 	.word	0x46020c00
 8004fb8:	0800d044 	.word	0x0800d044

08004fbc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004fc0:	f7ff ffba 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	4b05      	ldr	r3, [pc, #20]	@ (8004fdc <HAL_RCC_GetPCLK3Freq+0x20>)
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	091b      	lsrs	r3, r3, #4
 8004fcc:	f003 0307 	and.w	r3, r3, #7
 8004fd0:	4903      	ldr	r1, [pc, #12]	@ (8004fe0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004fd2:	5ccb      	ldrb	r3, [r1, r3]
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	46020c00 	.word	0x46020c00
 8004fe0:	0800d044 	.word	0x0800d044

08004fe4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pRCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | \
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	221f      	movs	r2, #31
 8004ff2:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8004ff4:	4b15      	ldr	r3, [pc, #84]	@ (800504c <HAL_RCC_GetClockConfig+0x68>)
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	f003 0203 	and.w	r2, r3, #3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_HPRE);
 8005000:	4b12      	ldr	r3, [pc, #72]	@ (800504c <HAL_RCC_GetClockConfig+0x68>)
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f003 020f 	and.w	r2, r3, #15
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1);
 800500c:	4b0f      	ldr	r3, [pc, #60]	@ (800504c <HAL_RCC_GetClockConfig+0x68>)
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4);
 8005018:	4b0c      	ldr	r3, [pc, #48]	@ (800504c <HAL_RCC_GetClockConfig+0x68>)
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	091b      	lsrs	r3, r3, #4
 800501e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CFGR3 & RCC_CFGR3_PPRE3);
 8005026:	4b09      	ldr	r3, [pc, #36]	@ (800504c <HAL_RCC_GetClockConfig+0x68>)
 8005028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005032:	4b07      	ldr	r3, [pc, #28]	@ (8005050 <HAL_RCC_GetClockConfig+0x6c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 020f 	and.w	r2, r3, #15
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	601a      	str	r2, [r3, #0]
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	46020c00 	.word	0x46020c00
 8005050:	40022000 	.word	0x40022000

08005054 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800505c:	4b3e      	ldr	r3, [pc, #248]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800505e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005062:	f003 0304 	and.w	r3, r3, #4
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800506a:	f7fe fd17 	bl	8003a9c <HAL_PWREx_GetVoltageRange>
 800506e:	6178      	str	r0, [r7, #20]
 8005070:	e019      	b.n	80050a6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005072:	4b39      	ldr	r3, [pc, #228]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005074:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005078:	4a37      	ldr	r2, [pc, #220]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800507a:	f043 0304 	orr.w	r3, r3, #4
 800507e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005082:	4b35      	ldr	r3, [pc, #212]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005084:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005090:	f7fe fd04 	bl	8003a9c <HAL_PWREx_GetVoltageRange>
 8005094:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005096:	4b30      	ldr	r3, [pc, #192]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800509c:	4a2e      	ldr	r2, [pc, #184]	@ (8005158 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800509e:	f023 0304 	bic.w	r3, r3, #4
 80050a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80050ac:	d003      	beq.n	80050b6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050b4:	d109      	bne.n	80050ca <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050bc:	d202      	bcs.n	80050c4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80050be:	2301      	movs	r3, #1
 80050c0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80050c2:	e033      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80050c4:	2300      	movs	r3, #0
 80050c6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80050c8:	e030      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050d0:	d208      	bcs.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d8:	d102      	bne.n	80050e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80050da:	2303      	movs	r3, #3
 80050dc:	613b      	str	r3, [r7, #16]
 80050de:	e025      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e035      	b.n	8005150 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ea:	d90f      	bls.n	800510c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d109      	bne.n	8005106 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050f8:	d902      	bls.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80050fa:	2300      	movs	r3, #0
 80050fc:	613b      	str	r3, [r7, #16]
 80050fe:	e015      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005100:	2301      	movs	r3, #1
 8005102:	613b      	str	r3, [r7, #16]
 8005104:	e012      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005106:	2300      	movs	r3, #0
 8005108:	613b      	str	r3, [r7, #16]
 800510a:	e00f      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005112:	d109      	bne.n	8005128 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800511a:	d102      	bne.n	8005122 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800511c:	2301      	movs	r3, #1
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	e004      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005122:	2302      	movs	r3, #2
 8005124:	613b      	str	r3, [r7, #16]
 8005126:	e001      	b.n	800512c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005128:	2301      	movs	r3, #1
 800512a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800512c:	4b0b      	ldr	r3, [pc, #44]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f023 020f 	bic.w	r2, r3, #15
 8005134:	4909      	ldr	r1, [pc, #36]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 030f 	and.w	r3, r3, #15
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	429a      	cmp	r2, r3
 8005148:	d001      	beq.n	800514e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e000      	b.n	8005150 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	46020c00 	.word	0x46020c00
 800515c:	40022000 	.word	0x40022000

08005160 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005164:	b0b8      	sub	sp, #224	@ 0xe0
 8005166:	af00      	add	r7, sp, #0
 8005168:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800516c:	2300      	movs	r3, #0
 800516e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005172:	2300      	movs	r3, #0
 8005174:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005178:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f002 0401 	and.w	r4, r2, #1
 8005184:	2500      	movs	r5, #0
 8005186:	ea54 0305 	orrs.w	r3, r4, r5
 800518a:	d00b      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800518c:	4bca      	ldr	r3, [pc, #808]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800518e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005192:	f023 0103 	bic.w	r1, r3, #3
 8005196:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800519a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800519c:	4ac6      	ldr	r2, [pc, #792]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800519e:	430b      	orrs	r3, r1
 80051a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ac:	f002 0802 	and.w	r8, r2, #2
 80051b0:	f04f 0900 	mov.w	r9, #0
 80051b4:	ea58 0309 	orrs.w	r3, r8, r9
 80051b8:	d00b      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80051ba:	4bbf      	ldr	r3, [pc, #764]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80051bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051c0:	f023 010c 	bic.w	r1, r3, #12
 80051c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ca:	4abb      	ldr	r2, [pc, #748]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051da:	f002 0a04 	and.w	sl, r2, #4
 80051de:	f04f 0b00 	mov.w	fp, #0
 80051e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80051e6:	d00b      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80051e8:	4bb3      	ldr	r3, [pc, #716]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80051ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051ee:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80051f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051f8:	4aaf      	ldr	r2, [pc, #700]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80051fa:	430b      	orrs	r3, r1
 80051fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005200:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005208:	f002 0308 	and.w	r3, r2, #8
 800520c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005210:	2300      	movs	r3, #0
 8005212:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005216:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800521a:	460b      	mov	r3, r1
 800521c:	4313      	orrs	r3, r2
 800521e:	d00b      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005220:	4ba5      	ldr	r3, [pc, #660]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005226:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800522a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800522e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005230:	4aa1      	ldr	r2, [pc, #644]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005232:	430b      	orrs	r3, r1
 8005234:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005238:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800523c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005240:	f002 0310 	and.w	r3, r2, #16
 8005244:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005248:	2300      	movs	r3, #0
 800524a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800524e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005252:	460b      	mov	r3, r1
 8005254:	4313      	orrs	r3, r2
 8005256:	d00b      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005258:	4b97      	ldr	r3, [pc, #604]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800525a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800525e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005262:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005268:	4a93      	ldr	r2, [pc, #588]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800526a:	430b      	orrs	r3, r1
 800526c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005270:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005278:	f002 0320 	and.w	r3, r2, #32
 800527c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005280:	2300      	movs	r3, #0
 8005282:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005286:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800528a:	460b      	mov	r3, r1
 800528c:	4313      	orrs	r3, r2
 800528e:	d00b      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8005290:	4b89      	ldr	r3, [pc, #548]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005292:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005296:	f023 0107 	bic.w	r1, r3, #7
 800529a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800529e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052a0:	4a85      	ldr	r2, [pc, #532]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052a2:	430b      	orrs	r3, r1
 80052a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80052b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80052b8:	2300      	movs	r3, #0
 80052ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052be:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80052c2:	460b      	mov	r3, r1
 80052c4:	4313      	orrs	r3, r2
 80052c6:	d00b      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80052c8:	4b7b      	ldr	r3, [pc, #492]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052ce:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80052d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052d8:	4a77      	ldr	r2, [pc, #476]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052da:	430b      	orrs	r3, r1
 80052dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80052ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052f0:	2300      	movs	r3, #0
 80052f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80052f6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4313      	orrs	r3, r2
 80052fe:	d00b      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005300:	4b6d      	ldr	r3, [pc, #436]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005306:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800530a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800530e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005310:	4a69      	ldr	r2, [pc, #420]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005312:	430b      	orrs	r3, r1
 8005314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005318:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005328:	2300      	movs	r3, #0
 800532a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800532e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005332:	460b      	mov	r3, r1
 8005334:	4313      	orrs	r3, r2
 8005336:	d00b      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005338:	4b5f      	ldr	r3, [pc, #380]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800533a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800533e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005342:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005348:	4a5b      	ldr	r2, [pc, #364]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800534a:	430b      	orrs	r3, r1
 800534c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005350:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005358:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800535c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005360:	2300      	movs	r3, #0
 8005362:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005366:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800536a:	460b      	mov	r3, r1
 800536c:	4313      	orrs	r3, r2
 800536e:	d00b      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005370:	4b51      	ldr	r3, [pc, #324]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005376:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800537a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800537e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005380:	4a4d      	ldr	r2, [pc, #308]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005382:	430b      	orrs	r3, r1
 8005384:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005388:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005398:	2300      	movs	r3, #0
 800539a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800539e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80053a2:	460b      	mov	r3, r1
 80053a4:	4313      	orrs	r3, r2
 80053a6:	d00b      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80053a8:	4b43      	ldr	r3, [pc, #268]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053ae:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80053b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053b8:	4a3f      	ldr	r2, [pc, #252]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053ba:	430b      	orrs	r3, r1
 80053bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80053cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053d0:	2300      	movs	r3, #0
 80053d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053d6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80053da:	460b      	mov	r3, r1
 80053dc:	4313      	orrs	r3, r2
 80053de:	d00b      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80053e0:	4b35      	ldr	r3, [pc, #212]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053e6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80053ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053f0:	4a31      	ldr	r2, [pc, #196]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053f2:	430b      	orrs	r3, r1
 80053f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80053f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005400:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005404:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005406:	2300      	movs	r3, #0
 8005408:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800540a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800540e:	460b      	mov	r3, r1
 8005410:	4313      	orrs	r3, r2
 8005412:	d00c      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005414:	4b28      	ldr	r3, [pc, #160]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005416:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800541a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800541e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005426:	4a24      	ldr	r2, [pc, #144]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005428:	430b      	orrs	r3, r1
 800542a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800542e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005436:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800543a:	673b      	str	r3, [r7, #112]	@ 0x70
 800543c:	2300      	movs	r3, #0
 800543e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005440:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005444:	460b      	mov	r3, r1
 8005446:	4313      	orrs	r3, r2
 8005448:	d04f      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800544a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800544e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005452:	2b80      	cmp	r3, #128	@ 0x80
 8005454:	d02d      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8005456:	2b80      	cmp	r3, #128	@ 0x80
 8005458:	d827      	bhi.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800545a:	2b60      	cmp	r3, #96	@ 0x60
 800545c:	d02e      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800545e:	2b60      	cmp	r3, #96	@ 0x60
 8005460:	d823      	bhi.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005462:	2b40      	cmp	r3, #64	@ 0x40
 8005464:	d006      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005466:	2b40      	cmp	r3, #64	@ 0x40
 8005468:	d81f      	bhi.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d009      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x322>
 800546e:	2b20      	cmp	r3, #32
 8005470:	d011      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8005472:	e01a      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005474:	4b10      	ldr	r3, [pc, #64]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005478:	4a0f      	ldr	r2, [pc, #60]	@ (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800547a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800547e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005480:	e01d      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005482:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005486:	3308      	adds	r3, #8
 8005488:	4618      	mov	r0, r3
 800548a:	f002 f9d1 	bl	8007830 <RCCEx_PLL2_Config>
 800548e:	4603      	mov	r3, r0
 8005490:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005494:	e013      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005496:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800549a:	332c      	adds	r3, #44	@ 0x2c
 800549c:	4618      	mov	r0, r3
 800549e:	f002 fa5f 	bl	8007960 <RCCEx_PLL3_Config>
 80054a2:	4603      	mov	r3, r0
 80054a4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80054a8:	e009      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80054b0:	e005      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80054b2:	bf00      	nop
 80054b4:	e003      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80054b6:	bf00      	nop
 80054b8:	46020c00 	.word	0x46020c00
        break;
 80054bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054be:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10d      	bne.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80054c6:	4bb6      	ldr	r3, [pc, #728]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80054c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054cc:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80054d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d8:	4ab1      	ldr	r2, [pc, #708]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80054e0:	e003      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80054e6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80054f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054f8:	2300      	movs	r3, #0
 80054fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80054fc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005500:	460b      	mov	r3, r1
 8005502:	4313      	orrs	r3, r2
 8005504:	d053      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005506:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800550a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800550e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005512:	d033      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005518:	d82c      	bhi.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800551a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800551e:	d02f      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005520:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005524:	d826      	bhi.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800552a:	d008      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800552c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005530:	d820      	bhi.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800553a:	d011      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800553c:	e01a      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800553e:	4b98      	ldr	r3, [pc, #608]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005542:	4a97      	ldr	r2, [pc, #604]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005548:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800554a:	e01a      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800554c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005550:	3308      	adds	r3, #8
 8005552:	4618      	mov	r0, r3
 8005554:	f002 f96c 	bl	8007830 <RCCEx_PLL2_Config>
 8005558:	4603      	mov	r3, r0
 800555a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800555e:	e010      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005560:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005564:	332c      	adds	r3, #44	@ 0x2c
 8005566:	4618      	mov	r0, r3
 8005568:	f002 f9fa 	bl	8007960 <RCCEx_PLL3_Config>
 800556c:	4603      	mov	r3, r0
 800556e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005572:	e006      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800557c:	bf00      	nop
 800557e:	e000      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8005580:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005582:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10d      	bne.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800558a:	4b85      	ldr	r3, [pc, #532]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800558c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005590:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005594:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005598:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800559c:	4a80      	ldr	r2, [pc, #512]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80055a4:	e003      	b.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80055aa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80055ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80055ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80055bc:	2300      	movs	r3, #0
 80055be:	667b      	str	r3, [r7, #100]	@ 0x64
 80055c0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80055c4:	460b      	mov	r3, r1
 80055c6:	4313      	orrs	r3, r2
 80055c8:	d046      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80055ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80055d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80055d6:	d028      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80055d8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80055dc:	d821      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80055de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055e2:	d022      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80055e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055e8:	d81b      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80055ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055ee:	d01c      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80055f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055f4:	d815      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80055f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055fa:	d008      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80055fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005600:	d80f      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005602:	2b00      	cmp	r3, #0
 8005604:	d011      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560a:	d00e      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800560c:	e009      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800560e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005612:	3308      	adds	r3, #8
 8005614:	4618      	mov	r0, r3
 8005616:	f002 f90b 	bl	8007830 <RCCEx_PLL2_Config>
 800561a:	4603      	mov	r3, r0
 800561c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005620:	e004      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005628:	e000      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800562a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800562c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10d      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005634:	4b5a      	ldr	r3, [pc, #360]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005636:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800563e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005642:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005646:	4a56      	ldr	r2, [pc, #344]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005648:	430b      	orrs	r3, r1
 800564a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800564e:	e003      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005650:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005654:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005658:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800565c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005660:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005664:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005666:	2300      	movs	r3, #0
 8005668:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800566a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800566e:	460b      	mov	r3, r1
 8005670:	4313      	orrs	r3, r2
 8005672:	d03f      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005674:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567c:	2b04      	cmp	r3, #4
 800567e:	d81e      	bhi.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8005680:	a201      	add	r2, pc, #4	@ (adr r2, 8005688 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8005682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005686:	bf00      	nop
 8005688:	080056c7 	.word	0x080056c7
 800568c:	0800569d 	.word	0x0800569d
 8005690:	080056ab 	.word	0x080056ab
 8005694:	080056c7 	.word	0x080056c7
 8005698:	080056c7 	.word	0x080056c7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800569c:	4b40      	ldr	r3, [pc, #256]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800569e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a0:	4a3f      	ldr	r2, [pc, #252]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80056a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80056a8:	e00e      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056ae:	332c      	adds	r3, #44	@ 0x2c
 80056b0:	4618      	mov	r0, r3
 80056b2:	f002 f955 	bl	8007960 <RCCEx_PLL3_Config>
 80056b6:	4603      	mov	r3, r0
 80056b8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80056bc:	e004      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80056c4:	e000      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80056c6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80056c8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10d      	bne.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80056d0:	4b33      	ldr	r3, [pc, #204]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80056d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056d6:	f023 0107 	bic.w	r1, r3, #7
 80056da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e2:	4a2f      	ldr	r2, [pc, #188]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80056e4:	430b      	orrs	r3, r1
 80056e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80056ea:	e003      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80056f0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80056f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005700:	653b      	str	r3, [r7, #80]	@ 0x50
 8005702:	2300      	movs	r3, #0
 8005704:	657b      	str	r3, [r7, #84]	@ 0x54
 8005706:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800570a:	460b      	mov	r3, r1
 800570c:	4313      	orrs	r3, r2
 800570e:	d04d      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005710:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005718:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800571c:	d028      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x610>
 800571e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005722:	d821      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005724:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005728:	d024      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800572a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800572e:	d81b      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005734:	d00e      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005736:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800573a:	d815      	bhi.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800573c:	2b00      	cmp	r3, #0
 800573e:	d01b      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005744:	d110      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005746:	4b16      	ldr	r3, [pc, #88]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574a:	4a15      	ldr	r2, [pc, #84]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005750:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005752:	e012      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005754:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005758:	332c      	adds	r3, #44	@ 0x2c
 800575a:	4618      	mov	r0, r3
 800575c:	f002 f900 	bl	8007960 <RCCEx_PLL3_Config>
 8005760:	4603      	mov	r3, r0
 8005762:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005766:	e008      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800576e:	e004      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005770:	bf00      	nop
 8005772:	e002      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005774:	bf00      	nop
 8005776:	e000      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005778:	bf00      	nop
    }
    if (ret == HAL_OK)
 800577a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800577e:	2b00      	cmp	r3, #0
 8005780:	d110      	bne.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005782:	4b07      	ldr	r3, [pc, #28]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005788:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800578c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005794:	4a02      	ldr	r2, [pc, #8]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005796:	430b      	orrs	r3, r1
 8005798:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800579c:	e006      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800579e:	bf00      	nop
 80057a0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80057a8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80057b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ba:	2300      	movs	r3, #0
 80057bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057be:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80057c2:	460b      	mov	r3, r1
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f000 80b5 	beq.w	8005934 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057ca:	2300      	movs	r3, #0
 80057cc:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057d0:	4b9d      	ldr	r3, [pc, #628]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80057d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d6:	f003 0304 	and.w	r3, r3, #4
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d113      	bne.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057de:	4b9a      	ldr	r3, [pc, #616]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80057e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057e4:	4a98      	ldr	r2, [pc, #608]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80057e6:	f043 0304 	orr.w	r3, r3, #4
 80057ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80057ee:	4b96      	ldr	r3, [pc, #600]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80057f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057fc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8005800:	2301      	movs	r3, #1
 8005802:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005806:	4b91      	ldr	r3, [pc, #580]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580a:	4a90      	ldr	r2, [pc, #576]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005812:	f7fc ff8b 	bl	800272c <HAL_GetTick>
 8005816:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800581a:	e00b      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800581c:	f7fc ff86 	bl	800272c <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d903      	bls.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005832:	e005      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005834:	4b85      	ldr	r3, [pc, #532]	@ (8005a4c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0ed      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8005840:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005844:	2b00      	cmp	r3, #0
 8005846:	d165      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005848:	4b7f      	ldr	r3, [pc, #508]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800584a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800584e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005852:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005856:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800585a:	2b00      	cmp	r3, #0
 800585c:	d023      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800585e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005862:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8005866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800586a:	4293      	cmp	r3, r2
 800586c:	d01b      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800586e:	4b76      	ldr	r3, [pc, #472]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005870:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005878:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800587c:	4b72      	ldr	r3, [pc, #456]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800587e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005882:	4a71      	ldr	r2, [pc, #452]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005888:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800588c:	4b6e      	ldr	r3, [pc, #440]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800588e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005892:	4a6d      	ldr	r2, [pc, #436]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005898:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800589c:	4a6a      	ldr	r2, [pc, #424]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800589e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80058a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d019      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b2:	f7fc ff3b 	bl	800272c <HAL_GetTick>
 80058b6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058ba:	e00d      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058bc:	f7fc ff36 	bl	800272c <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058c6:	1ad2      	subs	r2, r2, r3
 80058c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d903      	bls.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 80058d6:	e006      	b.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058d8:	4b5b      	ldr	r3, [pc, #364]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0ea      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 80058e6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10d      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80058ee:	4b56      	ldr	r3, [pc, #344]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80058fc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005900:	4a51      	ldr	r2, [pc, #324]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005902:	430b      	orrs	r3, r1
 8005904:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005908:	e008      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800590a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800590e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8005912:	e003      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005914:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005918:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800591c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8005920:	2b01      	cmp	r3, #1
 8005922:	d107      	bne.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005924:	4b48      	ldr	r3, [pc, #288]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800592a:	4a47      	ldr	r2, [pc, #284]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800592c:	f023 0304 	bic.w	r3, r3, #4
 8005930:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005934:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005940:	643b      	str	r3, [r7, #64]	@ 0x40
 8005942:	2300      	movs	r3, #0
 8005944:	647b      	str	r3, [r7, #68]	@ 0x44
 8005946:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800594a:	460b      	mov	r3, r1
 800594c:	4313      	orrs	r3, r2
 800594e:	d042      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005950:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005954:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005958:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800595c:	d022      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 800595e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005962:	d81b      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005964:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005968:	d011      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 800596a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800596e:	d815      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005970:	2b00      	cmp	r3, #0
 8005972:	d019      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005974:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005978:	d110      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800597a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800597e:	3308      	adds	r3, #8
 8005980:	4618      	mov	r0, r3
 8005982:	f001 ff55 	bl	8007830 <RCCEx_PLL2_Config>
 8005986:	4603      	mov	r3, r0
 8005988:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800598c:	e00d      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598e:	4b2e      	ldr	r3, [pc, #184]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005992:	4a2d      	ldr	r2, [pc, #180]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005998:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800599a:	e006      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80059a2:	e002      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80059a4:	bf00      	nop
 80059a6:	e000      	b.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80059a8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80059aa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10d      	bne.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80059b2:	4b25      	ldr	r3, [pc, #148]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059b8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80059bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059c4:	4a20      	ldr	r2, [pc, #128]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059c6:	430b      	orrs	r3, r1
 80059c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80059cc:	e003      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80059d2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80059d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80059e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059e4:	2300      	movs	r3, #0
 80059e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059e8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80059ec:	460b      	mov	r3, r1
 80059ee:	4313      	orrs	r3, r2
 80059f0:	d032      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80059f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059fe:	d00b      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8005a00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a04:	d804      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d008      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0e:	d007      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005a16:	e004      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005a18:	bf00      	nop
 8005a1a:	e002      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005a1c:	bf00      	nop
 8005a1e:	e000      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005a20:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005a22:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d112      	bne.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005a2a:	4b07      	ldr	r3, [pc, #28]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a30:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a3c:	4a02      	ldr	r2, [pc, #8]	@ (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a3e:	430b      	orrs	r3, r1
 8005a40:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005a44:	e008      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8005a46:	bf00      	nop
 8005a48:	46020c00 	.word	0x46020c00
 8005a4c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a50:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a54:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005a58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a60:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a66:	2300      	movs	r3, #0
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a6a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4313      	orrs	r3, r2
 8005a72:	d019      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005a74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005a7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a80:	d105      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005a82:	4b88      	ldr	r3, [pc, #544]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a86:	4a87      	ldr	r2, [pc, #540]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a8c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005a8e:	4b85      	ldr	r3, [pc, #532]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005a90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a94:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005a98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005aa0:	4a80      	ldr	r2, [pc, #512]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005aa2:	430b      	orrs	r3, r1
 8005aa4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005aa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005abe:	460b      	mov	r3, r1
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	d00c      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005ac4:	4b77      	ldr	r3, [pc, #476]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ace:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ad2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ad6:	4973      	ldr	r1, [pc, #460]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005ade:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005aea:	623b      	str	r3, [r7, #32]
 8005aec:	2300      	movs	r3, #0
 8005aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8005af0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005af4:	460b      	mov	r3, r1
 8005af6:	4313      	orrs	r3, r2
 8005af8:	d00c      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005afa:	4b6a      	ldr	r3, [pc, #424]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005afc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b0c:	4965      	ldr	r1, [pc, #404]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005b14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005b20:	61bb      	str	r3, [r7, #24]
 8005b22:	2300      	movs	r3, #0
 8005b24:	61fb      	str	r3, [r7, #28]
 8005b26:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	d00c      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005b30:	4b5c      	ldr	r3, [pc, #368]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b36:	f023 0218 	bic.w	r2, r3, #24
 8005b3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b3e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b42:	4958      	ldr	r1, [pc, #352]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005b4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005b56:	613b      	str	r3, [r7, #16]
 8005b58:	2300      	movs	r3, #0
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005b60:	460b      	mov	r3, r1
 8005b62:	4313      	orrs	r3, r2
 8005b64:	d032      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005b66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b6a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b72:	d105      	bne.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b74:	4b4b      	ldr	r3, [pc, #300]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b78:	4a4a      	ldr	r2, [pc, #296]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b7e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005b80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b8c:	d108      	bne.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b92:	3308      	adds	r3, #8
 8005b94:	4618      	mov	r0, r3
 8005b96:	f001 fe4b 	bl	8007830 <RCCEx_PLL2_Config>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8005ba0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10d      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005baa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005bae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005bba:	493a      	ldr	r1, [pc, #232]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005bc2:	e003      	b.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005bc8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005bcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd4:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005bd8:	60bb      	str	r3, [r7, #8]
 8005bda:	2300      	movs	r3, #0
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005be2:	460b      	mov	r3, r1
 8005be4:	4313      	orrs	r3, r2
 8005be6:	d03a      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005be8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bf4:	d00e      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8005bf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bfa:	d815      	bhi.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d017      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8005c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c04:	d110      	bne.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c06:	4b27      	ldr	r3, [pc, #156]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0a:	4a26      	ldr	r2, [pc, #152]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c10:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005c12:	e00e      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c18:	3308      	adds	r3, #8
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f001 fe08 	bl	8007830 <RCCEx_PLL2_Config>
 8005c20:	4603      	mov	r3, r0
 8005c22:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005c26:	e004      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005c2e:	e000      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8005c30:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005c32:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10d      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c40:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c4c:	4915      	ldr	r1, [pc, #84]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005c54:	e003      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c56:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005c5a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005c5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	607b      	str	r3, [r7, #4]
 8005c70:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005c74:	460b      	mov	r3, r1
 8005c76:	4313      	orrs	r3, r2
 8005c78:	d00c      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c80:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005c84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c88:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c8c:	4905      	ldr	r1, [pc, #20]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005c94:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	37e0      	adds	r7, #224	@ 0xe0
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ca2:	bf00      	nop
 8005ca4:	46020c00 	.word	0x46020c00

08005ca8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b089      	sub	sp, #36	@ 0x24
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005cb0:	4ba6      	ldr	r3, [pc, #664]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb8:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005cba:	4ba4      	ldr	r3, [pc, #656]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	f003 0303 	and.w	r3, r3, #3
 8005cc2:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005cc4:	4ba1      	ldr	r3, [pc, #644]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc8:	0a1b      	lsrs	r3, r3, #8
 8005cca:	f003 030f 	and.w	r3, r3, #15
 8005cce:	3301      	adds	r3, #1
 8005cd0:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005cd2:	4b9e      	ldr	r3, [pc, #632]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd6:	091b      	lsrs	r3, r3, #4
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005cde:	4b9b      	ldr	r3, [pc, #620]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce2:	08db      	lsrs	r3, r3, #3
 8005ce4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	fb02 f303 	mul.w	r3, r2, r3
 8005cee:	ee07 3a90 	vmov	s15, r3
 8005cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cf6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	d062      	beq.n	8005dc6 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	2b03      	cmp	r3, #3
 8005d04:	f200 8081 	bhi.w	8005e0a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d024      	beq.n	8005d58 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d17a      	bne.n	8005e0a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d1e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005f50 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d26:	4b89      	ldr	r3, [pc, #548]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d2e:	ee07 3a90 	vmov	s15, r3
 8005d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d36:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d3a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005f54 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d56:	e08f      	b.n	8005e78 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005d58:	4b7c      	ldr	r3, [pc, #496]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d005      	beq.n	8005d70 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005d64:	4b79      	ldr	r3, [pc, #484]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	0f1b      	lsrs	r3, r3, #28
 8005d6a:	f003 030f 	and.w	r3, r3, #15
 8005d6e:	e006      	b.n	8005d7e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005d70:	4b76      	ldr	r3, [pc, #472]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005d72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005d76:	041b      	lsls	r3, r3, #16
 8005d78:	0f1b      	lsrs	r3, r3, #28
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	4a76      	ldr	r2, [pc, #472]	@ (8005f58 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d84:	ee07 3a90 	vmov	s15, r3
 8005d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	ee07 3a90 	vmov	s15, r3
 8005d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	ee07 3a90 	vmov	s15, r3
 8005da0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005da4:	ed97 6a02 	vldr	s12, [r7, #8]
 8005da8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005f54 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005dac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005db0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005db4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005db8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dc0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005dc4:	e058      	b.n	8005e78 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	ee07 3a90 	vmov	s15, r3
 8005dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005f50 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005dd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de0:	ee07 3a90 	vmov	s15, r3
 8005de4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005de8:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dec:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005f54 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005df0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005df4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005df8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e04:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e08:	e036      	b.n	8005e78 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005e0a:	4b50      	ldr	r3, [pc, #320]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d005      	beq.n	8005e22 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8005e16:	4b4d      	ldr	r3, [pc, #308]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	0f1b      	lsrs	r3, r3, #28
 8005e1c:	f003 030f 	and.w	r3, r3, #15
 8005e20:	e006      	b.n	8005e30 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005e22:	4b4a      	ldr	r3, [pc, #296]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e28:	041b      	lsls	r3, r3, #16
 8005e2a:	0f1b      	lsrs	r3, r3, #28
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	4a49      	ldr	r2, [pc, #292]	@ (8005f58 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e36:	ee07 3a90 	vmov	s15, r3
 8005e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	ee07 3a90 	vmov	s15, r3
 8005e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	ee07 3a90 	vmov	s15, r3
 8005e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e56:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e5a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005f54 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e76:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005e78:	4b34      	ldr	r3, [pc, #208]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d017      	beq.n	8005eb4 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e84:	4b31      	ldr	r3, [pc, #196]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e88:	0a5b      	lsrs	r3, r3, #9
 8005e8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e8e:	ee07 3a90 	vmov	s15, r3
 8005e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e9a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005e9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ea2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eaa:	ee17 2a90 	vmov	r2, s15
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e002      	b.n	8005eba <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005eba:	4b24      	ldr	r3, [pc, #144]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d017      	beq.n	8005ef6 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ec6:	4b21      	ldr	r3, [pc, #132]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eca:	0c1b      	lsrs	r3, r3, #16
 8005ecc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ed0:	ee07 3a90 	vmov	s15, r3
 8005ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005ed8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005edc:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ee0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ee4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ee8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eec:	ee17 2a90 	vmov	r2, s15
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	605a      	str	r2, [r3, #4]
 8005ef4:	e002      	b.n	8005efc <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005efc:	4b13      	ldr	r3, [pc, #76]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d017      	beq.n	8005f38 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005f08:	4b10      	ldr	r3, [pc, #64]	@ (8005f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f0c:	0e1b      	lsrs	r3, r3, #24
 8005f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f12:	ee07 3a90 	vmov	s15, r3
 8005f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005f1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f1e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005f22:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f2e:	ee17 2a90 	vmov	r2, s15
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005f36:	e002      	b.n	8005f3e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	609a      	str	r2, [r3, #8]
}
 8005f3e:	bf00      	nop
 8005f40:	3724      	adds	r7, #36	@ 0x24
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	46020c00 	.word	0x46020c00
 8005f50:	4b742400 	.word	0x4b742400
 8005f54:	46000000 	.word	0x46000000
 8005f58:	0800d04c 	.word	0x0800d04c

08005f5c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b089      	sub	sp, #36	@ 0x24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005f64:	4ba6      	ldr	r3, [pc, #664]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f6c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005f6e:	4ba4      	ldr	r3, [pc, #656]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005f78:	4ba1      	ldr	r3, [pc, #644]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7c:	0a1b      	lsrs	r3, r3, #8
 8005f7e:	f003 030f 	and.w	r3, r3, #15
 8005f82:	3301      	adds	r3, #1
 8005f84:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005f86:	4b9e      	ldr	r3, [pc, #632]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8a:	091b      	lsrs	r3, r3, #4
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005f92:	4b9b      	ldr	r3, [pc, #620]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f96:	08db      	lsrs	r3, r3, #3
 8005f98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	fb02 f303 	mul.w	r3, r2, r3
 8005fa2:	ee07 3a90 	vmov	s15, r3
 8005fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005faa:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b03      	cmp	r3, #3
 8005fb2:	d062      	beq.n	800607a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	2b03      	cmp	r3, #3
 8005fb8:	f200 8081 	bhi.w	80060be <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d024      	beq.n	800600c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d17a      	bne.n	80060be <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006204 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fda:	4b89      	ldr	r3, [pc, #548]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe2:	ee07 3a90 	vmov	s15, r3
 8005fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fea:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fee:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006208 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006006:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800600a:	e08f      	b.n	800612c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800600c:	4b7c      	ldr	r3, [pc, #496]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006018:	4b79      	ldr	r3, [pc, #484]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	0f1b      	lsrs	r3, r3, #28
 800601e:	f003 030f 	and.w	r3, r3, #15
 8006022:	e006      	b.n	8006032 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006024:	4b76      	ldr	r3, [pc, #472]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006026:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800602a:	041b      	lsls	r3, r3, #16
 800602c:	0f1b      	lsrs	r3, r3, #28
 800602e:	f003 030f 	and.w	r3, r3, #15
 8006032:	4a76      	ldr	r2, [pc, #472]	@ (800620c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006038:	ee07 3a90 	vmov	s15, r3
 800603c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800604a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	ee07 3a90 	vmov	s15, r3
 8006054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006058:	ed97 6a02 	vldr	s12, [r7, #8]
 800605c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006208 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006060:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006064:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006068:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800606c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006074:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006078:	e058      	b.n	800612c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	ee07 3a90 	vmov	s15, r3
 8006080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006084:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006204 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006088:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800608c:	4b5c      	ldr	r3, [pc, #368]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800608e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006094:	ee07 3a90 	vmov	s15, r3
 8006098:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800609c:	ed97 6a02 	vldr	s12, [r7, #8]
 80060a0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006208 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80060a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80060a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80060ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80060b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060bc:	e036      	b.n	800612c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80060be:	4b50      	ldr	r3, [pc, #320]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d005      	beq.n	80060d6 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80060ca:	4b4d      	ldr	r3, [pc, #308]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	0f1b      	lsrs	r3, r3, #28
 80060d0:	f003 030f 	and.w	r3, r3, #15
 80060d4:	e006      	b.n	80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80060d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80060d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80060dc:	041b      	lsls	r3, r3, #16
 80060de:	0f1b      	lsrs	r3, r3, #28
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	4a49      	ldr	r2, [pc, #292]	@ (800620c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80060e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060ea:	ee07 3a90 	vmov	s15, r3
 80060ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	ee07 3a90 	vmov	s15, r3
 80060f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	ee07 3a90 	vmov	s15, r3
 8006106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800610a:	ed97 6a02 	vldr	s12, [r7, #8]
 800610e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006208 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800611a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800611e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006126:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800612a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800612c:	4b34      	ldr	r3, [pc, #208]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d017      	beq.n	8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006138:	4b31      	ldr	r3, [pc, #196]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800613a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800613c:	0a5b      	lsrs	r3, r3, #9
 800613e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006142:	ee07 3a90 	vmov	s15, r3
 8006146:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800614a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800614e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006152:	edd7 6a07 	vldr	s13, [r7, #28]
 8006156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800615a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800615e:	ee17 2a90 	vmov	r2, s15
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	e002      	b.n	800616e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800616e:	4b24      	ldr	r3, [pc, #144]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d017      	beq.n	80061aa <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800617a:	4b21      	ldr	r3, [pc, #132]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800617c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617e:	0c1b      	lsrs	r3, r3, #16
 8006180:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006184:	ee07 3a90 	vmov	s15, r3
 8006188:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800618c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006190:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006194:	edd7 6a07 	vldr	s13, [r7, #28]
 8006198:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800619c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061a0:	ee17 2a90 	vmov	r2, s15
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	605a      	str	r2, [r3, #4]
 80061a8:	e002      	b.n	80061b0 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80061b0:	4b13      	ldr	r3, [pc, #76]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d017      	beq.n	80061ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80061bc:	4b10      	ldr	r3, [pc, #64]	@ (8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c0:	0e1b      	lsrs	r3, r3, #24
 80061c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061c6:	ee07 3a90 	vmov	s15, r3
 80061ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80061ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061d2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80061d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80061da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061e2:	ee17 2a90 	vmov	r2, s15
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80061ea:	e002      	b.n	80061f2 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	609a      	str	r2, [r3, #8]
}
 80061f2:	bf00      	nop
 80061f4:	3724      	adds	r7, #36	@ 0x24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	46020c00 	.word	0x46020c00
 8006204:	4b742400 	.word	0x4b742400
 8006208:	46000000 	.word	0x46000000
 800620c:	0800d04c 	.word	0x0800d04c

08006210 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006210:	b480      	push	{r7}
 8006212:	b089      	sub	sp, #36	@ 0x24
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006218:	4ba6      	ldr	r3, [pc, #664]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800621a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006220:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006222:	4ba4      	ldr	r3, [pc, #656]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	f003 0303 	and.w	r3, r3, #3
 800622a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800622c:	4ba1      	ldr	r3, [pc, #644]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800622e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006230:	0a1b      	lsrs	r3, r3, #8
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	3301      	adds	r3, #1
 8006238:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800623a:	4b9e      	ldr	r3, [pc, #632]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	091b      	lsrs	r3, r3, #4
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006246:	4b9b      	ldr	r3, [pc, #620]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800624a:	08db      	lsrs	r3, r3, #3
 800624c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	fb02 f303 	mul.w	r3, r2, r3
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b03      	cmp	r3, #3
 8006266:	d062      	beq.n	800632e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	2b03      	cmp	r3, #3
 800626c:	f200 8081 	bhi.w	8006372 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d024      	beq.n	80062c0 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b02      	cmp	r3, #2
 800627a:	d17a      	bne.n	8006372 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006286:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80064b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800628a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800628e:	4b89      	ldr	r3, [pc, #548]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006296:	ee07 3a90 	vmov	s15, r3
 800629a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800629e:	ed97 6a02 	vldr	s12, [r7, #8]
 80062a2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80064bc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80062a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80062aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80062ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80062b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ba:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80062be:	e08f      	b.n	80063e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80062c0:	4b7c      	ldr	r3, [pc, #496]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d005      	beq.n	80062d8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80062cc:	4b79      	ldr	r3, [pc, #484]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	0f1b      	lsrs	r3, r3, #28
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	e006      	b.n	80062e6 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80062d8:	4b76      	ldr	r3, [pc, #472]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80062da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062de:	041b      	lsls	r3, r3, #16
 80062e0:	0f1b      	lsrs	r3, r3, #28
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	4a76      	ldr	r2, [pc, #472]	@ (80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80062e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062ec:	ee07 3a90 	vmov	s15, r3
 80062f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	ee07 3a90 	vmov	s15, r3
 8006308:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800630c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006310:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80064bc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006314:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006318:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800631c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006320:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006328:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800632c:	e058      	b.n	80063e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	ee07 3a90 	vmov	s15, r3
 8006334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006338:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80064b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800633c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006340:	4b5c      	ldr	r3, [pc, #368]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006348:	ee07 3a90 	vmov	s15, r3
 800634c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006350:	ed97 6a02 	vldr	s12, [r7, #8]
 8006354:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80064bc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006358:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800635c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006360:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006364:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006370:	e036      	b.n	80063e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006372:	4b50      	ldr	r3, [pc, #320]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d005      	beq.n	800638a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800637e:	4b4d      	ldr	r3, [pc, #308]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	0f1b      	lsrs	r3, r3, #28
 8006384:	f003 030f 	and.w	r3, r3, #15
 8006388:	e006      	b.n	8006398 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800638a:	4b4a      	ldr	r3, [pc, #296]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800638c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006390:	041b      	lsls	r3, r3, #16
 8006392:	0f1b      	lsrs	r3, r3, #28
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	4a49      	ldr	r2, [pc, #292]	@ (80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800639a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800639e:	ee07 3a90 	vmov	s15, r3
 80063a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	ee07 3a90 	vmov	s15, r3
 80063ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	ee07 3a90 	vmov	s15, r3
 80063ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063be:	ed97 6a02 	vldr	s12, [r7, #8]
 80063c2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80064bc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80063c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80063d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80063de:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80063e0:	4b34      	ldr	r3, [pc, #208]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d017      	beq.n	800641c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80063ec:	4b31      	ldr	r3, [pc, #196]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f0:	0a5b      	lsrs	r3, r3, #9
 80063f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80063fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006402:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006406:	edd7 6a07 	vldr	s13, [r7, #28]
 800640a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800640e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006412:	ee17 2a90 	vmov	r2, s15
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	e002      	b.n	8006422 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006422:	4b24      	ldr	r3, [pc, #144]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d017      	beq.n	800645e <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800642e:	4b21      	ldr	r3, [pc, #132]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006432:	0c1b      	lsrs	r3, r3, #16
 8006434:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006438:	ee07 3a90 	vmov	s15, r3
 800643c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006440:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006444:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006448:	edd7 6a07 	vldr	s13, [r7, #28]
 800644c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006454:	ee17 2a90 	vmov	r2, s15
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	605a      	str	r2, [r3, #4]
 800645c:	e002      	b.n	8006464 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006464:	4b13      	ldr	r3, [pc, #76]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d017      	beq.n	80064a0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006470:	4b10      	ldr	r3, [pc, #64]	@ (80064b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006474:	0e1b      	lsrs	r3, r3, #24
 8006476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800647a:	ee07 3a90 	vmov	s15, r3
 800647e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006482:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006486:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800648a:	edd7 6a07 	vldr	s13, [r7, #28]
 800648e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006496:	ee17 2a90 	vmov	r2, s15
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800649e:	e002      	b.n	80064a6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	609a      	str	r2, [r3, #8]
}
 80064a6:	bf00      	nop
 80064a8:	3724      	adds	r7, #36	@ 0x24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	46020c00 	.word	0x46020c00
 80064b8:	4b742400 	.word	0x4b742400
 80064bc:	46000000 	.word	0x46000000
 80064c0:	0800d04c 	.word	0x0800d04c

080064c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b08e      	sub	sp, #56	@ 0x38
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80064ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064d2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80064d6:	430b      	orrs	r3, r1
 80064d8:	d145      	bne.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80064da:	4baa      	ldr	r3, [pc, #680]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80064dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064e4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80064e6:	4ba7      	ldr	r3, [pc, #668]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80064e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d108      	bne.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80064f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064fa:	d104      	bne.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80064fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006500:	637b      	str	r3, [r7, #52]	@ 0x34
 8006502:	f001 b987 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006506:	4b9f      	ldr	r3, [pc, #636]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006508:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800650c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006510:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006514:	d114      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800651c:	d110      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800651e:	4b99      	ldr	r3, [pc, #612]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006528:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800652c:	d103      	bne.n	8006536 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800652e:	23fa      	movs	r3, #250	@ 0xfa
 8006530:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006532:	f001 b96f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006536:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800653a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800653c:	f001 b96a 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006540:	4b90      	ldr	r3, [pc, #576]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800654c:	d107      	bne.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006554:	d103      	bne.n	800655e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8006556:	4b8c      	ldr	r3, [pc, #560]	@ (8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006558:	637b      	str	r3, [r7, #52]	@ 0x34
 800655a:	f001 b95b 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	637b      	str	r3, [r7, #52]	@ 0x34
 8006562:	f001 b957 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800656a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800656e:	430b      	orrs	r3, r1
 8006570:	d151      	bne.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006572:	4b84      	ldr	r3, [pc, #528]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006574:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006578:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800657c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800657e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006580:	2b80      	cmp	r3, #128	@ 0x80
 8006582:	d035      	beq.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006586:	2b80      	cmp	r3, #128	@ 0x80
 8006588:	d841      	bhi.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	2b60      	cmp	r3, #96	@ 0x60
 800658e:	d02a      	beq.n	80065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006592:	2b60      	cmp	r3, #96	@ 0x60
 8006594:	d83b      	bhi.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006598:	2b40      	cmp	r3, #64	@ 0x40
 800659a:	d009      	beq.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800659c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659e:	2b40      	cmp	r3, #64	@ 0x40
 80065a0:	d835      	bhi.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80065a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00c      	beq.n	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80065a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065aa:	2b20      	cmp	r3, #32
 80065ac:	d012      	beq.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80065ae:	e02e      	b.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065b4:	4618      	mov	r0, r3
 80065b6:	f7ff fb77 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80065ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065be:	f001 b929 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065c2:	f107 0318 	add.w	r3, r7, #24
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7ff fcc8 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065d0:	f001 b920 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065d4:	f107 030c 	add.w	r3, r7, #12
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff fe19 	bl	8006210 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065e2:	f001 b917 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80065e6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80065ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065ec:	f001 b912 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80065f0:	4b64      	ldr	r3, [pc, #400]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065fc:	d103      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80065fe:	4b63      	ldr	r3, [pc, #396]	@ (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006600:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006602:	f001 b907 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006606:	2300      	movs	r3, #0
 8006608:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800660a:	f001 b903 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 800660e:	2300      	movs	r3, #0
 8006610:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006612:	f001 b8ff 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006616:	e9d7 2300 	ldrd	r2, r3, [r7]
 800661a:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800661e:	430b      	orrs	r3, r1
 8006620:	d158      	bne.n	80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006622:	4b58      	ldr	r3, [pc, #352]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006624:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006628:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800662c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800662e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006634:	d03b      	beq.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800663c:	d846      	bhi.n	80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006640:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006644:	d02e      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006648:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800664c:	d83e      	bhi.n	80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006654:	d00b      	beq.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800665c:	d836      	bhi.n	80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00d      	beq.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8006664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800666a:	d012      	beq.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800666c:	e02e      	b.n	80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800666e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff fb18 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800667c:	f001 b8ca 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006680:	f107 0318 	add.w	r3, r7, #24
 8006684:	4618      	mov	r0, r3
 8006686:	f7ff fc69 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800668e:	f001 b8c1 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006692:	f107 030c 	add.w	r3, r7, #12
 8006696:	4618      	mov	r0, r3
 8006698:	f7ff fdba 	bl	8006210 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066a0:	f001 b8b8 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80066a4:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80066a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066aa:	f001 b8b3 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066ae:	4b35      	ldr	r3, [pc, #212]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ba:	d103      	bne.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 80066bc:	4b33      	ldr	r3, [pc, #204]	@ (800678c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80066be:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066c0:	f001 b8a8 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80066c4:	2300      	movs	r3, #0
 80066c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066c8:	f001 b8a4 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 80066cc:	2300      	movs	r3, #0
 80066ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80066d0:	f001 b8a0 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80066d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066d8:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80066dc:	430b      	orrs	r3, r1
 80066de:	d16e      	bne.n	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80066e0:	4b28      	ldr	r3, [pc, #160]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80066e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066e6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80066ea:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80066ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80066f2:	d034      	beq.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 80066f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80066fa:	d85c      	bhi.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 80066fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006702:	d00b      	beq.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800670a:	d854      	bhi.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 800670c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670e:	2b00      	cmp	r3, #0
 8006710:	d016      	beq.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006714:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006718:	d009      	beq.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800671a:	e04c      	b.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800671c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006720:	4618      	mov	r0, r3
 8006722:	f7ff fac1 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006728:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800672a:	f001 b873 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800672e:	f107 0318 	add.w	r3, r7, #24
 8006732:	4618      	mov	r0, r3
 8006734:	f7ff fc12 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800673c:	f001 b86a 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006740:	4b10      	ldr	r3, [pc, #64]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800674c:	d103      	bne.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 800674e:	4b10      	ldr	r3, [pc, #64]	@ (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006750:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006752:	f001 b85f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006756:	2300      	movs	r3, #0
 8006758:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800675a:	f001 b85b 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800675e:	4b09      	ldr	r3, [pc, #36]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b20      	cmp	r3, #32
 8006768:	d121      	bne.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800676a:	4b06      	ldr	r3, [pc, #24]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00e      	beq.n	8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8006776:	4b03      	ldr	r3, [pc, #12]	@ (8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	0e1b      	lsrs	r3, r3, #24
 800677c:	f003 030f 	and.w	r3, r3, #15
 8006780:	e00f      	b.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8006782:	bf00      	nop
 8006784:	46020c00 	.word	0x46020c00
 8006788:	0007a120 	.word	0x0007a120
 800678c:	00f42400 	.word	0x00f42400
 8006790:	02dc6c00 	.word	0x02dc6c00
 8006794:	4ba7      	ldr	r3, [pc, #668]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006796:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800679a:	041b      	lsls	r3, r3, #16
 800679c:	0e1b      	lsrs	r3, r3, #24
 800679e:	f003 030f 	and.w	r3, r3, #15
 80067a2:	4aa5      	ldr	r2, [pc, #660]	@ (8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80067a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067a8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80067aa:	f001 b833 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80067ae:	2300      	movs	r3, #0
 80067b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067b2:	f001 b82f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ba:	f001 b82b 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80067be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067c2:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80067c6:	430b      	orrs	r3, r1
 80067c8:	d17f      	bne.n	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80067ca:	4b9a      	ldr	r3, [pc, #616]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80067cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067d4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80067d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d165      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80067dc:	4b95      	ldr	r3, [pc, #596]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80067de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067e2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80067e6:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80067e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ea:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80067ee:	d034      	beq.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80067f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80067f6:	d853      	bhi.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067fe:	d00b      	beq.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8006800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006802:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006806:	d84b      	bhi.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680a:	2b00      	cmp	r3, #0
 800680c:	d016      	beq.n	800683c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006814:	d009      	beq.n	800682a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8006816:	e043      	b.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff fa43 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006824:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006826:	f000 bff5 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800682a:	f107 0318 	add.w	r3, r7, #24
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff fb94 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006838:	f000 bfec 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800683c:	4b7d      	ldr	r3, [pc, #500]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006848:	d103      	bne.n	8006852 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 800684a:	4b7c      	ldr	r3, [pc, #496]	@ (8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800684c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800684e:	f000 bfe1 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8006852:	2300      	movs	r3, #0
 8006854:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006856:	f000 bfdd 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800685a:	4b76      	ldr	r3, [pc, #472]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0320 	and.w	r3, r3, #32
 8006862:	2b20      	cmp	r3, #32
 8006864:	d118      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006866:	4b73      	ldr	r3, [pc, #460]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d005      	beq.n	800687e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8006872:	4b70      	ldr	r3, [pc, #448]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	0e1b      	lsrs	r3, r3, #24
 8006878:	f003 030f 	and.w	r3, r3, #15
 800687c:	e006      	b.n	800688c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 800687e:	4b6d      	ldr	r3, [pc, #436]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006880:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006884:	041b      	lsls	r3, r3, #16
 8006886:	0e1b      	lsrs	r3, r3, #24
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	4a6a      	ldr	r2, [pc, #424]	@ (8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800688e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006892:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006894:	f000 bfbe 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800689c:	f000 bfba 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80068a4:	f000 bfb6 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068ae:	d108      	bne.n	80068c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff f9f7 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068be:	f000 bfa9 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 80068c2:	2300      	movs	r3, #0
 80068c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068c6:	f000 bfa5 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80068ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ce:	1e51      	subs	r1, r2, #1
 80068d0:	430b      	orrs	r3, r1
 80068d2:	d136      	bne.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80068d4:	4b57      	ldr	r3, [pc, #348]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80068d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80068e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d104      	bne.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80068e6:	f7fe fb55 	bl	8004f94 <HAL_RCC_GetPCLK2Freq>
 80068ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80068ec:	f000 bf92 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d104      	bne.n	8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80068f6:	f7fe fa1d 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 80068fa:	6378      	str	r0, [r7, #52]	@ 0x34
 80068fc:	f000 bf8a 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006900:	4b4c      	ldr	r3, [pc, #304]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006908:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800690c:	d106      	bne.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	2b02      	cmp	r3, #2
 8006912:	d103      	bne.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8006914:	4b4a      	ldr	r3, [pc, #296]	@ (8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006916:	637b      	str	r3, [r7, #52]	@ 0x34
 8006918:	f000 bf7c 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800691c:	4b45      	ldr	r3, [pc, #276]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800691e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006922:	f003 0302 	and.w	r3, r3, #2
 8006926:	2b02      	cmp	r3, #2
 8006928:	d107      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 800692a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692c:	2b03      	cmp	r3, #3
 800692e:	d104      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8006930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006934:	637b      	str	r3, [r7, #52]	@ 0x34
 8006936:	f000 bf6d 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800693a:	2300      	movs	r3, #0
 800693c:	637b      	str	r3, [r7, #52]	@ 0x34
 800693e:	f000 bf69 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006942:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006946:	1e91      	subs	r1, r2, #2
 8006948:	430b      	orrs	r3, r1
 800694a:	d136      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800694c:	4b39      	ldr	r3, [pc, #228]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800694e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006952:	f003 030c 	and.w	r3, r3, #12
 8006956:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695a:	2b00      	cmp	r3, #0
 800695c:	d104      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800695e:	f7fe fb05 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8006962:	6378      	str	r0, [r7, #52]	@ 0x34
 8006964:	f000 bf56 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696a:	2b04      	cmp	r3, #4
 800696c:	d104      	bne.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800696e:	f7fe f9e1 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006972:	6378      	str	r0, [r7, #52]	@ 0x34
 8006974:	f000 bf4e 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006978:	4b2e      	ldr	r3, [pc, #184]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006984:	d106      	bne.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006988:	2b08      	cmp	r3, #8
 800698a:	d103      	bne.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 800698c:	4b2c      	ldr	r3, [pc, #176]	@ (8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800698e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006990:	f000 bf40 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006994:	4b27      	ldr	r3, [pc, #156]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006996:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d107      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 80069a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a4:	2b0c      	cmp	r3, #12
 80069a6:	d104      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 80069a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80069ae:	f000 bf31 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b6:	f000 bf2d 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80069ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069be:	1f11      	subs	r1, r2, #4
 80069c0:	430b      	orrs	r3, r1
 80069c2:	d13f      	bne.n	8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80069c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80069c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d104      	bne.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80069d6:	f7fe fac9 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 80069da:	6378      	str	r0, [r7, #52]	@ 0x34
 80069dc:	f000 bf1a 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80069e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e2:	2b10      	cmp	r3, #16
 80069e4:	d104      	bne.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80069e6:	f7fe f9a5 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 80069ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80069ec:	f000 bf12 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80069f0:	4b10      	ldr	r3, [pc, #64]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069fc:	d106      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80069fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d103      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 8006a04:	4b0e      	ldr	r3, [pc, #56]	@ (8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006a06:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a08:	f000 bf04 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006a0c:	4b09      	ldr	r3, [pc, #36]	@ (8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d107      	bne.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	2b30      	cmp	r3, #48	@ 0x30
 8006a1e:	d104      	bne.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 8006a20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a26:	f000 bef5 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a2e:	f000 bef1 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006a32:	bf00      	nop
 8006a34:	46020c00 	.word	0x46020c00
 8006a38:	0800d04c 	.word	0x0800d04c
 8006a3c:	02dc6c00 	.word	0x02dc6c00
 8006a40:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006a44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a48:	f1a2 0108 	sub.w	r1, r2, #8
 8006a4c:	430b      	orrs	r3, r1
 8006a4e:	d136      	bne.n	8006abe <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006a50:	4ba4      	ldr	r3, [pc, #656]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006a5a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d104      	bne.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006a62:	f7fe fa83 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8006a66:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a68:	f000 bed4 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6e:	2b40      	cmp	r3, #64	@ 0x40
 8006a70:	d104      	bne.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006a72:	f7fe f95f 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006a76:	6378      	str	r0, [r7, #52]	@ 0x34
 8006a78:	f000 becc 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006a7c:	4b99      	ldr	r3, [pc, #612]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a88:	d106      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	2b80      	cmp	r3, #128	@ 0x80
 8006a8e:	d103      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8006a90:	4b95      	ldr	r3, [pc, #596]	@ (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a94:	f000 bebe 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006a98:	4b92      	ldr	r3, [pc, #584]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a9e:	f003 0302 	and.w	r3, r3, #2
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d107      	bne.n	8006ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006aaa:	d104      	bne.n	8006ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8006aac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab2:	f000 beaf 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aba:	f000 beab 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ac2:	f1a2 0110 	sub.w	r1, r2, #16
 8006ac6:	430b      	orrs	r3, r1
 8006ac8:	d139      	bne.n	8006b3e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006aca:	4b86      	ldr	r3, [pc, #536]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ad0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ad4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d104      	bne.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006adc:	f7fe fa46 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8006ae0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ae2:	f000 be97 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006aec:	d104      	bne.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006aee:	f7fe f921 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006af2:	6378      	str	r0, [r7, #52]	@ 0x34
 8006af4:	f000 be8e 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006af8:	4b7a      	ldr	r3, [pc, #488]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b04:	d107      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8006b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b0c:	d103      	bne.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 8006b0e:	4b76      	ldr	r3, [pc, #472]	@ (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b12:	f000 be7f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006b16:	4b73      	ldr	r3, [pc, #460]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b1c:	f003 0302 	and.w	r3, r3, #2
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d108      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b2a:	d104      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 8006b2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b32:	f000 be6f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006b36:	2300      	movs	r3, #0
 8006b38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b3a:	f000 be6b 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006b3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b42:	f1a2 0120 	sub.w	r1, r2, #32
 8006b46:	430b      	orrs	r3, r1
 8006b48:	d158      	bne.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006b4a:	4b66      	ldr	r3, [pc, #408]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006b4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d104      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006b5c:	f7fe fa2e 	bl	8004fbc <HAL_RCC_GetPCLK3Freq>
 8006b60:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b62:	f000 be57 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d104      	bne.n	8006b76 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b6c:	f7fe f8e2 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006b70:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b72:	f000 be4f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006b76:	4b5b      	ldr	r3, [pc, #364]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b82:	d106      	bne.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 8006b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d103      	bne.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 8006b8a:	4b57      	ldr	r3, [pc, #348]	@ (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b8e:	f000 be41 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006b92:	4b54      	ldr	r3, [pc, #336]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b98:	f003 0302 	and.w	r3, r3, #2
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d107      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba2:	2b03      	cmp	r3, #3
 8006ba4:	d104      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 8006ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bac:	f000 be32 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006bb0:	4b4c      	ldr	r3, [pc, #304]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 0320 	and.w	r3, r3, #32
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	d11b      	bne.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	2b04      	cmp	r3, #4
 8006bc0:	d118      	bne.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bc2:	4b48      	ldr	r3, [pc, #288]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d005      	beq.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8006bce:	4b45      	ldr	r3, [pc, #276]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	0e1b      	lsrs	r3, r3, #24
 8006bd4:	f003 030f 	and.w	r3, r3, #15
 8006bd8:	e006      	b.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006bda:	4b42      	ldr	r3, [pc, #264]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006be0:	041b      	lsls	r3, r3, #16
 8006be2:	0e1b      	lsrs	r3, r3, #24
 8006be4:	f003 030f 	and.w	r3, r3, #15
 8006be8:	4a40      	ldr	r2, [pc, #256]	@ (8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8006bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf0:	f000 be10 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf8:	f000 be0c 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8006bfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c00:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006c04:	430b      	orrs	r3, r1
 8006c06:	d173      	bne.n	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006c08:	4b36      	ldr	r3, [pc, #216]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c0e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006c12:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c1a:	d104      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c1c:	f7fe f88a 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006c20:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c22:	f000 bdf7 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c2c:	d108      	bne.n	8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c2e:	f107 0318 	add.w	r3, r7, #24
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff f992 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006c38:	6a3b      	ldr	r3, [r7, #32]
 8006c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c3c:	f000 bdea 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006c46:	f7fe f977 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8006c4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c4c:	f000 bde2 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c52:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006c56:	d122      	bne.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006c58:	4b22      	ldr	r3, [pc, #136]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0320 	and.w	r3, r3, #32
 8006c60:	2b20      	cmp	r3, #32
 8006c62:	d118      	bne.n	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c64:	4b1f      	ldr	r3, [pc, #124]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d005      	beq.n	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8006c70:	4b1c      	ldr	r3, [pc, #112]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	0e1b      	lsrs	r3, r3, #24
 8006c76:	f003 030f 	and.w	r3, r3, #15
 8006c7a:	e006      	b.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8006c7c:	4b19      	ldr	r3, [pc, #100]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c82:	041b      	lsls	r3, r3, #16
 8006c84:	0e1b      	lsrs	r3, r3, #24
 8006c86:	f003 030f 	and.w	r3, r3, #15
 8006c8a:	4a18      	ldr	r2, [pc, #96]	@ (8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8006c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c92:	f000 bdbf 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8006c96:	2300      	movs	r3, #0
 8006c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c9a:	f000 bdbb 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006c9e:	4b11      	ldr	r3, [pc, #68]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006caa:	d107      	bne.n	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8006cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cb2:	d103      	bne.n	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8006cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb8:	f000 bdac 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006cbc:	4b09      	ldr	r3, [pc, #36]	@ (8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cc8:	d107      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ccc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cd0:	d103      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8006cd2:	4b05      	ldr	r3, [pc, #20]	@ (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006cd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cd6:	f000 bd9d 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cde:	f000 bd99 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006ce2:	bf00      	nop
 8006ce4:	46020c00 	.word	0x46020c00
 8006ce8:	00f42400 	.word	0x00f42400
 8006cec:	0800d04c 	.word	0x0800d04c
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006cf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cf4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006cf8:	430b      	orrs	r3, r1
 8006cfa:	d158      	bne.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8006cfc:	4bad      	ldr	r3, [pc, #692]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006cfe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	2b04      	cmp	r3, #4
 8006d0c:	d84b      	bhi.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d14:	08006d4d 	.word	0x08006d4d
 8006d18:	08006d29 	.word	0x08006d29
 8006d1c:	08006d3b 	.word	0x08006d3b
 8006d20:	08006d57 	.word	0x08006d57
 8006d24:	08006d61 	.word	0x08006d61
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fe ffbb 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d36:	f000 bd6d 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d3a:	f107 030c 	add.w	r3, r7, #12
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7ff fa66 	bl	8006210 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d48:	f000 bd64 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006d4c:	f7fe f8f4 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8006d50:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006d52:	f000 bd5f 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006d56:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006d5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d5c:	f000 bd5a 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d60:	4b94      	ldr	r3, [pc, #592]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0320 	and.w	r3, r3, #32
 8006d68:	2b20      	cmp	r3, #32
 8006d6a:	d118      	bne.n	8006d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d6c:	4b91      	ldr	r3, [pc, #580]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d005      	beq.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8006d78:	4b8e      	ldr	r3, [pc, #568]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	0e1b      	lsrs	r3, r3, #24
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	e006      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 8006d84:	4b8b      	ldr	r3, [pc, #556]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006d86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d8a:	041b      	lsls	r3, r3, #16
 8006d8c:	0e1b      	lsrs	r3, r3, #24
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	4a89      	ldr	r2, [pc, #548]	@ (8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8006d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d98:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006d9a:	f000 bd3b 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006da2:	f000 bd37 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006daa:	f000 bd33 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006dae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006db2:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006db6:	430b      	orrs	r3, r1
 8006db8:	d167      	bne.n	8006e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006dba:	4b7e      	ldr	r3, [pc, #504]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006dbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dc0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006dc4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dcc:	d036      	beq.n	8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8006dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dd4:	d855      	bhi.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8006dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ddc:	d029      	beq.n	8006e32 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006de4:	d84d      	bhi.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dec:	d013      	beq.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006df4:	d845      	bhi.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d015      	beq.n	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e02:	d13e      	bne.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7fe ff4d 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e12:	f000 bcff 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e16:	f107 030c 	add.w	r3, r7, #12
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7ff f9f8 	bl	8006210 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e24:	f000 bcf6 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006e28:	f7fe f886 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8006e2c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006e2e:	f000 bcf1 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006e32:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006e36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e38:	f000 bcec 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e3c:	4b5d      	ldr	r3, [pc, #372]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0320 	and.w	r3, r3, #32
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	d118      	bne.n	8006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e48:	4b5a      	ldr	r3, [pc, #360]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d005      	beq.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8006e54:	4b57      	ldr	r3, [pc, #348]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	0e1b      	lsrs	r3, r3, #24
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	e006      	b.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8006e60:	4b54      	ldr	r3, [pc, #336]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006e62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	0e1b      	lsrs	r3, r3, #24
 8006e6a:	f003 030f 	and.w	r3, r3, #15
 8006e6e:	4a52      	ldr	r2, [pc, #328]	@ (8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8006e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e74:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006e76:	f000 bccd 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e7e:	f000 bcc9 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006e82:	2300      	movs	r3, #0
 8006e84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e86:	f000 bcc5 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006e8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e8e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8006e92:	430b      	orrs	r3, r1
 8006e94:	d14c      	bne.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006e96:	4b47      	ldr	r3, [pc, #284]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ea0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d104      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006ea8:	f7fe f860 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8006eac:	6378      	str	r0, [r7, #52]	@ 0x34
 8006eae:	f000 bcb1 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eb8:	d104      	bne.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006eba:	f7fd ff3b 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006ebe:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ec0:	f000 bca8 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed0:	d107      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8006ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ed8:	d103      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 8006eda:	4b38      	ldr	r3, [pc, #224]	@ (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ede:	f000 bc99 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006ee2:	4b34      	ldr	r3, [pc, #208]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0320 	and.w	r3, r3, #32
 8006eea:	2b20      	cmp	r3, #32
 8006eec:	d11c      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8006eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ef4:	d118      	bne.n	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d005      	beq.n	8006f0e <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8006f02:	4b2c      	ldr	r3, [pc, #176]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	0e1b      	lsrs	r3, r3, #24
 8006f08:	f003 030f 	and.w	r3, r3, #15
 8006f0c:	e006      	b.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 8006f0e:	4b29      	ldr	r3, [pc, #164]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f14:	041b      	lsls	r3, r3, #16
 8006f16:	0e1b      	lsrs	r3, r3, #24
 8006f18:	f003 030f 	and.w	r3, r3, #15
 8006f1c:	4a26      	ldr	r2, [pc, #152]	@ (8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8006f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f24:	f000 bc76 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f2c:	f000 bc72 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006f30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f34:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	d152      	bne.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006f3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f42:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f46:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d104      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006f4e:	f7fe f80d 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8006f52:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f54:	f000 bc5e 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f5e:	d104      	bne.n	8006f6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006f60:	f7fd fee8 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8006f64:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f66:	f000 bc55 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006f6a:	4b12      	ldr	r3, [pc, #72]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f76:	d107      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8006f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f7e:	d103      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8006f80:	4b0e      	ldr	r3, [pc, #56]	@ (8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f84:	f000 bc46 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006f88:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0320 	and.w	r3, r3, #32
 8006f90:	2b20      	cmp	r3, #32
 8006f92:	d122      	bne.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 8006f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f9a:	d11e      	bne.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f9c:	4b05      	ldr	r3, [pc, #20]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00b      	beq.n	8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8006fa8:	4b02      	ldr	r3, [pc, #8]	@ (8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	0e1b      	lsrs	r3, r3, #24
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	e00c      	b.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8006fb4:	46020c00 	.word	0x46020c00
 8006fb8:	0800d04c 	.word	0x0800d04c
 8006fbc:	00f42400 	.word	0x00f42400
 8006fc0:	4ba1      	ldr	r3, [pc, #644]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006fc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fc6:	041b      	lsls	r3, r3, #16
 8006fc8:	0e1b      	lsrs	r3, r3, #24
 8006fca:	f003 030f 	and.w	r3, r3, #15
 8006fce:	4a9f      	ldr	r2, [pc, #636]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd6:	f000 bc1d 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fde:	f000 bc19 	b.w	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fe6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006fea:	430b      	orrs	r3, r1
 8006fec:	d151      	bne.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006fee:	4b96      	ldr	r3, [pc, #600]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006ff0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ff4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ff8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffc:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ffe:	d024      	beq.n	800704a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007002:	2bc0      	cmp	r3, #192	@ 0xc0
 8007004:	d842      	bhi.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007008:	2b80      	cmp	r3, #128	@ 0x80
 800700a:	d00d      	beq.n	8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800700c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700e:	2b80      	cmp	r3, #128	@ 0x80
 8007010:	d83c      	bhi.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	2b00      	cmp	r3, #0
 8007016:	d003      	beq.n	8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	2b40      	cmp	r3, #64	@ 0x40
 800701c:	d011      	beq.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 800701e:	e035      	b.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007020:	f7fd ffcc 	bl	8004fbc <HAL_RCC_GetPCLK3Freq>
 8007024:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007026:	e3f5      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007028:	4b87      	ldr	r3, [pc, #540]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007030:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007034:	d102      	bne.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 8007036:	4b86      	ldr	r3, [pc, #536]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007038:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800703a:	e3eb      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007040:	e3e8      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007042:	f7fd fe77 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007046:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007048:	e3e4      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800704a:	4b7f      	ldr	r3, [pc, #508]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0320 	and.w	r3, r3, #32
 8007052:	2b20      	cmp	r3, #32
 8007054:	d117      	bne.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007056:	4b7c      	ldr	r3, [pc, #496]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d005      	beq.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 8007062:	4b79      	ldr	r3, [pc, #484]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	0e1b      	lsrs	r3, r3, #24
 8007068:	f003 030f 	and.w	r3, r3, #15
 800706c:	e006      	b.n	800707c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 800706e:	4b76      	ldr	r3, [pc, #472]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007070:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007074:	041b      	lsls	r3, r3, #16
 8007076:	0e1b      	lsrs	r3, r3, #24
 8007078:	f003 030f 	and.w	r3, r3, #15
 800707c:	4a73      	ldr	r2, [pc, #460]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800707e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007082:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007084:	e3c6      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007086:	2300      	movs	r3, #0
 8007088:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800708a:	e3c3      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007090:	e3c0      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8007092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007096:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800709a:	430b      	orrs	r3, r1
 800709c:	d147      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800709e:	4b6a      	ldr	r3, [pc, #424]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80070a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80070a8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80070aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d103      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80070b0:	f7fd ff5c 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 80070b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80070b6:	e3ad      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80070b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070be:	d103      	bne.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80070c0:	f7fd fe38 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 80070c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80070c6:	e3a5      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80070c8:	4b5f      	ldr	r3, [pc, #380]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d4:	d106      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070dc:	d102      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 80070de:	4b5c      	ldr	r3, [pc, #368]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80070e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e2:	e397      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80070e4:	4b58      	ldr	r3, [pc, #352]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0320 	and.w	r3, r3, #32
 80070ec:	2b20      	cmp	r3, #32
 80070ee:	d11b      	bne.n	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 80070f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80070f6:	d117      	bne.n	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80070f8:	4b53      	ldr	r3, [pc, #332]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007100:	2b00      	cmp	r3, #0
 8007102:	d005      	beq.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8007104:	4b50      	ldr	r3, [pc, #320]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	0e1b      	lsrs	r3, r3, #24
 800710a:	f003 030f 	and.w	r3, r3, #15
 800710e:	e006      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8007110:	4b4d      	ldr	r3, [pc, #308]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007112:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007116:	041b      	lsls	r3, r3, #16
 8007118:	0e1b      	lsrs	r3, r3, #24
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	4a4b      	ldr	r2, [pc, #300]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007124:	637b      	str	r3, [r7, #52]	@ 0x34
 8007126:	e375      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007128:	2300      	movs	r3, #0
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
 800712c:	e372      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800712e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007132:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007136:	430b      	orrs	r3, r1
 8007138:	d164      	bne.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800713a:	4b43      	ldr	r3, [pc, #268]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800713c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007140:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007144:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	d120      	bne.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800714c:	4b3e      	ldr	r3, [pc, #248]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b20      	cmp	r3, #32
 8007156:	d117      	bne.n	8007188 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007158:	4b3b      	ldr	r3, [pc, #236]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007160:	2b00      	cmp	r3, #0
 8007162:	d005      	beq.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007164:	4b38      	ldr	r3, [pc, #224]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	0e1b      	lsrs	r3, r3, #24
 800716a:	f003 030f 	and.w	r3, r3, #15
 800716e:	e006      	b.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8007170:	4b35      	ldr	r3, [pc, #212]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007172:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007176:	041b      	lsls	r3, r3, #16
 8007178:	0e1b      	lsrs	r3, r3, #24
 800717a:	f003 030f 	and.w	r3, r3, #15
 800717e:	4a33      	ldr	r2, [pc, #204]	@ (800724c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007184:	637b      	str	r3, [r7, #52]	@ 0x34
 8007186:	e345      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007188:	2300      	movs	r3, #0
 800718a:	637b      	str	r3, [r7, #52]	@ 0x34
 800718c:	e342      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800718e:	4b2e      	ldr	r3, [pc, #184]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800719c:	d112      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800719e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071a4:	d10e      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071a6:	4b28      	ldr	r3, [pc, #160]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80071a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071b4:	d102      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80071b6:	23fa      	movs	r3, #250	@ 0xfa
 80071b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071ba:	e32b      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80071bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80071c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80071c2:	e327      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80071c4:	4b20      	ldr	r3, [pc, #128]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d0:	d106      	bne.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071d8:	d102      	bne.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80071da:	4b1d      	ldr	r3, [pc, #116]	@ (8007250 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80071dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80071de:	e319      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80071e0:	4b19      	ldr	r3, [pc, #100]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80071e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80071e6:	f003 0302 	and.w	r3, r3, #2
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d107      	bne.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071f4:	d103      	bne.n	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80071f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80071fc:	e30a      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	637b      	str	r3, [r7, #52]	@ 0x34
 8007202:	e307      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8007204:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007208:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800720c:	430b      	orrs	r3, r1
 800720e:	d16b      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007210:	4b0d      	ldr	r3, [pc, #52]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007212:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007216:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800721a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2b00      	cmp	r3, #0
 8007220:	d127      	bne.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007222:	4b09      	ldr	r3, [pc, #36]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0320 	and.w	r3, r3, #32
 800722a:	2b20      	cmp	r3, #32
 800722c:	d11e      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800722e:	4b06      	ldr	r3, [pc, #24]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00c      	beq.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 800723a:	4b03      	ldr	r3, [pc, #12]	@ (8007248 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	0e1b      	lsrs	r3, r3, #24
 8007240:	f003 030f 	and.w	r3, r3, #15
 8007244:	e00d      	b.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007246:	bf00      	nop
 8007248:	46020c00 	.word	0x46020c00
 800724c:	0800d04c 	.word	0x0800d04c
 8007250:	00f42400 	.word	0x00f42400
 8007254:	4b94      	ldr	r3, [pc, #592]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007256:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800725a:	041b      	lsls	r3, r3, #16
 800725c:	0e1b      	lsrs	r3, r3, #24
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	4a92      	ldr	r2, [pc, #584]	@ (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007268:	637b      	str	r3, [r7, #52]	@ 0x34
 800726a:	e2d3      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007270:	e2d0      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007272:	4b8d      	ldr	r3, [pc, #564]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007274:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800727c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007280:	d112      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 8007282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007288:	d10e      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800728a:	4b87      	ldr	r3, [pc, #540]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800728c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007294:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007298:	d102      	bne.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 800729a:	23fa      	movs	r3, #250	@ 0xfa
 800729c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800729e:	e2b9      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80072a0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80072a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80072a6:	e2b5      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80072a8:	4b7f      	ldr	r3, [pc, #508]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072b4:	d106      	bne.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 80072b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072bc:	d102      	bne.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 80072be:	4b7c      	ldr	r3, [pc, #496]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80072c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072c2:	e2a7      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80072c4:	4b78      	ldr	r3, [pc, #480]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80072c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d107      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 80072d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80072d8:	d103      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 80072da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e0:	e298      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80072e2:	2300      	movs	r3, #0
 80072e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e6:	e295      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80072e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072ec:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80072f0:	430b      	orrs	r3, r1
 80072f2:	d147      	bne.n	8007384 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80072f4:	4b6c      	ldr	r3, [pc, #432]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80072f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072fa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80072fe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007302:	2b00      	cmp	r3, #0
 8007304:	d103      	bne.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007306:	f7fd fe31 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 800730a:	6378      	str	r0, [r7, #52]	@ 0x34
 800730c:	e282      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800730e:	4b66      	ldr	r3, [pc, #408]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007314:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007318:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800731c:	d112      	bne.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 800731e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007320:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007324:	d10e      	bne.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007326:	4b60      	ldr	r3, [pc, #384]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007328:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800732c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007330:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007334:	d102      	bne.n	800733c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 8007336:	23fa      	movs	r3, #250	@ 0xfa
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800733a:	e26b      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 800733c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007340:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007342:	e267      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007344:	4b58      	ldr	r3, [pc, #352]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800734c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007350:	d106      	bne.n	8007360 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007358:	d102      	bne.n	8007360 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 800735a:	4b55      	ldr	r3, [pc, #340]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800735c:	637b      	str	r3, [r7, #52]	@ 0x34
 800735e:	e259      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007360:	4b51      	ldr	r3, [pc, #324]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007362:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b02      	cmp	r3, #2
 800736c:	d107      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 800736e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007370:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007374:	d103      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8007376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800737a:	637b      	str	r3, [r7, #52]	@ 0x34
 800737c:	e24a      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	637b      	str	r3, [r7, #52]	@ 0x34
 8007382:	e247      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007384:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007388:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800738c:	430b      	orrs	r3, r1
 800738e:	d12d      	bne.n	80073ec <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007390:	4b45      	ldr	r3, [pc, #276]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007396:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800739c:	4b42      	ldr	r3, [pc, #264]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a8:	d105      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d102      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 80073b0:	4b3f      	ldr	r3, [pc, #252]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80073b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b4:	e22e      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073bc:	d107      	bne.n	80073ce <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80073be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe fc70 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80073c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80073cc:	e222      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80073ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073d4:	d107      	bne.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073d6:	f107 0318 	add.w	r3, r7, #24
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe fdbe 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e4:	e216      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ea:	e213      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80073ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073f0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80073f4:	430b      	orrs	r3, r1
 80073f6:	d15d      	bne.n	80074b4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80073f8:	4b2b      	ldr	r3, [pc, #172]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80073fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073fe:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007402:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800740a:	d028      	beq.n	800745e <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 800740c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007412:	d845      	bhi.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800741a:	d013      	beq.n	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 800741c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007422:	d83d      	bhi.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	2b00      	cmp	r3, #0
 8007428:	d004      	beq.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007430:	d004      	beq.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8007432:	e035      	b.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007434:	f7fd fdae 	bl	8004f94 <HAL_RCC_GetPCLK2Freq>
 8007438:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800743a:	e1eb      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800743c:	f7fd fc7a 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007440:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007442:	e1e7      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007444:	4b18      	ldr	r3, [pc, #96]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800744c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007450:	d102      	bne.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8007452:	4b17      	ldr	r3, [pc, #92]	@ (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007454:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007456:	e1dd      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007458:	2300      	movs	r3, #0
 800745a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800745c:	e1da      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800745e:	4b12      	ldr	r3, [pc, #72]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0320 	and.w	r3, r3, #32
 8007466:	2b20      	cmp	r3, #32
 8007468:	d117      	bne.n	800749a <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800746a:	4b0f      	ldr	r3, [pc, #60]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d005      	beq.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8007476:	4b0c      	ldr	r3, [pc, #48]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	0e1b      	lsrs	r3, r3, #24
 800747c:	f003 030f 	and.w	r3, r3, #15
 8007480:	e006      	b.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8007482:	4b09      	ldr	r3, [pc, #36]	@ (80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007484:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007488:	041b      	lsls	r3, r3, #16
 800748a:	0e1b      	lsrs	r3, r3, #24
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	4a06      	ldr	r2, [pc, #24]	@ (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007496:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007498:	e1bc      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800749a:	2300      	movs	r3, #0
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800749e:	e1b9      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80074a0:	2300      	movs	r3, #0
 80074a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074a4:	e1b6      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80074a6:	bf00      	nop
 80074a8:	46020c00 	.word	0x46020c00
 80074ac:	0800d04c 	.word	0x0800d04c
 80074b0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80074b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074b8:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80074bc:	430b      	orrs	r3, r1
 80074be:	d156      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80074c0:	4ba5      	ldr	r3, [pc, #660]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80074c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074ca:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80074cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074d2:	d028      	beq.n	8007526 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 80074d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074da:	d845      	bhi.n	8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 80074dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074e2:	d013      	beq.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074ea:	d83d      	bhi.n	8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d004      	beq.n	80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f8:	d004      	beq.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 80074fa:	e035      	b.n	8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80074fc:	f7fd fd36 	bl	8004f6c <HAL_RCC_GetPCLK1Freq>
 8007500:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007502:	e187      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007504:	f7fd fc16 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007508:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800750a:	e183      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800750c:	4b92      	ldr	r3, [pc, #584]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007518:	d102      	bne.n	8007520 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 800751a:	4b90      	ldr	r3, [pc, #576]	@ (800775c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 800751c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800751e:	e179      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007520:	2300      	movs	r3, #0
 8007522:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007524:	e176      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007526:	4b8c      	ldr	r3, [pc, #560]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b20      	cmp	r3, #32
 8007530:	d117      	bne.n	8007562 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007532:	4b89      	ldr	r3, [pc, #548]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d005      	beq.n	800754a <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 800753e:	4b86      	ldr	r3, [pc, #536]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	0e1b      	lsrs	r3, r3, #24
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	e006      	b.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 800754a:	4b83      	ldr	r3, [pc, #524]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800754c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007550:	041b      	lsls	r3, r3, #16
 8007552:	0e1b      	lsrs	r3, r3, #24
 8007554:	f003 030f 	and.w	r3, r3, #15
 8007558:	4a81      	ldr	r2, [pc, #516]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 800755a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800755e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007560:	e158      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007562:	2300      	movs	r3, #0
 8007564:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007566:	e155      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800756c:	e152      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800756e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007572:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007576:	430b      	orrs	r3, r1
 8007578:	d177      	bne.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800757a:	4b77      	ldr	r3, [pc, #476]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800757c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007580:	f003 0318 	and.w	r3, r3, #24
 8007584:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	2b18      	cmp	r3, #24
 800758a:	d86b      	bhi.n	8007664 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 800758c:	a201      	add	r2, pc, #4	@ (adr r2, 8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 800758e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007592:	bf00      	nop
 8007594:	080075f9 	.word	0x080075f9
 8007598:	08007665 	.word	0x08007665
 800759c:	08007665 	.word	0x08007665
 80075a0:	08007665 	.word	0x08007665
 80075a4:	08007665 	.word	0x08007665
 80075a8:	08007665 	.word	0x08007665
 80075ac:	08007665 	.word	0x08007665
 80075b0:	08007665 	.word	0x08007665
 80075b4:	08007601 	.word	0x08007601
 80075b8:	08007665 	.word	0x08007665
 80075bc:	08007665 	.word	0x08007665
 80075c0:	08007665 	.word	0x08007665
 80075c4:	08007665 	.word	0x08007665
 80075c8:	08007665 	.word	0x08007665
 80075cc:	08007665 	.word	0x08007665
 80075d0:	08007665 	.word	0x08007665
 80075d4:	08007609 	.word	0x08007609
 80075d8:	08007665 	.word	0x08007665
 80075dc:	08007665 	.word	0x08007665
 80075e0:	08007665 	.word	0x08007665
 80075e4:	08007665 	.word	0x08007665
 80075e8:	08007665 	.word	0x08007665
 80075ec:	08007665 	.word	0x08007665
 80075f0:	08007665 	.word	0x08007665
 80075f4:	08007623 	.word	0x08007623
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80075f8:	f7fd fce0 	bl	8004fbc <HAL_RCC_GetPCLK3Freq>
 80075fc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80075fe:	e109      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007600:	f7fd fb98 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8007604:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007606:	e105      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007608:	4b53      	ldr	r3, [pc, #332]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007614:	d102      	bne.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8007616:	4b51      	ldr	r3, [pc, #324]	@ (800775c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8007618:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800761a:	e0fb      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800761c:	2300      	movs	r3, #0
 800761e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007620:	e0f8      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007622:	4b4d      	ldr	r3, [pc, #308]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 0320 	and.w	r3, r3, #32
 800762a:	2b20      	cmp	r3, #32
 800762c:	d117      	bne.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800762e:	4b4a      	ldr	r3, [pc, #296]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d005      	beq.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 800763a:	4b47      	ldr	r3, [pc, #284]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	0e1b      	lsrs	r3, r3, #24
 8007640:	f003 030f 	and.w	r3, r3, #15
 8007644:	e006      	b.n	8007654 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8007646:	4b44      	ldr	r3, [pc, #272]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007648:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800764c:	041b      	lsls	r3, r3, #16
 800764e:	0e1b      	lsrs	r3, r3, #24
 8007650:	f003 030f 	and.w	r3, r3, #15
 8007654:	4a42      	ldr	r2, [pc, #264]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8007656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800765c:	e0da      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007662:	e0d7      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007668:	e0d4      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800766a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800766e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007672:	430b      	orrs	r3, r1
 8007674:	d155      	bne.n	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007676:	4b38      	ldr	r3, [pc, #224]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007678:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800767c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007680:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007688:	d013      	beq.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007690:	d844      	bhi.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8007692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007694:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007698:	d013      	beq.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076a0:	d83c      	bhi.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d014      	beq.n	80076d2 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076ae:	d014      	beq.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 80076b0:	e034      	b.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076b2:	f107 0318 	add.w	r3, r7, #24
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fe fc50 	bl	8005f5c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076c0:	e0a8      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fe faee 	bl	8005ca8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80076cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d0:	e0a0      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80076d2:	f7fd fb2f 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 80076d6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80076d8:	e09c      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80076da:	4b1f      	ldr	r3, [pc, #124]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0320 	and.w	r3, r3, #32
 80076e2:	2b20      	cmp	r3, #32
 80076e4:	d117      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80076e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d005      	beq.n	80076fe <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80076f2:	4b19      	ldr	r3, [pc, #100]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	0e1b      	lsrs	r3, r3, #24
 80076f8:	f003 030f 	and.w	r3, r3, #15
 80076fc:	e006      	b.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 80076fe:	4b16      	ldr	r3, [pc, #88]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007704:	041b      	lsls	r3, r3, #16
 8007706:	0e1b      	lsrs	r3, r3, #24
 8007708:	f003 030f 	and.w	r3, r3, #15
 800770c:	4a14      	ldr	r2, [pc, #80]	@ (8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 800770e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007712:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007714:	e07e      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800771a:	e07b      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800771c:	2300      	movs	r3, #0
 800771e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007720:	e078      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007722:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007726:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800772a:	430b      	orrs	r3, r1
 800772c:	d138      	bne.n	80077a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800772e:	4b0a      	ldr	r3, [pc, #40]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007730:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007734:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007738:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800773a:	4b07      	ldr	r3, [pc, #28]	@ (8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800773c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b02      	cmp	r3, #2
 8007746:	d10d      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8007748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10a      	bne.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 800774e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007752:	637b      	str	r3, [r7, #52]	@ 0x34
 8007754:	e05e      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007756:	bf00      	nop
 8007758:	46020c00 	.word	0x46020c00
 800775c:	00f42400 	.word	0x00f42400
 8007760:	0800d04c 	.word	0x0800d04c
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007764:	4b2e      	ldr	r3, [pc, #184]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8007766:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800776a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800776e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007772:	d112      	bne.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800777a:	d10e      	bne.n	800779a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800777c:	4b28      	ldr	r3, [pc, #160]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800777e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007786:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800778a:	d102      	bne.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 800778c:	23fa      	movs	r3, #250	@ 0xfa
 800778e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007790:	e040      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8007792:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007798:	e03c      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800779a:	2300      	movs	r3, #0
 800779c:	637b      	str	r3, [r7, #52]	@ 0x34
 800779e:	e039      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80077a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077a4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80077a8:	430b      	orrs	r3, r1
 80077aa:	d131      	bne.n	8007810 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80077ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80077ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80077b2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80077b6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80077b8:	4b19      	ldr	r3, [pc, #100]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077c4:	d105      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d102      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 80077cc:	4b15      	ldr	r3, [pc, #84]	@ (8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 80077ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d0:	e020      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80077d2:	4b13      	ldr	r3, [pc, #76]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077de:	d106      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 80077e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077e6:	d102      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 80077e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 80077ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80077ec:	e012      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80077ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077fa:	d106      	bne.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 80077fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007802:	d102      	bne.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8007804:	4b09      	ldr	r3, [pc, #36]	@ (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007806:	637b      	str	r3, [r7, #52]	@ 0x34
 8007808:	e004      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	637b      	str	r3, [r7, #52]	@ 0x34
 800780e:	e001      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8007810:	2300      	movs	r3, #0
 8007812:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8007814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007816:	4618      	mov	r0, r3
 8007818:	3738      	adds	r7, #56	@ 0x38
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	46020c00 	.word	0x46020c00
 8007824:	02dc6c00 	.word	0x02dc6c00
 8007828:	016e3600 	.word	0x016e3600
 800782c:	00f42400 	.word	0x00f42400

08007830 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007838:	4b47      	ldr	r3, [pc, #284]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a46      	ldr	r2, [pc, #280]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800783e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007842:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007844:	f7fa ff72 	bl	800272c <HAL_GetTick>
 8007848:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800784a:	e008      	b.n	800785e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800784c:	f7fa ff6e 	bl	800272c <HAL_GetTick>
 8007850:	4602      	mov	r2, r0
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	2b02      	cmp	r3, #2
 8007858:	d901      	bls.n	800785e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800785a:	2303      	movs	r3, #3
 800785c:	e077      	b.n	800794e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800785e:	4b3e      	ldr	r3, [pc, #248]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1f0      	bne.n	800784c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800786a:	4b3b      	ldr	r3, [pc, #236]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007872:	f023 0303 	bic.w	r3, r3, #3
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	6811      	ldr	r1, [r2, #0]
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	6852      	ldr	r2, [r2, #4]
 800787e:	3a01      	subs	r2, #1
 8007880:	0212      	lsls	r2, r2, #8
 8007882:	430a      	orrs	r2, r1
 8007884:	4934      	ldr	r1, [pc, #208]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007886:	4313      	orrs	r3, r2
 8007888:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800788a:	4b33      	ldr	r3, [pc, #204]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800788c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800788e:	4b33      	ldr	r3, [pc, #204]	@ (800795c <RCCEx_PLL2_Config+0x12c>)
 8007890:	4013      	ands	r3, r2
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6892      	ldr	r2, [r2, #8]
 8007896:	3a01      	subs	r2, #1
 8007898:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	68d2      	ldr	r2, [r2, #12]
 80078a0:	3a01      	subs	r2, #1
 80078a2:	0252      	lsls	r2, r2, #9
 80078a4:	b292      	uxth	r2, r2
 80078a6:	4311      	orrs	r1, r2
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	6912      	ldr	r2, [r2, #16]
 80078ac:	3a01      	subs	r2, #1
 80078ae:	0412      	lsls	r2, r2, #16
 80078b0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80078b4:	4311      	orrs	r1, r2
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	6952      	ldr	r2, [r2, #20]
 80078ba:	3a01      	subs	r2, #1
 80078bc:	0612      	lsls	r2, r2, #24
 80078be:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80078c2:	430a      	orrs	r2, r1
 80078c4:	4924      	ldr	r1, [pc, #144]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078c6:	4313      	orrs	r3, r2
 80078c8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80078ca:	4b23      	ldr	r3, [pc, #140]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ce:	f023 020c 	bic.w	r2, r3, #12
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	699b      	ldr	r3, [r3, #24]
 80078d6:	4920      	ldr	r1, [pc, #128]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078d8:	4313      	orrs	r3, r2
 80078da:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80078dc:	4b1e      	ldr	r3, [pc, #120]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	491c      	ldr	r1, [pc, #112]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80078ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ee:	4a1a      	ldr	r2, [pc, #104]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078f0:	f023 0310 	bic.w	r3, r3, #16
 80078f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80078f6:	4b18      	ldr	r3, [pc, #96]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 80078f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078fe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	69d2      	ldr	r2, [r2, #28]
 8007906:	00d2      	lsls	r2, r2, #3
 8007908:	4913      	ldr	r1, [pc, #76]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800790a:	4313      	orrs	r3, r2
 800790c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800790e:	4b12      	ldr	r3, [pc, #72]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007912:	4a11      	ldr	r2, [pc, #68]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007914:	f043 0310 	orr.w	r3, r3, #16
 8007918:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800791a:	4b0f      	ldr	r3, [pc, #60]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a0e      	ldr	r2, [pc, #56]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007920:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007924:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007926:	f7fa ff01 	bl	800272c <HAL_GetTick>
 800792a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800792c:	e008      	b.n	8007940 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800792e:	f7fa fefd 	bl	800272c <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	2b02      	cmp	r3, #2
 800793a:	d901      	bls.n	8007940 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e006      	b.n	800794e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007940:	4b05      	ldr	r3, [pc, #20]	@ (8007958 <RCCEx_PLL2_Config+0x128>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d0f0      	beq.n	800792e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800794c:	2300      	movs	r3, #0

}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	46020c00 	.word	0x46020c00
 800795c:	80800000 	.word	0x80800000

08007960 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007968:	4b47      	ldr	r3, [pc, #284]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a46      	ldr	r2, [pc, #280]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 800796e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007972:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007974:	f7fa feda 	bl	800272c <HAL_GetTick>
 8007978:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800797a:	e008      	b.n	800798e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800797c:	f7fa fed6 	bl	800272c <HAL_GetTick>
 8007980:	4602      	mov	r2, r0
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	2b02      	cmp	r3, #2
 8007988:	d901      	bls.n	800798e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800798a:	2303      	movs	r3, #3
 800798c:	e077      	b.n	8007a7e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800798e:	4b3e      	ldr	r3, [pc, #248]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1f0      	bne.n	800797c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800799a:	4b3b      	ldr	r3, [pc, #236]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 800799c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800799e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80079a2:	f023 0303 	bic.w	r3, r3, #3
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6811      	ldr	r1, [r2, #0]
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6852      	ldr	r2, [r2, #4]
 80079ae:	3a01      	subs	r2, #1
 80079b0:	0212      	lsls	r2, r2, #8
 80079b2:	430a      	orrs	r2, r1
 80079b4:	4934      	ldr	r1, [pc, #208]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	630b      	str	r3, [r1, #48]	@ 0x30
 80079ba:	4b33      	ldr	r3, [pc, #204]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 80079bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079be:	4b33      	ldr	r3, [pc, #204]	@ (8007a8c <RCCEx_PLL3_Config+0x12c>)
 80079c0:	4013      	ands	r3, r2
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	6892      	ldr	r2, [r2, #8]
 80079c6:	3a01      	subs	r2, #1
 80079c8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	68d2      	ldr	r2, [r2, #12]
 80079d0:	3a01      	subs	r2, #1
 80079d2:	0252      	lsls	r2, r2, #9
 80079d4:	b292      	uxth	r2, r2
 80079d6:	4311      	orrs	r1, r2
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	6912      	ldr	r2, [r2, #16]
 80079dc:	3a01      	subs	r2, #1
 80079de:	0412      	lsls	r2, r2, #16
 80079e0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80079e4:	4311      	orrs	r1, r2
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	6952      	ldr	r2, [r2, #20]
 80079ea:	3a01      	subs	r2, #1
 80079ec:	0612      	lsls	r2, r2, #24
 80079ee:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80079f2:	430a      	orrs	r2, r1
 80079f4:	4924      	ldr	r1, [pc, #144]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80079fa:	4b23      	ldr	r3, [pc, #140]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 80079fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079fe:	f023 020c 	bic.w	r2, r3, #12
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	4920      	ldr	r1, [pc, #128]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a1b      	ldr	r3, [r3, #32]
 8007a14:	491c      	ldr	r1, [pc, #112]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a1e:	4a1a      	ldr	r2, [pc, #104]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a20:	f023 0310 	bic.w	r3, r3, #16
 8007a24:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007a26:	4b18      	ldr	r3, [pc, #96]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a2e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	69d2      	ldr	r2, [r2, #28]
 8007a36:	00d2      	lsls	r2, r2, #3
 8007a38:	4913      	ldr	r1, [pc, #76]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007a3e:	4b12      	ldr	r3, [pc, #72]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a42:	4a11      	ldr	r2, [pc, #68]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a44:	f043 0310 	orr.w	r3, r3, #16
 8007a48:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a54:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007a56:	f7fa fe69 	bl	800272c <HAL_GetTick>
 8007a5a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a5c:	e008      	b.n	8007a70 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007a5e:	f7fa fe65 	bl	800272c <HAL_GetTick>
 8007a62:	4602      	mov	r2, r0
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	1ad3      	subs	r3, r2, r3
 8007a68:	2b02      	cmp	r3, #2
 8007a6a:	d901      	bls.n	8007a70 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e006      	b.n	8007a7e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a70:	4b05      	ldr	r3, [pc, #20]	@ (8007a88 <RCCEx_PLL3_Config+0x128>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d0f0      	beq.n	8007a5e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007a7c:	2300      	movs	r3, #0
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3710      	adds	r7, #16
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	46020c00 	.word	0x46020c00
 8007a8c:	80800000 	.word	0x80800000

08007a90 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e0fb      	b.n	8007c9a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a7f      	ldr	r2, [pc, #508]	@ (8007ca4 <HAL_SPI_Init+0x214>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d004      	beq.n	8007ab6 <HAL_SPI_Init+0x26>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a7d      	ldr	r2, [pc, #500]	@ (8007ca8 <HAL_SPI_Init+0x218>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	e000      	b.n	8007ab8 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8007ab6:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a78      	ldr	r2, [pc, #480]	@ (8007ca4 <HAL_SPI_Init+0x214>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d004      	beq.n	8007ad2 <HAL_SPI_Init+0x42>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a76      	ldr	r2, [pc, #472]	@ (8007ca8 <HAL_SPI_Init+0x218>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d105      	bne.n	8007ade <HAL_SPI_Init+0x4e>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	2b0f      	cmp	r3, #15
 8007ad8:	d901      	bls.n	8007ade <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e0dd      	b.n	8007c9a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 fdee 	bl	80086c0 <SPI_GetPacketSize>
 8007ae4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a6e      	ldr	r2, [pc, #440]	@ (8007ca4 <HAL_SPI_Init+0x214>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d004      	beq.n	8007afa <HAL_SPI_Init+0x6a>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a6c      	ldr	r2, [pc, #432]	@ (8007ca8 <HAL_SPI_Init+0x218>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d102      	bne.n	8007b00 <HAL_SPI_Init+0x70>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2b08      	cmp	r3, #8
 8007afe:	d816      	bhi.n	8007b2e <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007b04:	4a69      	ldr	r2, [pc, #420]	@ (8007cac <HAL_SPI_Init+0x21c>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d00e      	beq.n	8007b28 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a68      	ldr	r2, [pc, #416]	@ (8007cb0 <HAL_SPI_Init+0x220>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d009      	beq.n	8007b28 <HAL_SPI_Init+0x98>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a66      	ldr	r2, [pc, #408]	@ (8007cb4 <HAL_SPI_Init+0x224>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d004      	beq.n	8007b28 <HAL_SPI_Init+0x98>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a65      	ldr	r2, [pc, #404]	@ (8007cb8 <HAL_SPI_Init+0x228>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d104      	bne.n	8007b32 <HAL_SPI_Init+0xa2>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2b10      	cmp	r3, #16
 8007b2c:	d901      	bls.n	8007b32 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e0b3      	b.n	8007c9a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d106      	bne.n	8007b4c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7f9 fe06 	bl	8001758 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2202      	movs	r2, #2
 8007b50:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0201 	bic.w	r2, r2, #1
 8007b62:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007b6e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b78:	d119      	bne.n	8007bae <HAL_SPI_Init+0x11e>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b82:	d103      	bne.n	8007b8c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d008      	beq.n	8007b9e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10c      	bne.n	8007bae <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007b98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b9c:	d107      	bne.n	8007bae <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007bac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00f      	beq.n	8007bda <HAL_SPI_Init+0x14a>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	2b06      	cmp	r3, #6
 8007bc0:	d90b      	bls.n	8007bda <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	430a      	orrs	r2, r1
 8007bd6:	601a      	str	r2, [r3, #0]
 8007bd8:	e007      	b.n	8007bea <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007be8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	69da      	ldr	r2, [r3, #28]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf2:	431a      	orrs	r2, r3
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	431a      	orrs	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfc:	ea42 0103 	orr.w	r1, r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68da      	ldr	r2, [r3, #12]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c14:	431a      	orrs	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1a:	431a      	orrs	r2, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	699b      	ldr	r3, [r3, #24]
 8007c20:	431a      	orrs	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	431a      	orrs	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	431a      	orrs	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	431a      	orrs	r2, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c3e:	431a      	orrs	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	431a      	orrs	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c50:	431a      	orrs	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c56:	ea42 0103 	orr.w	r1, r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	430a      	orrs	r2, r1
 8007c64:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00a      	beq.n	8007c88 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	46002000 	.word	0x46002000
 8007ca8:	56002000 	.word	0x56002000
 8007cac:	40013000 	.word	0x40013000
 8007cb0:	50013000 	.word	0x50013000
 8007cb4:	40003800 	.word	0x40003800
 8007cb8:	50003800 	.word	0x50003800

08007cbc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b088      	sub	sp, #32
 8007cc0:	af02      	add	r7, sp, #8
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	603b      	str	r3, [r7, #0]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3320      	adds	r3, #32
 8007cd2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a90      	ldr	r2, [pc, #576]	@ (8007f1c <HAL_SPI_Transmit+0x260>)
 8007cda:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cdc:	f7fa fd26 	bl	800272c <HAL_GetTick>
 8007ce0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d001      	beq.n	8007cf2 <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8007cee:	2302      	movs	r3, #2
 8007cf0:	e1f4      	b.n	80080dc <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <HAL_SPI_Transmit+0x42>
 8007cf8:	88fb      	ldrh	r3, [r7, #6]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d101      	bne.n	8007d02 <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e1ec      	b.n	80080dc <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <HAL_SPI_Transmit+0x54>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e1e5      	b.n	80080dc <HAL_SPI_Transmit+0x420>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2203      	movs	r2, #3
 8007d1c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	88fa      	ldrh	r2, [r7, #6]
 8007d32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	88fa      	ldrh	r2, [r7, #6]
 8007d3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007d68:	d108      	bne.n	8007d7c <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d78:	601a      	str	r2, [r3, #0]
 8007d7a:	e009      	b.n	8007d90 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007d8e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	0c1b      	lsrs	r3, r3, #16
 8007d98:	041b      	lsls	r3, r3, #16
 8007d9a:	88f9      	ldrh	r1, [r7, #6]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	6812      	ldr	r2, [r2, #0]
 8007da0:	430b      	orrs	r3, r1
 8007da2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f042 0201 	orr.w	r2, r2, #1
 8007db2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	69db      	ldr	r3, [r3, #28]
 8007dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d10c      	bne.n	8007ddc <HAL_SPI_Transmit+0x120>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dca:	d107      	bne.n	8007ddc <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007dda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	2b0f      	cmp	r3, #15
 8007de2:	d95b      	bls.n	8007e9c <HAL_SPI_Transmit+0x1e0>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a4d      	ldr	r2, [pc, #308]	@ (8007f20 <HAL_SPI_Transmit+0x264>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d04f      	beq.n	8007e8e <HAL_SPI_Transmit+0x1d2>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a4c      	ldr	r2, [pc, #304]	@ (8007f24 <HAL_SPI_Transmit+0x268>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d04a      	beq.n	8007e8e <HAL_SPI_Transmit+0x1d2>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8007f28 <HAL_SPI_Transmit+0x26c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d045      	beq.n	8007e8e <HAL_SPI_Transmit+0x1d2>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a49      	ldr	r2, [pc, #292]	@ (8007f2c <HAL_SPI_Transmit+0x270>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d147      	bne.n	8007e9c <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007e0c:	e03f      	b.n	8007e8e <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	f003 0302 	and.w	r3, r3, #2
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d114      	bne.n	8007e46 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6812      	ldr	r2, [r2, #0]
 8007e26:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e2c:	1d1a      	adds	r2, r3, #4
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007e44:	e023      	b.n	8007e8e <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e46:	f7fa fc71 	bl	800272c <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d803      	bhi.n	8007e5e <HAL_SPI_Transmit+0x1a2>
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e5c:	d102      	bne.n	8007e64 <HAL_SPI_Transmit+0x1a8>
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d114      	bne.n	8007e8e <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	f000 fb5d 	bl	8008524 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	e126      	b.n	80080dc <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1b9      	bne.n	8007e0e <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007e9a:	e0f9      	b.n	8008090 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	2b07      	cmp	r3, #7
 8007ea2:	f240 80ee 	bls.w	8008082 <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007ea6:	e067      	b.n	8007f78 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	f003 0302 	and.w	r3, r3, #2
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d13c      	bne.n	8007f30 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d918      	bls.n	8007ef4 <HAL_SPI_Transmit+0x238>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d014      	beq.n	8007ef4 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6812      	ldr	r2, [r2, #0]
 8007ed4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007eda:	1d1a      	adds	r2, r3, #4
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	3b02      	subs	r3, #2
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007ef2:	e041      	b.n	8007f78 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ef8:	881a      	ldrh	r2, [r3, #0]
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f02:	1c9a      	adds	r2, r3, #2
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	3b01      	subs	r3, #1
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007f1a:	e02d      	b.n	8007f78 <HAL_SPI_Transmit+0x2bc>
 8007f1c:	46002000 	.word	0x46002000
 8007f20:	40013000 	.word	0x40013000
 8007f24:	50013000 	.word	0x50013000
 8007f28:	40003800 	.word	0x40003800
 8007f2c:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f30:	f7fa fbfc 	bl	800272c <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	683a      	ldr	r2, [r7, #0]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d803      	bhi.n	8007f48 <HAL_SPI_Transmit+0x28c>
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f46:	d102      	bne.n	8007f4e <HAL_SPI_Transmit+0x292>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d114      	bne.n	8007f78 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 fae8 	bl	8008524 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e0b1      	b.n	80080dc <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d191      	bne.n	8007ea8 <HAL_SPI_Transmit+0x1ec>
 8007f84:	e084      	b.n	8008090 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	695b      	ldr	r3, [r3, #20]
 8007f8c:	f003 0302 	and.w	r3, r3, #2
 8007f90:	2b02      	cmp	r3, #2
 8007f92:	d152      	bne.n	800803a <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d918      	bls.n	8007fd2 <HAL_SPI_Transmit+0x316>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa4:	2b40      	cmp	r3, #64	@ 0x40
 8007fa6:	d914      	bls.n	8007fd2 <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6812      	ldr	r2, [r2, #0]
 8007fb2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fb8:	1d1a      	adds	r2, r3, #4
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	3b04      	subs	r3, #4
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007fd0:	e057      	b.n	8008082 <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d917      	bls.n	800800e <HAL_SPI_Transmit+0x352>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d013      	beq.n	800800e <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fea:	881a      	ldrh	r2, [r3, #0]
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ff4:	1c9a      	adds	r2, r3, #2
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008000:	b29b      	uxth	r3, r3
 8008002:	3b02      	subs	r3, #2
 8008004:	b29a      	uxth	r2, r3
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800800c:	e039      	b.n	8008082 <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3320      	adds	r3, #32
 8008018:	7812      	ldrb	r2, [r2, #0]
 800801a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008020:	1c5a      	adds	r2, r3, #1
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800802c:	b29b      	uxth	r3, r3
 800802e:	3b01      	subs	r3, #1
 8008030:	b29a      	uxth	r2, r3
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008038:	e023      	b.n	8008082 <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800803a:	f7fa fb77 	bl	800272c <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d803      	bhi.n	8008052 <HAL_SPI_Transmit+0x396>
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008050:	d102      	bne.n	8008058 <HAL_SPI_Transmit+0x39c>
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d114      	bne.n	8008082 <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f000 fa63 	bl	8008524 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008064:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e02c      	b.n	80080dc <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008088:	b29b      	uxth	r3, r3
 800808a:	2b00      	cmp	r3, #0
 800808c:	f47f af7b 	bne.w	8007f86 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	2200      	movs	r2, #0
 8008098:	2108      	movs	r1, #8
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f000 fae2 	bl	8008664 <SPI_WaitOnFlagUntilTimeout>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d007      	beq.n	80080b6 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080ac:	f043 0220 	orr.w	r2, r3, #32
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 fa34 	bl	8008524 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d001      	beq.n	80080da <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e000      	b.n	80080dc <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 80080da:	2300      	movs	r3, #0
  }
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3718      	adds	r7, #24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b08a      	sub	sp, #40	@ 0x28
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	691b      	ldr	r3, [r3, #16]
 80080f2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80080fc:	6a3a      	ldr	r2, [r7, #32]
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	4013      	ands	r3, r2
 8008102:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800810c:	2300      	movs	r3, #0
 800810e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008116:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	3330      	adds	r3, #48	@ 0x30
 800811e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008126:	2b00      	cmp	r3, #0
 8008128:	d010      	beq.n	800814c <HAL_SPI_IRQHandler+0x68>
 800812a:	6a3b      	ldr	r3, [r7, #32]
 800812c:	f003 0308 	and.w	r3, r3, #8
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00b      	beq.n	800814c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	699a      	ldr	r2, [r3, #24]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008142:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 f9c9 	bl	80084dc <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800814a:	e19a      	b.n	8008482 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008152:	2b00      	cmp	r3, #0
 8008154:	d113      	bne.n	800817e <HAL_SPI_IRQHandler+0x9a>
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	f003 0320 	and.w	r3, r3, #32
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10e      	bne.n	800817e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008166:	2b00      	cmp	r3, #0
 8008168:	d009      	beq.n	800817e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	4798      	blx	r3
    handled = 1UL;
 800817a:	2301      	movs	r3, #1
 800817c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10f      	bne.n	80081a8 <HAL_SPI_IRQHandler+0xc4>
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008198:	2b00      	cmp	r3, #0
 800819a:	d105      	bne.n	80081a8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	4798      	blx	r3
    handled = 1UL;
 80081a4:	2301      	movs	r3, #1
 80081a6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d10f      	bne.n	80081d2 <HAL_SPI_IRQHandler+0xee>
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00a      	beq.n	80081d2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d105      	bne.n	80081d2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	4798      	blx	r3
    handled = 1UL;
 80081ce:	2301      	movs	r3, #1
 80081d0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f040 814f 	bne.w	8008478 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	f003 0308 	and.w	r3, r3, #8
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f000 808b 	beq.w	80082fc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	699a      	ldr	r2, [r3, #24]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f042 0208 	orr.w	r2, r2, #8
 80081f4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	699a      	ldr	r2, [r3, #24]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 0210 	orr.w	r2, r2, #16
 8008204:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	699a      	ldr	r2, [r3, #24]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008214:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	691a      	ldr	r2, [r3, #16]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f022 0208 	bic.w	r2, r2, #8
 8008224:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008230:	2b00      	cmp	r3, #0
 8008232:	d13d      	bne.n	80082b0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008234:	e036      	b.n	80082a4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	2b0f      	cmp	r3, #15
 800823c:	d90b      	bls.n	8008256 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008246:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008248:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800824e:	1d1a      	adds	r2, r3, #4
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008254:	e01d      	b.n	8008292 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	2b07      	cmp	r3, #7
 800825c:	d90b      	bls.n	8008276 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	8812      	ldrh	r2, [r2, #0]
 8008266:	b292      	uxth	r2, r2
 8008268:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800826e:	1c9a      	adds	r2, r3, #2
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008274:	e00d      	b.n	8008292 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008282:	7812      	ldrb	r2, [r2, #0]
 8008284:	b2d2      	uxtb	r2, r2
 8008286:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008298:	b29b      	uxth	r3, r3
 800829a:	3b01      	subs	r3, #1
 800829c:	b29a      	uxth	r2, r3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1c2      	bne.n	8008236 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f937 	bl	8008524 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2201      	movs	r2, #1
 80082ba:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d003      	beq.n	80082d0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f8fd 	bl	80084c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80082ce:	e0d8      	b.n	8008482 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80082d0:	7cfb      	ldrb	r3, [r7, #19]
 80082d2:	2b05      	cmp	r3, #5
 80082d4:	d103      	bne.n	80082de <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f8ec 	bl	80084b4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80082dc:	e0ce      	b.n	800847c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80082de:	7cfb      	ldrb	r3, [r7, #19]
 80082e0:	2b04      	cmp	r3, #4
 80082e2:	d103      	bne.n	80082ec <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f8db 	bl	80084a0 <HAL_SPI_RxCpltCallback>
    return;
 80082ea:	e0c7      	b.n	800847c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80082ec:	7cfb      	ldrb	r3, [r7, #19]
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	f040 80c4 	bne.w	800847c <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f8c9 	bl	800848c <HAL_SPI_TxCpltCallback>
    return;
 80082fa:	e0bf      	b.n	800847c <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 80bd 	beq.w	8008482 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00f      	beq.n	8008332 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008318:	f043 0204 	orr.w	r2, r3, #4
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	699a      	ldr	r2, [r3, #24]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008330:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008338:	2b00      	cmp	r3, #0
 800833a:	d00f      	beq.n	800835c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008342:	f043 0201 	orr.w	r2, r3, #1
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	699a      	ldr	r2, [r3, #24]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800835a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00f      	beq.n	8008386 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800836c:	f043 0208 	orr.w	r2, r3, #8
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	699a      	ldr	r2, [r3, #24]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008384:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	f003 0320 	and.w	r3, r3, #32
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00f      	beq.n	80083b0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008396:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	699a      	ldr	r2, [r3, #24]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f042 0220 	orr.w	r2, r2, #32
 80083ae:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d062      	beq.n	8008480 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f022 0201 	bic.w	r2, r2, #1
 80083c8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6812      	ldr	r2, [r2, #0]
 80083d4:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 80083d8:	f023 0303 	bic.w	r3, r3, #3
 80083dc:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80083e4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80083e8:	d13e      	bne.n	8008468 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80083f8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008400:	2b00      	cmp	r3, #0
 8008402:	d015      	beq.n	8008430 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800840a:	4a1f      	ldr	r2, [pc, #124]	@ (8008488 <HAL_SPI_IRQHandler+0x3a4>)
 800840c:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008414:	4618      	mov	r0, r3
 8008416:	f7fa faf1 	bl	80029fc <HAL_DMA_Abort_IT>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d007      	beq.n	8008430 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008426:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008436:	2b00      	cmp	r3, #0
 8008438:	d022      	beq.n	8008480 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008440:	4a11      	ldr	r2, [pc, #68]	@ (8008488 <HAL_SPI_IRQHandler+0x3a4>)
 8008442:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800844a:	4618      	mov	r0, r3
 800844c:	f7fa fad6 	bl	80029fc <HAL_DMA_Abort_IT>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d014      	beq.n	8008480 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800845c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008466:	e00b      	b.n	8008480 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f829 	bl	80084c8 <HAL_SPI_ErrorCallback>
    return;
 8008476:	e003      	b.n	8008480 <HAL_SPI_IRQHandler+0x39c>
    return;
 8008478:	bf00      	nop
 800847a:	e002      	b.n	8008482 <HAL_SPI_IRQHandler+0x39e>
    return;
 800847c:	bf00      	nop
 800847e:	e000      	b.n	8008482 <HAL_SPI_IRQHandler+0x39e>
    return;
 8008480:	bf00      	nop
  }
}
 8008482:	3728      	adds	r7, #40	@ 0x28
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}
 8008488:	080084f1 	.word	0x080084f1

0800848c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008494:	bf00      	nop
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80084d0:	bf00      	nop
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80084e4:	bf00      	nop
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2201      	movs	r2, #1
 8008512:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f7ff ffd6 	bl	80084c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800851c:	bf00      	nop
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008524:	b480      	push	{r7}
 8008526:	b085      	sub	sp, #20
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	699a      	ldr	r2, [r3, #24]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f042 0208 	orr.w	r2, r2, #8
 8008542:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	699a      	ldr	r2, [r3, #24]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f042 0210 	orr.w	r2, r2, #16
 8008552:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f022 0201 	bic.w	r2, r2, #1
 8008562:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6812      	ldr	r2, [r2, #0]
 800856e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008572:	f023 0303 	bic.w	r3, r3, #3
 8008576:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008586:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b04      	cmp	r3, #4
 8008592:	d014      	beq.n	80085be <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0320 	and.w	r3, r3, #32
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00f      	beq.n	80085be <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	699a      	ldr	r2, [r3, #24]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f042 0220 	orr.w	r2, r2, #32
 80085bc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b03      	cmp	r3, #3
 80085c8:	d014      	beq.n	80085f4 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00f      	beq.n	80085f4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085da:	f043 0204 	orr.w	r2, r3, #4
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	699a      	ldr	r2, [r3, #24]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085f2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00f      	beq.n	800861e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008604:	f043 0201 	orr.w	r2, r3, #1
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	699a      	ldr	r2, [r3, #24]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800861c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00f      	beq.n	8008648 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800862e:	f043 0208 	orr.w	r2, r3, #8
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	699a      	ldr	r2, [r3, #24]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008646:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008658:	bf00      	nop
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	603b      	str	r3, [r7, #0]
 8008670:	4613      	mov	r3, r2
 8008672:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008674:	e010      	b.n	8008698 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008676:	f7fa f859 	bl	800272c <HAL_GetTick>
 800867a:	4602      	mov	r2, r0
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	1ad3      	subs	r3, r2, r3
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d803      	bhi.n	800868e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800868c:	d102      	bne.n	8008694 <SPI_WaitOnFlagUntilTimeout+0x30>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d101      	bne.n	8008698 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008694:	2303      	movs	r3, #3
 8008696:	e00f      	b.n	80086b8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	695a      	ldr	r2, [r3, #20]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	4013      	ands	r3, r2
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	bf0c      	ite	eq
 80086a8:	2301      	moveq	r3, #1
 80086aa:	2300      	movne	r3, #0
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	461a      	mov	r2, r3
 80086b0:	79fb      	ldrb	r3, [r7, #7]
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d0df      	beq.n	8008676 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3710      	adds	r7, #16
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086cc:	095b      	lsrs	r3, r3, #5
 80086ce:	3301      	adds	r3, #1
 80086d0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	3301      	adds	r3, #1
 80086d8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	3307      	adds	r3, #7
 80086de:	08db      	lsrs	r3, r3, #3
 80086e0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	fb02 f303 	mul.w	r3, r2, r3
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3714      	adds	r7, #20
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b083      	sub	sp, #12
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008706:	b2db      	uxtb	r3, r3
 8008708:	2b01      	cmp	r3, #1
 800870a:	d12e      	bne.n	800876a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008716:	2302      	movs	r3, #2
 8008718:	e028      	b.n	800876c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2202      	movs	r2, #2
 8008726:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0201 	bic.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008746:	ea42 0103 	orr.w	r1, r2, r3
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	689a      	ldr	r2, [r3, #8]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	430a      	orrs	r2, r1
 8008754:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008766:	2300      	movs	r3, #0
 8008768:	e000      	b.n	800876c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
  }
}
 800876c:	4618      	mov	r0, r3
 800876e:	370c      	adds	r7, #12
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d101      	bne.n	800878a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e049      	b.n	800881e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008790:	b2db      	uxtb	r3, r3
 8008792:	2b00      	cmp	r3, #0
 8008794:	d106      	bne.n	80087a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f841 	bl	8008826 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2202      	movs	r2, #2
 80087a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	3304      	adds	r3, #4
 80087b4:	4619      	mov	r1, r3
 80087b6:	4610      	mov	r0, r2
 80087b8:	f000 fa58 	bl	8008c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008826:	b480      	push	{r7}
 8008828:	b083      	sub	sp, #12
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800882e:	bf00      	nop
 8008830:	370c      	adds	r7, #12
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
	...

0800883c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800884a:	b2db      	uxtb	r3, r3
 800884c:	2b01      	cmp	r3, #1
 800884e:	d001      	beq.n	8008854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e072      	b.n	800893a <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2202      	movs	r2, #2
 8008858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f042 0201 	orr.w	r2, r2, #1
 800886a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a35      	ldr	r2, [pc, #212]	@ (8008948 <HAL_TIM_Base_Start_IT+0x10c>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d040      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a34      	ldr	r2, [pc, #208]	@ (800894c <HAL_TIM_Base_Start_IT+0x110>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d03b      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008888:	d036      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008892:	d031      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a2d      	ldr	r2, [pc, #180]	@ (8008950 <HAL_TIM_Base_Start_IT+0x114>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d02c      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a2c      	ldr	r2, [pc, #176]	@ (8008954 <HAL_TIM_Base_Start_IT+0x118>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d027      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a2a      	ldr	r2, [pc, #168]	@ (8008958 <HAL_TIM_Base_Start_IT+0x11c>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d022      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a29      	ldr	r2, [pc, #164]	@ (800895c <HAL_TIM_Base_Start_IT+0x120>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d01d      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a27      	ldr	r2, [pc, #156]	@ (8008960 <HAL_TIM_Base_Start_IT+0x124>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d018      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a26      	ldr	r2, [pc, #152]	@ (8008964 <HAL_TIM_Base_Start_IT+0x128>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d013      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a24      	ldr	r2, [pc, #144]	@ (8008968 <HAL_TIM_Base_Start_IT+0x12c>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d00e      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a23      	ldr	r2, [pc, #140]	@ (800896c <HAL_TIM_Base_Start_IT+0x130>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d009      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a21      	ldr	r2, [pc, #132]	@ (8008970 <HAL_TIM_Base_Start_IT+0x134>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d004      	beq.n	80088f8 <HAL_TIM_Base_Start_IT+0xbc>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a20      	ldr	r2, [pc, #128]	@ (8008974 <HAL_TIM_Base_Start_IT+0x138>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d115      	bne.n	8008924 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	689a      	ldr	r2, [r3, #8]
 80088fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008978 <HAL_TIM_Base_Start_IT+0x13c>)
 8008900:	4013      	ands	r3, r2
 8008902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2b06      	cmp	r3, #6
 8008908:	d015      	beq.n	8008936 <HAL_TIM_Base_Start_IT+0xfa>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008910:	d011      	beq.n	8008936 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f042 0201 	orr.w	r2, r2, #1
 8008920:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008922:	e008      	b.n	8008936 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f042 0201 	orr.w	r2, r2, #1
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	e000      	b.n	8008938 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008936:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	3714      	adds	r7, #20
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	40012c00 	.word	0x40012c00
 800894c:	50012c00 	.word	0x50012c00
 8008950:	40000400 	.word	0x40000400
 8008954:	50000400 	.word	0x50000400
 8008958:	40000800 	.word	0x40000800
 800895c:	50000800 	.word	0x50000800
 8008960:	40000c00 	.word	0x40000c00
 8008964:	50000c00 	.word	0x50000c00
 8008968:	40013400 	.word	0x40013400
 800896c:	50013400 	.word	0x50013400
 8008970:	40014000 	.word	0x40014000
 8008974:	50014000 	.word	0x50014000
 8008978:	00010007 	.word	0x00010007

0800897c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68db      	ldr	r3, [r3, #12]
 800898a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	f003 0302 	and.w	r3, r3, #2
 800899a:	2b00      	cmp	r3, #0
 800899c:	d020      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f003 0302 	and.w	r3, r3, #2
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d01b      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f06f 0202 	mvn.w	r2, #2
 80089b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	699b      	ldr	r3, [r3, #24]
 80089be:	f003 0303 	and.w	r3, r3, #3
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d003      	beq.n	80089ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 f931 	bl	8008c2e <HAL_TIM_IC_CaptureCallback>
 80089cc:	e005      	b.n	80089da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 f923 	bl	8008c1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 f934 	bl	8008c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f003 0304 	and.w	r3, r3, #4
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d020      	beq.n	8008a2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f003 0304 	and.w	r3, r3, #4
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d01b      	beq.n	8008a2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f06f 0204 	mvn.w	r2, #4
 80089fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2202      	movs	r2, #2
 8008a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d003      	beq.n	8008a1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f90b 	bl	8008c2e <HAL_TIM_IC_CaptureCallback>
 8008a18:	e005      	b.n	8008a26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 f8fd 	bl	8008c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 f90e 	bl	8008c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f003 0308 	and.w	r3, r3, #8
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d020      	beq.n	8008a78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f003 0308 	and.w	r3, r3, #8
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d01b      	beq.n	8008a78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f06f 0208 	mvn.w	r2, #8
 8008a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2204      	movs	r2, #4
 8008a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	f003 0303 	and.w	r3, r3, #3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d003      	beq.n	8008a66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 f8e5 	bl	8008c2e <HAL_TIM_IC_CaptureCallback>
 8008a64:	e005      	b.n	8008a72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f8d7 	bl	8008c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f8e8 	bl	8008c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	f003 0310 	and.w	r3, r3, #16
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d020      	beq.n	8008ac4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f003 0310 	and.w	r3, r3, #16
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d01b      	beq.n	8008ac4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f06f 0210 	mvn.w	r2, #16
 8008a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2208      	movs	r2, #8
 8008a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	69db      	ldr	r3, [r3, #28]
 8008aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d003      	beq.n	8008ab2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 f8bf 	bl	8008c2e <HAL_TIM_IC_CaptureCallback>
 8008ab0:	e005      	b.n	8008abe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f8b1 	bl	8008c1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f8c2 	bl	8008c42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00c      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f003 0301 	and.w	r3, r3, #1
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d007      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f06f 0201 	mvn.w	r2, #1
 8008ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7f8 fdb0 	bl	8001648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d104      	bne.n	8008afc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00c      	beq.n	8008b16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d007      	beq.n	8008b16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f9b5 	bl	8008e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00c      	beq.n	8008b3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d007      	beq.n	8008b3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f9ad 	bl	8008e94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00c      	beq.n	8008b5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d007      	beq.n	8008b5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 f87c 	bl	8008c56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	f003 0320 	and.w	r3, r3, #32
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00c      	beq.n	8008b82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f003 0320 	and.w	r3, r3, #32
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d007      	beq.n	8008b82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f06f 0220 	mvn.w	r2, #32
 8008b7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f975 	bl	8008e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d00c      	beq.n	8008ba6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d007      	beq.n	8008ba6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f981 	bl	8008ea8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00c      	beq.n	8008bca <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d007      	beq.n	8008bca <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f979 	bl	8008ebc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00c      	beq.n	8008bee <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d007      	beq.n	8008bee <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f971 	bl	8008ed0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d00c      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d007      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 f969 	bl	8008ee4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c12:	bf00      	nop
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b083      	sub	sp, #12
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c36:	bf00      	nop
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c42:	b480      	push	{r7}
 8008c44:	b083      	sub	sp, #12
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c4a:	bf00      	nop
 8008c4c:	370c      	adds	r7, #12
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b083      	sub	sp, #12
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c5e:	bf00      	nop
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
	...

08008c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a6b      	ldr	r2, [pc, #428]	@ (8008e2c <TIM_Base_SetConfig+0x1c0>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d02b      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a6a      	ldr	r2, [pc, #424]	@ (8008e30 <TIM_Base_SetConfig+0x1c4>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d027      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c92:	d023      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c9a:	d01f      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a65      	ldr	r2, [pc, #404]	@ (8008e34 <TIM_Base_SetConfig+0x1c8>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d01b      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a64      	ldr	r2, [pc, #400]	@ (8008e38 <TIM_Base_SetConfig+0x1cc>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d017      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a63      	ldr	r2, [pc, #396]	@ (8008e3c <TIM_Base_SetConfig+0x1d0>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d013      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a62      	ldr	r2, [pc, #392]	@ (8008e40 <TIM_Base_SetConfig+0x1d4>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d00f      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	4a61      	ldr	r2, [pc, #388]	@ (8008e44 <TIM_Base_SetConfig+0x1d8>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d00b      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4a60      	ldr	r2, [pc, #384]	@ (8008e48 <TIM_Base_SetConfig+0x1dc>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d007      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	4a5f      	ldr	r2, [pc, #380]	@ (8008e4c <TIM_Base_SetConfig+0x1e0>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d003      	beq.n	8008cdc <TIM_Base_SetConfig+0x70>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4a5e      	ldr	r2, [pc, #376]	@ (8008e50 <TIM_Base_SetConfig+0x1e4>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d108      	bne.n	8008cee <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a4e      	ldr	r2, [pc, #312]	@ (8008e2c <TIM_Base_SetConfig+0x1c0>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d043      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a4d      	ldr	r2, [pc, #308]	@ (8008e30 <TIM_Base_SetConfig+0x1c4>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d03f      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d04:	d03b      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d0c:	d037      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a48      	ldr	r2, [pc, #288]	@ (8008e34 <TIM_Base_SetConfig+0x1c8>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d033      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a47      	ldr	r2, [pc, #284]	@ (8008e38 <TIM_Base_SetConfig+0x1cc>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d02f      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a46      	ldr	r2, [pc, #280]	@ (8008e3c <TIM_Base_SetConfig+0x1d0>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d02b      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a45      	ldr	r2, [pc, #276]	@ (8008e40 <TIM_Base_SetConfig+0x1d4>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d027      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a44      	ldr	r2, [pc, #272]	@ (8008e44 <TIM_Base_SetConfig+0x1d8>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d023      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a43      	ldr	r2, [pc, #268]	@ (8008e48 <TIM_Base_SetConfig+0x1dc>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d01f      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a42      	ldr	r2, [pc, #264]	@ (8008e4c <TIM_Base_SetConfig+0x1e0>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d01b      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a41      	ldr	r2, [pc, #260]	@ (8008e50 <TIM_Base_SetConfig+0x1e4>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d017      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a40      	ldr	r2, [pc, #256]	@ (8008e54 <TIM_Base_SetConfig+0x1e8>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d013      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4a3f      	ldr	r2, [pc, #252]	@ (8008e58 <TIM_Base_SetConfig+0x1ec>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d00f      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4a3e      	ldr	r2, [pc, #248]	@ (8008e5c <TIM_Base_SetConfig+0x1f0>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d00b      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4a3d      	ldr	r2, [pc, #244]	@ (8008e60 <TIM_Base_SetConfig+0x1f4>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d007      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a3c      	ldr	r2, [pc, #240]	@ (8008e64 <TIM_Base_SetConfig+0x1f8>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d003      	beq.n	8008d7e <TIM_Base_SetConfig+0x112>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4a3b      	ldr	r2, [pc, #236]	@ (8008e68 <TIM_Base_SetConfig+0x1fc>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d108      	bne.n	8008d90 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	689a      	ldr	r2, [r3, #8]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a1e      	ldr	r2, [pc, #120]	@ (8008e2c <TIM_Base_SetConfig+0x1c0>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d023      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e30 <TIM_Base_SetConfig+0x1c4>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d01f      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a22      	ldr	r2, [pc, #136]	@ (8008e4c <TIM_Base_SetConfig+0x1e0>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d01b      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a21      	ldr	r2, [pc, #132]	@ (8008e50 <TIM_Base_SetConfig+0x1e4>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d017      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a20      	ldr	r2, [pc, #128]	@ (8008e54 <TIM_Base_SetConfig+0x1e8>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d013      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8008e58 <TIM_Base_SetConfig+0x1ec>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d00f      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a1e      	ldr	r2, [pc, #120]	@ (8008e5c <TIM_Base_SetConfig+0x1f0>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d00b      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e60 <TIM_Base_SetConfig+0x1f4>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d007      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a1c      	ldr	r2, [pc, #112]	@ (8008e64 <TIM_Base_SetConfig+0x1f8>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d003      	beq.n	8008dfe <TIM_Base_SetConfig+0x192>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a1b      	ldr	r2, [pc, #108]	@ (8008e68 <TIM_Base_SetConfig+0x1fc>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d103      	bne.n	8008e06 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	691a      	ldr	r2, [r3, #16]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f043 0204 	orr.w	r2, r3, #4
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	601a      	str	r2, [r3, #0]
}
 8008e1e:	bf00      	nop
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	40012c00 	.word	0x40012c00
 8008e30:	50012c00 	.word	0x50012c00
 8008e34:	40000400 	.word	0x40000400
 8008e38:	50000400 	.word	0x50000400
 8008e3c:	40000800 	.word	0x40000800
 8008e40:	50000800 	.word	0x50000800
 8008e44:	40000c00 	.word	0x40000c00
 8008e48:	50000c00 	.word	0x50000c00
 8008e4c:	40013400 	.word	0x40013400
 8008e50:	50013400 	.word	0x50013400
 8008e54:	40014000 	.word	0x40014000
 8008e58:	50014000 	.word	0x50014000
 8008e5c:	40014400 	.word	0x40014400
 8008e60:	50014400 	.word	0x50014400
 8008e64:	40014800 	.word	0x40014800
 8008e68:	50014800 	.word	0x50014800

08008e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d101      	bne.n	8008f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e042      	b.n	8008f90 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d106      	bne.n	8008f22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f83b 	bl	8008f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2224      	movs	r2, #36	@ 0x24
 8008f26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0201 	bic.w	r2, r2, #1
 8008f38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d002      	beq.n	8008f48 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 fa72 	bl	800942c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f8cd 	bl	80090e8 <UART_SetConfig>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d101      	bne.n	8008f58 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e01b      	b.n	8008f90 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f042 0201 	orr.w	r2, r2, #1
 8008f86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 faf1 	bl	8009570 <UART_CheckIdleState>
 8008f8e:	4603      	mov	r3, r0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08a      	sub	sp, #40	@ 0x28
 8008fb0:	af02      	add	r7, sp, #8
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	603b      	str	r3, [r7, #0]
 8008fb8:	4613      	mov	r3, r2
 8008fba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fc2:	2b20      	cmp	r3, #32
 8008fc4:	f040 808b 	bne.w	80090de <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d002      	beq.n	8008fd4 <HAL_UART_Transmit+0x28>
 8008fce:	88fb      	ldrh	r3, [r7, #6]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d101      	bne.n	8008fd8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	e083      	b.n	80090e0 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fe2:	2b80      	cmp	r3, #128	@ 0x80
 8008fe4:	d107      	bne.n	8008ff6 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ff4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2221      	movs	r2, #33	@ 0x21
 8009002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009006:	f7f9 fb91 	bl	800272c <HAL_GetTick>
 800900a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	88fa      	ldrh	r2, [r7, #6]
 8009010:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	88fa      	ldrh	r2, [r7, #6]
 8009018:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009024:	d108      	bne.n	8009038 <HAL_UART_Transmit+0x8c>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d104      	bne.n	8009038 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800902e:	2300      	movs	r3, #0
 8009030:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	61bb      	str	r3, [r7, #24]
 8009036:	e003      	b.n	8009040 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800903c:	2300      	movs	r3, #0
 800903e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009040:	e030      	b.n	80090a4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	2200      	movs	r2, #0
 800904a:	2180      	movs	r1, #128	@ 0x80
 800904c:	68f8      	ldr	r0, [r7, #12]
 800904e:	f000 fb39 	bl	80096c4 <UART_WaitOnFlagUntilTimeout>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d005      	beq.n	8009064 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2220      	movs	r2, #32
 800905c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e03d      	b.n	80090e0 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009064:	69fb      	ldr	r3, [r7, #28]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10b      	bne.n	8009082 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	881b      	ldrh	r3, [r3, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009078:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	3302      	adds	r3, #2
 800907e:	61bb      	str	r3, [r7, #24]
 8009080:	e007      	b.n	8009092 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	781a      	ldrb	r2, [r3, #0]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	3301      	adds	r3, #1
 8009090:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009098:	b29b      	uxth	r3, r3
 800909a:	3b01      	subs	r3, #1
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d1c8      	bne.n	8009042 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	9300      	str	r3, [sp, #0]
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	2200      	movs	r2, #0
 80090b8:	2140      	movs	r1, #64	@ 0x40
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 fb02 	bl	80096c4 <UART_WaitOnFlagUntilTimeout>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d005      	beq.n	80090d2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2220      	movs	r2, #32
 80090ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80090ce:	2303      	movs	r3, #3
 80090d0:	e006      	b.n	80090e0 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2220      	movs	r2, #32
 80090d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80090da:	2300      	movs	r3, #0
 80090dc:	e000      	b.n	80090e0 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80090de:	2302      	movs	r3, #2
  }
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3720      	adds	r7, #32
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090ec:	b094      	sub	sp, #80	@ 0x50
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80090f2:	2300      	movs	r3, #0
 80090f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80090f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	4b7e      	ldr	r3, [pc, #504]	@ (80092f8 <UART_SetConfig+0x210>)
 80090fe:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	431a      	orrs	r2, r3
 800910a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910c:	695b      	ldr	r3, [r3, #20]
 800910e:	431a      	orrs	r2, r3
 8009110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009112:	69db      	ldr	r3, [r3, #28]
 8009114:	4313      	orrs	r3, r2
 8009116:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4977      	ldr	r1, [pc, #476]	@ (80092fc <UART_SetConfig+0x214>)
 8009120:	4019      	ands	r1, r3
 8009122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009128:	430b      	orrs	r3, r1
 800912a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800912c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009138:	68d9      	ldr	r1, [r3, #12]
 800913a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	ea40 0301 	orr.w	r3, r0, r1
 8009142:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800914a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800914c:	681a      	ldr	r2, [r3, #0]
 800914e:	4b6a      	ldr	r3, [pc, #424]	@ (80092f8 <UART_SetConfig+0x210>)
 8009150:	429a      	cmp	r2, r3
 8009152:	d009      	beq.n	8009168 <UART_SetConfig+0x80>
 8009154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	4b69      	ldr	r3, [pc, #420]	@ (8009300 <UART_SetConfig+0x218>)
 800915a:	429a      	cmp	r2, r3
 800915c:	d004      	beq.n	8009168 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800915e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009160:	6a1a      	ldr	r2, [r3, #32]
 8009162:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009164:	4313      	orrs	r3, r2
 8009166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009172:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800917c:	430b      	orrs	r3, r1
 800917e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009186:	f023 000f 	bic.w	r0, r3, #15
 800918a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800918c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800918e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	ea40 0301 	orr.w	r3, r0, r1
 8009196:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	4b59      	ldr	r3, [pc, #356]	@ (8009304 <UART_SetConfig+0x21c>)
 800919e:	429a      	cmp	r2, r3
 80091a0:	d102      	bne.n	80091a8 <UART_SetConfig+0xc0>
 80091a2:	2301      	movs	r3, #1
 80091a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091a6:	e029      	b.n	80091fc <UART_SetConfig+0x114>
 80091a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	4b56      	ldr	r3, [pc, #344]	@ (8009308 <UART_SetConfig+0x220>)
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d102      	bne.n	80091b8 <UART_SetConfig+0xd0>
 80091b2:	2302      	movs	r3, #2
 80091b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091b6:	e021      	b.n	80091fc <UART_SetConfig+0x114>
 80091b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	4b53      	ldr	r3, [pc, #332]	@ (800930c <UART_SetConfig+0x224>)
 80091be:	429a      	cmp	r2, r3
 80091c0:	d102      	bne.n	80091c8 <UART_SetConfig+0xe0>
 80091c2:	2304      	movs	r3, #4
 80091c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091c6:	e019      	b.n	80091fc <UART_SetConfig+0x114>
 80091c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	4b50      	ldr	r3, [pc, #320]	@ (8009310 <UART_SetConfig+0x228>)
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d102      	bne.n	80091d8 <UART_SetConfig+0xf0>
 80091d2:	2308      	movs	r3, #8
 80091d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091d6:	e011      	b.n	80091fc <UART_SetConfig+0x114>
 80091d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	4b4d      	ldr	r3, [pc, #308]	@ (8009314 <UART_SetConfig+0x22c>)
 80091de:	429a      	cmp	r2, r3
 80091e0:	d102      	bne.n	80091e8 <UART_SetConfig+0x100>
 80091e2:	2310      	movs	r3, #16
 80091e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091e6:	e009      	b.n	80091fc <UART_SetConfig+0x114>
 80091e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	4b42      	ldr	r3, [pc, #264]	@ (80092f8 <UART_SetConfig+0x210>)
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d102      	bne.n	80091f8 <UART_SetConfig+0x110>
 80091f2:	2320      	movs	r3, #32
 80091f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091f6:	e001      	b.n	80091fc <UART_SetConfig+0x114>
 80091f8:	2300      	movs	r3, #0
 80091fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	4b3d      	ldr	r3, [pc, #244]	@ (80092f8 <UART_SetConfig+0x210>)
 8009202:	429a      	cmp	r2, r3
 8009204:	d005      	beq.n	8009212 <UART_SetConfig+0x12a>
 8009206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	4b3d      	ldr	r3, [pc, #244]	@ (8009300 <UART_SetConfig+0x218>)
 800920c:	429a      	cmp	r2, r3
 800920e:	f040 8085 	bne.w	800931c <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009214:	2200      	movs	r2, #0
 8009216:	623b      	str	r3, [r7, #32]
 8009218:	627a      	str	r2, [r7, #36]	@ 0x24
 800921a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800921e:	f7fd f951 	bl	80064c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009222:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009226:	2b00      	cmp	r3, #0
 8009228:	f000 80e8 	beq.w	80093fc <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800922c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009230:	4a39      	ldr	r2, [pc, #228]	@ (8009318 <UART_SetConfig+0x230>)
 8009232:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009236:	461a      	mov	r2, r3
 8009238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800923a:	fbb3 f3f2 	udiv	r3, r3, r2
 800923e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009242:	685a      	ldr	r2, [r3, #4]
 8009244:	4613      	mov	r3, r2
 8009246:	005b      	lsls	r3, r3, #1
 8009248:	4413      	add	r3, r2
 800924a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800924c:	429a      	cmp	r2, r3
 800924e:	d305      	bcc.n	800925c <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009256:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009258:	429a      	cmp	r2, r3
 800925a:	d903      	bls.n	8009264 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009262:	e048      	b.n	80092f6 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009266:	2200      	movs	r2, #0
 8009268:	61bb      	str	r3, [r7, #24]
 800926a:	61fa      	str	r2, [r7, #28]
 800926c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800926e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009270:	4a29      	ldr	r2, [pc, #164]	@ (8009318 <UART_SetConfig+0x230>)
 8009272:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009276:	b29b      	uxth	r3, r3
 8009278:	2200      	movs	r2, #0
 800927a:	613b      	str	r3, [r7, #16]
 800927c:	617a      	str	r2, [r7, #20]
 800927e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009282:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009286:	f7f7 fc93 	bl	8000bb0 <__aeabi_uldivmod>
 800928a:	4602      	mov	r2, r0
 800928c:	460b      	mov	r3, r1
 800928e:	4610      	mov	r0, r2
 8009290:	4619      	mov	r1, r3
 8009292:	f04f 0200 	mov.w	r2, #0
 8009296:	f04f 0300 	mov.w	r3, #0
 800929a:	020b      	lsls	r3, r1, #8
 800929c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80092a0:	0202      	lsls	r2, r0, #8
 80092a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092a4:	6849      	ldr	r1, [r1, #4]
 80092a6:	0849      	lsrs	r1, r1, #1
 80092a8:	2000      	movs	r0, #0
 80092aa:	460c      	mov	r4, r1
 80092ac:	4605      	mov	r5, r0
 80092ae:	eb12 0804 	adds.w	r8, r2, r4
 80092b2:	eb43 0905 	adc.w	r9, r3, r5
 80092b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	60bb      	str	r3, [r7, #8]
 80092be:	60fa      	str	r2, [r7, #12]
 80092c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80092c4:	4640      	mov	r0, r8
 80092c6:	4649      	mov	r1, r9
 80092c8:	f7f7 fc72 	bl	8000bb0 <__aeabi_uldivmod>
 80092cc:	4602      	mov	r2, r0
 80092ce:	460b      	mov	r3, r1
 80092d0:	4613      	mov	r3, r2
 80092d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80092d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092da:	d308      	bcc.n	80092ee <UART_SetConfig+0x206>
 80092dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092e2:	d204      	bcs.n	80092ee <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80092e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092ea:	60da      	str	r2, [r3, #12]
 80092ec:	e003      	b.n	80092f6 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80092f4:	e082      	b.n	80093fc <UART_SetConfig+0x314>
 80092f6:	e081      	b.n	80093fc <UART_SetConfig+0x314>
 80092f8:	46002400 	.word	0x46002400
 80092fc:	cfff69f3 	.word	0xcfff69f3
 8009300:	56002400 	.word	0x56002400
 8009304:	40013800 	.word	0x40013800
 8009308:	40004400 	.word	0x40004400
 800930c:	40004800 	.word	0x40004800
 8009310:	40004c00 	.word	0x40004c00
 8009314:	40005000 	.word	0x40005000
 8009318:	0800d118 	.word	0x0800d118
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800931c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009324:	d13c      	bne.n	80093a0 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009328:	2200      	movs	r2, #0
 800932a:	603b      	str	r3, [r7, #0]
 800932c:	607a      	str	r2, [r7, #4]
 800932e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009332:	f7fd f8c7 	bl	80064c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009336:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800933a:	2b00      	cmp	r3, #0
 800933c:	d05e      	beq.n	80093fc <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800933e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009342:	4a39      	ldr	r2, [pc, #228]	@ (8009428 <UART_SetConfig+0x340>)
 8009344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009348:	461a      	mov	r2, r3
 800934a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800934c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009350:	005a      	lsls	r2, r3, #1
 8009352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	085b      	lsrs	r3, r3, #1
 8009358:	441a      	add	r2, r3
 800935a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009362:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009366:	2b0f      	cmp	r3, #15
 8009368:	d916      	bls.n	8009398 <UART_SetConfig+0x2b0>
 800936a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800936c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009370:	d212      	bcs.n	8009398 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009374:	b29b      	uxth	r3, r3
 8009376:	f023 030f 	bic.w	r3, r3, #15
 800937a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800937c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937e:	085b      	lsrs	r3, r3, #1
 8009380:	b29b      	uxth	r3, r3
 8009382:	f003 0307 	and.w	r3, r3, #7
 8009386:	b29a      	uxth	r2, r3
 8009388:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800938a:	4313      	orrs	r3, r2
 800938c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800938e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009394:	60da      	str	r2, [r3, #12]
 8009396:	e031      	b.n	80093fc <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800939e:	e02d      	b.n	80093fc <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80093a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093a2:	2200      	movs	r2, #0
 80093a4:	469a      	mov	sl, r3
 80093a6:	4693      	mov	fp, r2
 80093a8:	4650      	mov	r0, sl
 80093aa:	4659      	mov	r1, fp
 80093ac:	f7fd f88a 	bl	80064c4 <HAL_RCCEx_GetPeriphCLKFreq>
 80093b0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80093b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d021      	beq.n	80093fc <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093bc:	4a1a      	ldr	r2, [pc, #104]	@ (8009428 <UART_SetConfig+0x340>)
 80093be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093c2:	461a      	mov	r2, r3
 80093c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80093ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	085b      	lsrs	r3, r3, #1
 80093d0:	441a      	add	r2, r3
 80093d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80093da:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093de:	2b0f      	cmp	r3, #15
 80093e0:	d909      	bls.n	80093f6 <UART_SetConfig+0x30e>
 80093e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093e8:	d205      	bcs.n	80093f6 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	60da      	str	r2, [r3, #12]
 80093f4:	e002      	b.n	80093fc <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80093fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093fe:	2201      	movs	r2, #1
 8009400:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009406:	2201      	movs	r2, #1
 8009408:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800940c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940e:	2200      	movs	r2, #0
 8009410:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009414:	2200      	movs	r2, #0
 8009416:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009418:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800941c:	4618      	mov	r0, r3
 800941e:	3750      	adds	r7, #80	@ 0x50
 8009420:	46bd      	mov	sp, r7
 8009422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009426:	bf00      	nop
 8009428:	0800d118 	.word	0x0800d118

0800942c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009438:	f003 0308 	and.w	r3, r3, #8
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00a      	beq.n	8009456 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	430a      	orrs	r2, r1
 8009454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800945a:	f003 0301 	and.w	r3, r3, #1
 800945e:	2b00      	cmp	r3, #0
 8009460:	d00a      	beq.n	8009478 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	430a      	orrs	r2, r1
 8009476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800947c:	f003 0302 	and.w	r3, r3, #2
 8009480:	2b00      	cmp	r3, #0
 8009482:	d00a      	beq.n	800949a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	430a      	orrs	r2, r1
 8009498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800949e:	f003 0304 	and.w	r3, r3, #4
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d00a      	beq.n	80094bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	430a      	orrs	r2, r1
 80094ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c0:	f003 0310 	and.w	r3, r3, #16
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00a      	beq.n	80094de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	430a      	orrs	r2, r1
 80094dc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e2:	f003 0320 	and.w	r3, r3, #32
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00a      	beq.n	8009500 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	430a      	orrs	r2, r1
 80094fe:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009508:	2b00      	cmp	r3, #0
 800950a:	d01a      	beq.n	8009542 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	430a      	orrs	r2, r1
 8009520:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009526:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800952a:	d10a      	bne.n	8009542 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	430a      	orrs	r2, r1
 8009540:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00a      	beq.n	8009564 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	430a      	orrs	r2, r1
 8009562:	605a      	str	r2, [r3, #4]
  }
}
 8009564:	bf00      	nop
 8009566:	370c      	adds	r7, #12
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b098      	sub	sp, #96	@ 0x60
 8009574:	af02      	add	r7, sp, #8
 8009576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2200      	movs	r2, #0
 800957c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009580:	f7f9 f8d4 	bl	800272c <HAL_GetTick>
 8009584:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 0308 	and.w	r3, r3, #8
 8009590:	2b08      	cmp	r3, #8
 8009592:	d12f      	bne.n	80095f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009594:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009598:	9300      	str	r3, [sp, #0]
 800959a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800959c:	2200      	movs	r2, #0
 800959e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 f88e 	bl	80096c4 <UART_WaitOnFlagUntilTimeout>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d022      	beq.n	80095f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b6:	e853 3f00 	ldrex	r3, [r3]
 80095ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	461a      	mov	r2, r3
 80095ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095d4:	e841 2300 	strex	r3, r2, [r1]
 80095d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d1e6      	bne.n	80095ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2200      	movs	r2, #0
 80095ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095f0:	2303      	movs	r3, #3
 80095f2:	e063      	b.n	80096bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f003 0304 	and.w	r3, r3, #4
 80095fe:	2b04      	cmp	r3, #4
 8009600:	d149      	bne.n	8009696 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009602:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800960a:	2200      	movs	r2, #0
 800960c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f857 	bl	80096c4 <UART_WaitOnFlagUntilTimeout>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d03c      	beq.n	8009696 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009624:	e853 3f00 	ldrex	r3, [r3]
 8009628:	623b      	str	r3, [r7, #32]
   return(result);
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	461a      	mov	r2, r3
 8009638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800963a:	633b      	str	r3, [r7, #48]	@ 0x30
 800963c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009642:	e841 2300 	strex	r3, r2, [r1]
 8009646:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1e6      	bne.n	800961c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	60fb      	str	r3, [r7, #12]
   return(result);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f023 0301 	bic.w	r3, r3, #1
 8009664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3308      	adds	r3, #8
 800966c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800966e:	61fa      	str	r2, [r7, #28]
 8009670:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	69b9      	ldr	r1, [r7, #24]
 8009674:	69fa      	ldr	r2, [r7, #28]
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	617b      	str	r3, [r7, #20]
   return(result);
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e5      	bne.n	800964e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2220      	movs	r2, #32
 8009686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e012      	b.n	80096bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2220      	movs	r2, #32
 800969a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2220      	movs	r2, #32
 80096a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2200      	movs	r2, #0
 80096b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3758      	adds	r7, #88	@ 0x58
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	603b      	str	r3, [r7, #0]
 80096d0:	4613      	mov	r3, r2
 80096d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096d4:	e04f      	b.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096dc:	d04b      	beq.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096de:	f7f9 f825 	bl	800272c <HAL_GetTick>
 80096e2:	4602      	mov	r2, r0
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	69ba      	ldr	r2, [r7, #24]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d302      	bcc.n	80096f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d101      	bne.n	80096f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096f4:	2303      	movs	r3, #3
 80096f6:	e04e      	b.n	8009796 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f003 0304 	and.w	r3, r3, #4
 8009702:	2b00      	cmp	r3, #0
 8009704:	d037      	beq.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	2b80      	cmp	r3, #128	@ 0x80
 800970a:	d034      	beq.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	2b40      	cmp	r3, #64	@ 0x40
 8009710:	d031      	beq.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	69db      	ldr	r3, [r3, #28]
 8009718:	f003 0308 	and.w	r3, r3, #8
 800971c:	2b08      	cmp	r3, #8
 800971e:	d110      	bne.n	8009742 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2208      	movs	r2, #8
 8009726:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f000 f838 	bl	800979e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2208      	movs	r2, #8
 8009732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	e029      	b.n	8009796 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800974c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009750:	d111      	bne.n	8009776 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800975a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f000 f81e 	bl	800979e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2220      	movs	r2, #32
 8009766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009772:	2303      	movs	r3, #3
 8009774:	e00f      	b.n	8009796 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	69da      	ldr	r2, [r3, #28]
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	4013      	ands	r3, r2
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	429a      	cmp	r2, r3
 8009784:	bf0c      	ite	eq
 8009786:	2301      	moveq	r3, #1
 8009788:	2300      	movne	r3, #0
 800978a:	b2db      	uxtb	r3, r3
 800978c:	461a      	mov	r2, r3
 800978e:	79fb      	ldrb	r3, [r7, #7]
 8009790:	429a      	cmp	r2, r3
 8009792:	d0a0      	beq.n	80096d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009794:	2300      	movs	r3, #0
}
 8009796:	4618      	mov	r0, r3
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800979e:	b480      	push	{r7}
 80097a0:	b095      	sub	sp, #84	@ 0x54
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ae:	e853 3f00 	ldrex	r3, [r3]
 80097b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	461a      	mov	r2, r3
 80097c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80097c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097cc:	e841 2300 	strex	r3, r2, [r1]
 80097d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e6      	bne.n	80097a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	3308      	adds	r3, #8
 80097de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	e853 3f00 	ldrex	r3, [r3]
 80097e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097ee:	f023 0301 	bic.w	r3, r3, #1
 80097f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	3308      	adds	r3, #8
 80097fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009800:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009802:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009804:	e841 2300 	strex	r3, r2, [r1]
 8009808:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800980a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980c:	2b00      	cmp	r3, #0
 800980e:	d1e3      	bne.n	80097d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009814:	2b01      	cmp	r3, #1
 8009816:	d118      	bne.n	800984a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	e853 3f00 	ldrex	r3, [r3]
 8009824:	60bb      	str	r3, [r7, #8]
   return(result);
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f023 0310 	bic.w	r3, r3, #16
 800982c:	647b      	str	r3, [r7, #68]	@ 0x44
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	461a      	mov	r2, r3
 8009834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009836:	61bb      	str	r3, [r7, #24]
 8009838:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983a:	6979      	ldr	r1, [r7, #20]
 800983c:	69ba      	ldr	r2, [r7, #24]
 800983e:	e841 2300 	strex	r3, r2, [r1]
 8009842:	613b      	str	r3, [r7, #16]
   return(result);
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1e6      	bne.n	8009818 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2220      	movs	r2, #32
 800984e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800985e:	bf00      	nop
 8009860:	3754      	adds	r7, #84	@ 0x54
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr

0800986a <__cvt>:
 800986a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800986e:	ec57 6b10 	vmov	r6, r7, d0
 8009872:	2f00      	cmp	r7, #0
 8009874:	460c      	mov	r4, r1
 8009876:	4619      	mov	r1, r3
 8009878:	463b      	mov	r3, r7
 800987a:	bfb4      	ite	lt
 800987c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009880:	2300      	movge	r3, #0
 8009882:	4691      	mov	r9, r2
 8009884:	bfbf      	itttt	lt
 8009886:	4632      	movlt	r2, r6
 8009888:	461f      	movlt	r7, r3
 800988a:	232d      	movlt	r3, #45	@ 0x2d
 800988c:	4616      	movlt	r6, r2
 800988e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009892:	700b      	strb	r3, [r1, #0]
 8009894:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009896:	f023 0820 	bic.w	r8, r3, #32
 800989a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800989e:	d005      	beq.n	80098ac <__cvt+0x42>
 80098a0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80098a4:	d100      	bne.n	80098a8 <__cvt+0x3e>
 80098a6:	3401      	adds	r4, #1
 80098a8:	2102      	movs	r1, #2
 80098aa:	e000      	b.n	80098ae <__cvt+0x44>
 80098ac:	2103      	movs	r1, #3
 80098ae:	ab03      	add	r3, sp, #12
 80098b0:	4622      	mov	r2, r4
 80098b2:	9301      	str	r3, [sp, #4]
 80098b4:	ab02      	add	r3, sp, #8
 80098b6:	ec47 6b10 	vmov	d0, r6, r7
 80098ba:	9300      	str	r3, [sp, #0]
 80098bc:	4653      	mov	r3, sl
 80098be:	f000 fdfb 	bl	800a4b8 <_dtoa_r>
 80098c2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80098c6:	4605      	mov	r5, r0
 80098c8:	d119      	bne.n	80098fe <__cvt+0x94>
 80098ca:	f019 0f01 	tst.w	r9, #1
 80098ce:	d00e      	beq.n	80098ee <__cvt+0x84>
 80098d0:	eb00 0904 	add.w	r9, r0, r4
 80098d4:	2200      	movs	r2, #0
 80098d6:	2300      	movs	r3, #0
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f7 f8f8 	bl	8000ad0 <__aeabi_dcmpeq>
 80098e0:	b108      	cbz	r0, 80098e6 <__cvt+0x7c>
 80098e2:	f8cd 900c 	str.w	r9, [sp, #12]
 80098e6:	2230      	movs	r2, #48	@ 0x30
 80098e8:	9b03      	ldr	r3, [sp, #12]
 80098ea:	454b      	cmp	r3, r9
 80098ec:	d31e      	bcc.n	800992c <__cvt+0xc2>
 80098ee:	9b03      	ldr	r3, [sp, #12]
 80098f0:	4628      	mov	r0, r5
 80098f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098f4:	1b5b      	subs	r3, r3, r5
 80098f6:	6013      	str	r3, [r2, #0]
 80098f8:	b004      	add	sp, #16
 80098fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009902:	eb00 0904 	add.w	r9, r0, r4
 8009906:	d1e5      	bne.n	80098d4 <__cvt+0x6a>
 8009908:	7803      	ldrb	r3, [r0, #0]
 800990a:	2b30      	cmp	r3, #48	@ 0x30
 800990c:	d10a      	bne.n	8009924 <__cvt+0xba>
 800990e:	2200      	movs	r2, #0
 8009910:	2300      	movs	r3, #0
 8009912:	4630      	mov	r0, r6
 8009914:	4639      	mov	r1, r7
 8009916:	f7f7 f8db 	bl	8000ad0 <__aeabi_dcmpeq>
 800991a:	b918      	cbnz	r0, 8009924 <__cvt+0xba>
 800991c:	f1c4 0401 	rsb	r4, r4, #1
 8009920:	f8ca 4000 	str.w	r4, [sl]
 8009924:	f8da 3000 	ldr.w	r3, [sl]
 8009928:	4499      	add	r9, r3
 800992a:	e7d3      	b.n	80098d4 <__cvt+0x6a>
 800992c:	1c59      	adds	r1, r3, #1
 800992e:	9103      	str	r1, [sp, #12]
 8009930:	701a      	strb	r2, [r3, #0]
 8009932:	e7d9      	b.n	80098e8 <__cvt+0x7e>

08009934 <__exponent>:
 8009934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009936:	2900      	cmp	r1, #0
 8009938:	7002      	strb	r2, [r0, #0]
 800993a:	bfba      	itte	lt
 800993c:	4249      	neglt	r1, r1
 800993e:	232d      	movlt	r3, #45	@ 0x2d
 8009940:	232b      	movge	r3, #43	@ 0x2b
 8009942:	2909      	cmp	r1, #9
 8009944:	7043      	strb	r3, [r0, #1]
 8009946:	dd28      	ble.n	800999a <__exponent+0x66>
 8009948:	f10d 0307 	add.w	r3, sp, #7
 800994c:	270a      	movs	r7, #10
 800994e:	461d      	mov	r5, r3
 8009950:	461a      	mov	r2, r3
 8009952:	3b01      	subs	r3, #1
 8009954:	fbb1 f6f7 	udiv	r6, r1, r7
 8009958:	fb07 1416 	mls	r4, r7, r6, r1
 800995c:	3430      	adds	r4, #48	@ 0x30
 800995e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009962:	460c      	mov	r4, r1
 8009964:	4631      	mov	r1, r6
 8009966:	2c63      	cmp	r4, #99	@ 0x63
 8009968:	dcf2      	bgt.n	8009950 <__exponent+0x1c>
 800996a:	3130      	adds	r1, #48	@ 0x30
 800996c:	1e94      	subs	r4, r2, #2
 800996e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009972:	1c41      	adds	r1, r0, #1
 8009974:	4623      	mov	r3, r4
 8009976:	42ab      	cmp	r3, r5
 8009978:	d30a      	bcc.n	8009990 <__exponent+0x5c>
 800997a:	f10d 0309 	add.w	r3, sp, #9
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	42ac      	cmp	r4, r5
 8009982:	bf88      	it	hi
 8009984:	2300      	movhi	r3, #0
 8009986:	3302      	adds	r3, #2
 8009988:	4403      	add	r3, r0
 800998a:	1a18      	subs	r0, r3, r0
 800998c:	b003      	add	sp, #12
 800998e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009990:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009994:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009998:	e7ed      	b.n	8009976 <__exponent+0x42>
 800999a:	2330      	movs	r3, #48	@ 0x30
 800999c:	3130      	adds	r1, #48	@ 0x30
 800999e:	7083      	strb	r3, [r0, #2]
 80099a0:	1d03      	adds	r3, r0, #4
 80099a2:	70c1      	strb	r1, [r0, #3]
 80099a4:	e7f1      	b.n	800998a <__exponent+0x56>
	...

080099a8 <_printf_float>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	b08d      	sub	sp, #52	@ 0x34
 80099ae:	460c      	mov	r4, r1
 80099b0:	4616      	mov	r6, r2
 80099b2:	461f      	mov	r7, r3
 80099b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80099b8:	4605      	mov	r5, r0
 80099ba:	f000 fcdb 	bl	800a374 <_localeconv_r>
 80099be:	6803      	ldr	r3, [r0, #0]
 80099c0:	4618      	mov	r0, r3
 80099c2:	9304      	str	r3, [sp, #16]
 80099c4:	f7f6 fc58 	bl	8000278 <strlen>
 80099c8:	2300      	movs	r3, #0
 80099ca:	9005      	str	r0, [sp, #20]
 80099cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80099ce:	f8d8 3000 	ldr.w	r3, [r8]
 80099d2:	f894 a018 	ldrb.w	sl, [r4, #24]
 80099d6:	3307      	adds	r3, #7
 80099d8:	f8d4 b000 	ldr.w	fp, [r4]
 80099dc:	f023 0307 	bic.w	r3, r3, #7
 80099e0:	f103 0208 	add.w	r2, r3, #8
 80099e4:	f8c8 2000 	str.w	r2, [r8]
 80099e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099f0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80099f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80099f8:	9307      	str	r3, [sp, #28]
 80099fa:	4b9d      	ldr	r3, [pc, #628]	@ (8009c70 <_printf_float+0x2c8>)
 80099fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a00:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a04:	f7f7 f896 	bl	8000b34 <__aeabi_dcmpun>
 8009a08:	bb70      	cbnz	r0, 8009a68 <_printf_float+0xc0>
 8009a0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a0e:	4b98      	ldr	r3, [pc, #608]	@ (8009c70 <_printf_float+0x2c8>)
 8009a10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a14:	f7f7 f870 	bl	8000af8 <__aeabi_dcmple>
 8009a18:	bb30      	cbnz	r0, 8009a68 <_printf_float+0xc0>
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	4640      	mov	r0, r8
 8009a20:	4649      	mov	r1, r9
 8009a22:	f7f7 f85f 	bl	8000ae4 <__aeabi_dcmplt>
 8009a26:	b110      	cbz	r0, 8009a2e <_printf_float+0x86>
 8009a28:	232d      	movs	r3, #45	@ 0x2d
 8009a2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a2e:	4a91      	ldr	r2, [pc, #580]	@ (8009c74 <_printf_float+0x2cc>)
 8009a30:	4b91      	ldr	r3, [pc, #580]	@ (8009c78 <_printf_float+0x2d0>)
 8009a32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a36:	bf8c      	ite	hi
 8009a38:	4690      	movhi	r8, r2
 8009a3a:	4698      	movls	r8, r3
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	f04f 0900 	mov.w	r9, #0
 8009a42:	6123      	str	r3, [r4, #16]
 8009a44:	f02b 0304 	bic.w	r3, fp, #4
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	4633      	mov	r3, r6
 8009a4c:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009a4e:	4621      	mov	r1, r4
 8009a50:	4628      	mov	r0, r5
 8009a52:	9700      	str	r7, [sp, #0]
 8009a54:	f000 f9d2 	bl	8009dfc <_printf_common>
 8009a58:	3001      	adds	r0, #1
 8009a5a:	f040 808d 	bne.w	8009b78 <_printf_float+0x1d0>
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a62:	b00d      	add	sp, #52	@ 0x34
 8009a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a68:	4642      	mov	r2, r8
 8009a6a:	464b      	mov	r3, r9
 8009a6c:	4640      	mov	r0, r8
 8009a6e:	4649      	mov	r1, r9
 8009a70:	f7f7 f860 	bl	8000b34 <__aeabi_dcmpun>
 8009a74:	b140      	cbz	r0, 8009a88 <_printf_float+0xe0>
 8009a76:	464b      	mov	r3, r9
 8009a78:	4a80      	ldr	r2, [pc, #512]	@ (8009c7c <_printf_float+0x2d4>)
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	bfbc      	itt	lt
 8009a7e:	232d      	movlt	r3, #45	@ 0x2d
 8009a80:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009a84:	4b7e      	ldr	r3, [pc, #504]	@ (8009c80 <_printf_float+0x2d8>)
 8009a86:	e7d4      	b.n	8009a32 <_printf_float+0x8a>
 8009a88:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009a8c:	6863      	ldr	r3, [r4, #4]
 8009a8e:	9206      	str	r2, [sp, #24]
 8009a90:	1c5a      	adds	r2, r3, #1
 8009a92:	d13b      	bne.n	8009b0c <_printf_float+0x164>
 8009a94:	2306      	movs	r3, #6
 8009a96:	6063      	str	r3, [r4, #4]
 8009a98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	6022      	str	r2, [r4, #0]
 8009aa2:	9303      	str	r3, [sp, #12]
 8009aa4:	ab0a      	add	r3, sp, #40	@ 0x28
 8009aa6:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009aaa:	ab09      	add	r3, sp, #36	@ 0x24
 8009aac:	ec49 8b10 	vmov	d0, r8, r9
 8009ab0:	9300      	str	r3, [sp, #0]
 8009ab2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009ab6:	6861      	ldr	r1, [r4, #4]
 8009ab8:	f7ff fed7 	bl	800986a <__cvt>
 8009abc:	9b06      	ldr	r3, [sp, #24]
 8009abe:	4680      	mov	r8, r0
 8009ac0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ac2:	2b47      	cmp	r3, #71	@ 0x47
 8009ac4:	d129      	bne.n	8009b1a <_printf_float+0x172>
 8009ac6:	1cc8      	adds	r0, r1, #3
 8009ac8:	db02      	blt.n	8009ad0 <_printf_float+0x128>
 8009aca:	6863      	ldr	r3, [r4, #4]
 8009acc:	4299      	cmp	r1, r3
 8009ace:	dd41      	ble.n	8009b54 <_printf_float+0x1ac>
 8009ad0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009ad4:	fa5f fa8a 	uxtb.w	sl, sl
 8009ad8:	3901      	subs	r1, #1
 8009ada:	4652      	mov	r2, sl
 8009adc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ae0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ae2:	f7ff ff27 	bl	8009934 <__exponent>
 8009ae6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ae8:	4681      	mov	r9, r0
 8009aea:	1813      	adds	r3, r2, r0
 8009aec:	2a01      	cmp	r2, #1
 8009aee:	6123      	str	r3, [r4, #16]
 8009af0:	dc02      	bgt.n	8009af8 <_printf_float+0x150>
 8009af2:	6822      	ldr	r2, [r4, #0]
 8009af4:	07d2      	lsls	r2, r2, #31
 8009af6:	d501      	bpl.n	8009afc <_printf_float+0x154>
 8009af8:	3301      	adds	r3, #1
 8009afa:	6123      	str	r3, [r4, #16]
 8009afc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d0a2      	beq.n	8009a4a <_printf_float+0xa2>
 8009b04:	232d      	movs	r3, #45	@ 0x2d
 8009b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b0a:	e79e      	b.n	8009a4a <_printf_float+0xa2>
 8009b0c:	9a06      	ldr	r2, [sp, #24]
 8009b0e:	2a47      	cmp	r2, #71	@ 0x47
 8009b10:	d1c2      	bne.n	8009a98 <_printf_float+0xf0>
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1c0      	bne.n	8009a98 <_printf_float+0xf0>
 8009b16:	2301      	movs	r3, #1
 8009b18:	e7bd      	b.n	8009a96 <_printf_float+0xee>
 8009b1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b1e:	d9db      	bls.n	8009ad8 <_printf_float+0x130>
 8009b20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b24:	d118      	bne.n	8009b58 <_printf_float+0x1b0>
 8009b26:	2900      	cmp	r1, #0
 8009b28:	6863      	ldr	r3, [r4, #4]
 8009b2a:	dd0b      	ble.n	8009b44 <_printf_float+0x19c>
 8009b2c:	6121      	str	r1, [r4, #16]
 8009b2e:	b913      	cbnz	r3, 8009b36 <_printf_float+0x18e>
 8009b30:	6822      	ldr	r2, [r4, #0]
 8009b32:	07d0      	lsls	r0, r2, #31
 8009b34:	d502      	bpl.n	8009b3c <_printf_float+0x194>
 8009b36:	3301      	adds	r3, #1
 8009b38:	440b      	add	r3, r1
 8009b3a:	6123      	str	r3, [r4, #16]
 8009b3c:	f04f 0900 	mov.w	r9, #0
 8009b40:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009b42:	e7db      	b.n	8009afc <_printf_float+0x154>
 8009b44:	b913      	cbnz	r3, 8009b4c <_printf_float+0x1a4>
 8009b46:	6822      	ldr	r2, [r4, #0]
 8009b48:	07d2      	lsls	r2, r2, #31
 8009b4a:	d501      	bpl.n	8009b50 <_printf_float+0x1a8>
 8009b4c:	3302      	adds	r3, #2
 8009b4e:	e7f4      	b.n	8009b3a <_printf_float+0x192>
 8009b50:	2301      	movs	r3, #1
 8009b52:	e7f2      	b.n	8009b3a <_printf_float+0x192>
 8009b54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009b58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b5a:	4299      	cmp	r1, r3
 8009b5c:	db05      	blt.n	8009b6a <_printf_float+0x1c2>
 8009b5e:	6823      	ldr	r3, [r4, #0]
 8009b60:	6121      	str	r1, [r4, #16]
 8009b62:	07d8      	lsls	r0, r3, #31
 8009b64:	d5ea      	bpl.n	8009b3c <_printf_float+0x194>
 8009b66:	1c4b      	adds	r3, r1, #1
 8009b68:	e7e7      	b.n	8009b3a <_printf_float+0x192>
 8009b6a:	2900      	cmp	r1, #0
 8009b6c:	bfd4      	ite	le
 8009b6e:	f1c1 0202 	rsble	r2, r1, #2
 8009b72:	2201      	movgt	r2, #1
 8009b74:	4413      	add	r3, r2
 8009b76:	e7e0      	b.n	8009b3a <_printf_float+0x192>
 8009b78:	6823      	ldr	r3, [r4, #0]
 8009b7a:	055a      	lsls	r2, r3, #21
 8009b7c:	d407      	bmi.n	8009b8e <_printf_float+0x1e6>
 8009b7e:	6923      	ldr	r3, [r4, #16]
 8009b80:	4642      	mov	r2, r8
 8009b82:	4631      	mov	r1, r6
 8009b84:	4628      	mov	r0, r5
 8009b86:	47b8      	blx	r7
 8009b88:	3001      	adds	r0, #1
 8009b8a:	d12b      	bne.n	8009be4 <_printf_float+0x23c>
 8009b8c:	e767      	b.n	8009a5e <_printf_float+0xb6>
 8009b8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b92:	f240 80dd 	bls.w	8009d50 <_printf_float+0x3a8>
 8009b96:	2200      	movs	r2, #0
 8009b98:	2300      	movs	r3, #0
 8009b9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b9e:	f7f6 ff97 	bl	8000ad0 <__aeabi_dcmpeq>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d033      	beq.n	8009c0e <_printf_float+0x266>
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	4a36      	ldr	r2, [pc, #216]	@ (8009c84 <_printf_float+0x2dc>)
 8009baa:	4631      	mov	r1, r6
 8009bac:	4628      	mov	r0, r5
 8009bae:	47b8      	blx	r7
 8009bb0:	3001      	adds	r0, #1
 8009bb2:	f43f af54 	beq.w	8009a5e <_printf_float+0xb6>
 8009bb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009bba:	4543      	cmp	r3, r8
 8009bbc:	db02      	blt.n	8009bc4 <_printf_float+0x21c>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	07d8      	lsls	r0, r3, #31
 8009bc2:	d50f      	bpl.n	8009be4 <_printf_float+0x23c>
 8009bc4:	4631      	mov	r1, r6
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bcc:	47b8      	blx	r7
 8009bce:	3001      	adds	r0, #1
 8009bd0:	f43f af45 	beq.w	8009a5e <_printf_float+0xb6>
 8009bd4:	f04f 0900 	mov.w	r9, #0
 8009bd8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009bdc:	f104 0a1a 	add.w	sl, r4, #26
 8009be0:	45c8      	cmp	r8, r9
 8009be2:	dc09      	bgt.n	8009bf8 <_printf_float+0x250>
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	079b      	lsls	r3, r3, #30
 8009be8:	f100 8103 	bmi.w	8009df2 <_printf_float+0x44a>
 8009bec:	68e0      	ldr	r0, [r4, #12]
 8009bee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009bf0:	4298      	cmp	r0, r3
 8009bf2:	bfb8      	it	lt
 8009bf4:	4618      	movlt	r0, r3
 8009bf6:	e734      	b.n	8009a62 <_printf_float+0xba>
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	4652      	mov	r2, sl
 8009bfc:	4631      	mov	r1, r6
 8009bfe:	4628      	mov	r0, r5
 8009c00:	47b8      	blx	r7
 8009c02:	3001      	adds	r0, #1
 8009c04:	f43f af2b 	beq.w	8009a5e <_printf_float+0xb6>
 8009c08:	f109 0901 	add.w	r9, r9, #1
 8009c0c:	e7e8      	b.n	8009be0 <_printf_float+0x238>
 8009c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	dc39      	bgt.n	8009c88 <_printf_float+0x2e0>
 8009c14:	2301      	movs	r3, #1
 8009c16:	4a1b      	ldr	r2, [pc, #108]	@ (8009c84 <_printf_float+0x2dc>)
 8009c18:	4631      	mov	r1, r6
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	47b8      	blx	r7
 8009c1e:	3001      	adds	r0, #1
 8009c20:	f43f af1d 	beq.w	8009a5e <_printf_float+0xb6>
 8009c24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c28:	ea59 0303 	orrs.w	r3, r9, r3
 8009c2c:	d102      	bne.n	8009c34 <_printf_float+0x28c>
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	07d9      	lsls	r1, r3, #31
 8009c32:	d5d7      	bpl.n	8009be4 <_printf_float+0x23c>
 8009c34:	4631      	mov	r1, r6
 8009c36:	4628      	mov	r0, r5
 8009c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c3c:	47b8      	blx	r7
 8009c3e:	3001      	adds	r0, #1
 8009c40:	f43f af0d 	beq.w	8009a5e <_printf_float+0xb6>
 8009c44:	f04f 0a00 	mov.w	sl, #0
 8009c48:	f104 0b1a 	add.w	fp, r4, #26
 8009c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c4e:	425b      	negs	r3, r3
 8009c50:	4553      	cmp	r3, sl
 8009c52:	dc01      	bgt.n	8009c58 <_printf_float+0x2b0>
 8009c54:	464b      	mov	r3, r9
 8009c56:	e793      	b.n	8009b80 <_printf_float+0x1d8>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	465a      	mov	r2, fp
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4628      	mov	r0, r5
 8009c60:	47b8      	blx	r7
 8009c62:	3001      	adds	r0, #1
 8009c64:	f43f aefb 	beq.w	8009a5e <_printf_float+0xb6>
 8009c68:	f10a 0a01 	add.w	sl, sl, #1
 8009c6c:	e7ee      	b.n	8009c4c <_printf_float+0x2a4>
 8009c6e:	bf00      	nop
 8009c70:	7fefffff 	.word	0x7fefffff
 8009c74:	0800d134 	.word	0x0800d134
 8009c78:	0800d130 	.word	0x0800d130
 8009c7c:	0800d13c 	.word	0x0800d13c
 8009c80:	0800d138 	.word	0x0800d138
 8009c84:	0800d140 	.word	0x0800d140
 8009c88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c8e:	4553      	cmp	r3, sl
 8009c90:	bfa8      	it	ge
 8009c92:	4653      	movge	r3, sl
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	4699      	mov	r9, r3
 8009c98:	dc36      	bgt.n	8009d08 <_printf_float+0x360>
 8009c9a:	f04f 0b00 	mov.w	fp, #0
 8009c9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ca2:	f104 021a 	add.w	r2, r4, #26
 8009ca6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ca8:	9306      	str	r3, [sp, #24]
 8009caa:	eba3 0309 	sub.w	r3, r3, r9
 8009cae:	455b      	cmp	r3, fp
 8009cb0:	dc31      	bgt.n	8009d16 <_printf_float+0x36e>
 8009cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cb4:	459a      	cmp	sl, r3
 8009cb6:	dc3a      	bgt.n	8009d2e <_printf_float+0x386>
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	07da      	lsls	r2, r3, #31
 8009cbc:	d437      	bmi.n	8009d2e <_printf_float+0x386>
 8009cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cc0:	ebaa 0903 	sub.w	r9, sl, r3
 8009cc4:	9b06      	ldr	r3, [sp, #24]
 8009cc6:	ebaa 0303 	sub.w	r3, sl, r3
 8009cca:	4599      	cmp	r9, r3
 8009ccc:	bfa8      	it	ge
 8009cce:	4699      	movge	r9, r3
 8009cd0:	f1b9 0f00 	cmp.w	r9, #0
 8009cd4:	dc33      	bgt.n	8009d3e <_printf_float+0x396>
 8009cd6:	f04f 0800 	mov.w	r8, #0
 8009cda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cde:	f104 0b1a 	add.w	fp, r4, #26
 8009ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce4:	ebaa 0303 	sub.w	r3, sl, r3
 8009ce8:	eba3 0309 	sub.w	r3, r3, r9
 8009cec:	4543      	cmp	r3, r8
 8009cee:	f77f af79 	ble.w	8009be4 <_printf_float+0x23c>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	465a      	mov	r2, fp
 8009cf6:	4631      	mov	r1, r6
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	47b8      	blx	r7
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	f43f aeae 	beq.w	8009a5e <_printf_float+0xb6>
 8009d02:	f108 0801 	add.w	r8, r8, #1
 8009d06:	e7ec      	b.n	8009ce2 <_printf_float+0x33a>
 8009d08:	4642      	mov	r2, r8
 8009d0a:	4631      	mov	r1, r6
 8009d0c:	4628      	mov	r0, r5
 8009d0e:	47b8      	blx	r7
 8009d10:	3001      	adds	r0, #1
 8009d12:	d1c2      	bne.n	8009c9a <_printf_float+0x2f2>
 8009d14:	e6a3      	b.n	8009a5e <_printf_float+0xb6>
 8009d16:	2301      	movs	r3, #1
 8009d18:	4631      	mov	r1, r6
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	9206      	str	r2, [sp, #24]
 8009d1e:	47b8      	blx	r7
 8009d20:	3001      	adds	r0, #1
 8009d22:	f43f ae9c 	beq.w	8009a5e <_printf_float+0xb6>
 8009d26:	f10b 0b01 	add.w	fp, fp, #1
 8009d2a:	9a06      	ldr	r2, [sp, #24]
 8009d2c:	e7bb      	b.n	8009ca6 <_printf_float+0x2fe>
 8009d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d32:	4631      	mov	r1, r6
 8009d34:	4628      	mov	r0, r5
 8009d36:	47b8      	blx	r7
 8009d38:	3001      	adds	r0, #1
 8009d3a:	d1c0      	bne.n	8009cbe <_printf_float+0x316>
 8009d3c:	e68f      	b.n	8009a5e <_printf_float+0xb6>
 8009d3e:	9a06      	ldr	r2, [sp, #24]
 8009d40:	464b      	mov	r3, r9
 8009d42:	4631      	mov	r1, r6
 8009d44:	4628      	mov	r0, r5
 8009d46:	4442      	add	r2, r8
 8009d48:	47b8      	blx	r7
 8009d4a:	3001      	adds	r0, #1
 8009d4c:	d1c3      	bne.n	8009cd6 <_printf_float+0x32e>
 8009d4e:	e686      	b.n	8009a5e <_printf_float+0xb6>
 8009d50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009d54:	f1ba 0f01 	cmp.w	sl, #1
 8009d58:	dc01      	bgt.n	8009d5e <_printf_float+0x3b6>
 8009d5a:	07db      	lsls	r3, r3, #31
 8009d5c:	d536      	bpl.n	8009dcc <_printf_float+0x424>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	4642      	mov	r2, r8
 8009d62:	4631      	mov	r1, r6
 8009d64:	4628      	mov	r0, r5
 8009d66:	47b8      	blx	r7
 8009d68:	3001      	adds	r0, #1
 8009d6a:	f43f ae78 	beq.w	8009a5e <_printf_float+0xb6>
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4628      	mov	r0, r5
 8009d72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d76:	47b8      	blx	r7
 8009d78:	3001      	adds	r0, #1
 8009d7a:	f43f ae70 	beq.w	8009a5e <_printf_float+0xb6>
 8009d7e:	2200      	movs	r2, #0
 8009d80:	2300      	movs	r3, #0
 8009d82:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009d86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d8a:	f7f6 fea1 	bl	8000ad0 <__aeabi_dcmpeq>
 8009d8e:	b9c0      	cbnz	r0, 8009dc2 <_printf_float+0x41a>
 8009d90:	4653      	mov	r3, sl
 8009d92:	f108 0201 	add.w	r2, r8, #1
 8009d96:	4631      	mov	r1, r6
 8009d98:	4628      	mov	r0, r5
 8009d9a:	47b8      	blx	r7
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	d10c      	bne.n	8009dba <_printf_float+0x412>
 8009da0:	e65d      	b.n	8009a5e <_printf_float+0xb6>
 8009da2:	2301      	movs	r3, #1
 8009da4:	465a      	mov	r2, fp
 8009da6:	4631      	mov	r1, r6
 8009da8:	4628      	mov	r0, r5
 8009daa:	47b8      	blx	r7
 8009dac:	3001      	adds	r0, #1
 8009dae:	f43f ae56 	beq.w	8009a5e <_printf_float+0xb6>
 8009db2:	f108 0801 	add.w	r8, r8, #1
 8009db6:	45d0      	cmp	r8, sl
 8009db8:	dbf3      	blt.n	8009da2 <_printf_float+0x3fa>
 8009dba:	464b      	mov	r3, r9
 8009dbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009dc0:	e6df      	b.n	8009b82 <_printf_float+0x1da>
 8009dc2:	f04f 0800 	mov.w	r8, #0
 8009dc6:	f104 0b1a 	add.w	fp, r4, #26
 8009dca:	e7f4      	b.n	8009db6 <_printf_float+0x40e>
 8009dcc:	2301      	movs	r3, #1
 8009dce:	4642      	mov	r2, r8
 8009dd0:	e7e1      	b.n	8009d96 <_printf_float+0x3ee>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	464a      	mov	r2, r9
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b8      	blx	r7
 8009ddc:	3001      	adds	r0, #1
 8009dde:	f43f ae3e 	beq.w	8009a5e <_printf_float+0xb6>
 8009de2:	f108 0801 	add.w	r8, r8, #1
 8009de6:	68e3      	ldr	r3, [r4, #12]
 8009de8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009dea:	1a5b      	subs	r3, r3, r1
 8009dec:	4543      	cmp	r3, r8
 8009dee:	dcf0      	bgt.n	8009dd2 <_printf_float+0x42a>
 8009df0:	e6fc      	b.n	8009bec <_printf_float+0x244>
 8009df2:	f04f 0800 	mov.w	r8, #0
 8009df6:	f104 0919 	add.w	r9, r4, #25
 8009dfa:	e7f4      	b.n	8009de6 <_printf_float+0x43e>

08009dfc <_printf_common>:
 8009dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e00:	4616      	mov	r6, r2
 8009e02:	4698      	mov	r8, r3
 8009e04:	688a      	ldr	r2, [r1, #8]
 8009e06:	4607      	mov	r7, r0
 8009e08:	690b      	ldr	r3, [r1, #16]
 8009e0a:	460c      	mov	r4, r1
 8009e0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e10:	4293      	cmp	r3, r2
 8009e12:	bfb8      	it	lt
 8009e14:	4613      	movlt	r3, r2
 8009e16:	6033      	str	r3, [r6, #0]
 8009e18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e1c:	b10a      	cbz	r2, 8009e22 <_printf_common+0x26>
 8009e1e:	3301      	adds	r3, #1
 8009e20:	6033      	str	r3, [r6, #0]
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	0699      	lsls	r1, r3, #26
 8009e26:	bf42      	ittt	mi
 8009e28:	6833      	ldrmi	r3, [r6, #0]
 8009e2a:	3302      	addmi	r3, #2
 8009e2c:	6033      	strmi	r3, [r6, #0]
 8009e2e:	6825      	ldr	r5, [r4, #0]
 8009e30:	f015 0506 	ands.w	r5, r5, #6
 8009e34:	d106      	bne.n	8009e44 <_printf_common+0x48>
 8009e36:	f104 0a19 	add.w	sl, r4, #25
 8009e3a:	68e3      	ldr	r3, [r4, #12]
 8009e3c:	6832      	ldr	r2, [r6, #0]
 8009e3e:	1a9b      	subs	r3, r3, r2
 8009e40:	42ab      	cmp	r3, r5
 8009e42:	dc2b      	bgt.n	8009e9c <_printf_common+0xa0>
 8009e44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e48:	6822      	ldr	r2, [r4, #0]
 8009e4a:	3b00      	subs	r3, #0
 8009e4c:	bf18      	it	ne
 8009e4e:	2301      	movne	r3, #1
 8009e50:	0692      	lsls	r2, r2, #26
 8009e52:	d430      	bmi.n	8009eb6 <_printf_common+0xba>
 8009e54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e58:	4641      	mov	r1, r8
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	47c8      	blx	r9
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d023      	beq.n	8009eaa <_printf_common+0xae>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	341a      	adds	r4, #26
 8009e66:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8009e6a:	f003 0306 	and.w	r3, r3, #6
 8009e6e:	2b04      	cmp	r3, #4
 8009e70:	bf0a      	itet	eq
 8009e72:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8009e76:	2500      	movne	r5, #0
 8009e78:	6833      	ldreq	r3, [r6, #0]
 8009e7a:	f04f 0600 	mov.w	r6, #0
 8009e7e:	bf08      	it	eq
 8009e80:	1aed      	subeq	r5, r5, r3
 8009e82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009e86:	bf08      	it	eq
 8009e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	bfc4      	itt	gt
 8009e90:	1a9b      	subgt	r3, r3, r2
 8009e92:	18ed      	addgt	r5, r5, r3
 8009e94:	42b5      	cmp	r5, r6
 8009e96:	d11a      	bne.n	8009ece <_printf_common+0xd2>
 8009e98:	2000      	movs	r0, #0
 8009e9a:	e008      	b.n	8009eae <_printf_common+0xb2>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	4652      	mov	r2, sl
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	4638      	mov	r0, r7
 8009ea4:	47c8      	blx	r9
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d103      	bne.n	8009eb2 <_printf_common+0xb6>
 8009eaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb2:	3501      	adds	r5, #1
 8009eb4:	e7c1      	b.n	8009e3a <_printf_common+0x3e>
 8009eb6:	18e1      	adds	r1, r4, r3
 8009eb8:	1c5a      	adds	r2, r3, #1
 8009eba:	2030      	movs	r0, #48	@ 0x30
 8009ebc:	3302      	adds	r3, #2
 8009ebe:	4422      	add	r2, r4
 8009ec0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ec4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ec8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ecc:	e7c2      	b.n	8009e54 <_printf_common+0x58>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4622      	mov	r2, r4
 8009ed2:	4641      	mov	r1, r8
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	47c8      	blx	r9
 8009ed8:	3001      	adds	r0, #1
 8009eda:	d0e6      	beq.n	8009eaa <_printf_common+0xae>
 8009edc:	3601      	adds	r6, #1
 8009ede:	e7d9      	b.n	8009e94 <_printf_common+0x98>

08009ee0 <_printf_i>:
 8009ee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ee4:	7e0f      	ldrb	r7, [r1, #24]
 8009ee6:	4691      	mov	r9, r2
 8009ee8:	4680      	mov	r8, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	2f78      	cmp	r7, #120	@ 0x78
 8009eee:	469a      	mov	sl, r3
 8009ef0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ef2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ef6:	d807      	bhi.n	8009f08 <_printf_i+0x28>
 8009ef8:	2f62      	cmp	r7, #98	@ 0x62
 8009efa:	d80a      	bhi.n	8009f12 <_printf_i+0x32>
 8009efc:	2f00      	cmp	r7, #0
 8009efe:	f000 80d1 	beq.w	800a0a4 <_printf_i+0x1c4>
 8009f02:	2f58      	cmp	r7, #88	@ 0x58
 8009f04:	f000 80b8 	beq.w	800a078 <_printf_i+0x198>
 8009f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f10:	e03a      	b.n	8009f88 <_printf_i+0xa8>
 8009f12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f16:	2b15      	cmp	r3, #21
 8009f18:	d8f6      	bhi.n	8009f08 <_printf_i+0x28>
 8009f1a:	a101      	add	r1, pc, #4	@ (adr r1, 8009f20 <_printf_i+0x40>)
 8009f1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f20:	08009f79 	.word	0x08009f79
 8009f24:	08009f8d 	.word	0x08009f8d
 8009f28:	08009f09 	.word	0x08009f09
 8009f2c:	08009f09 	.word	0x08009f09
 8009f30:	08009f09 	.word	0x08009f09
 8009f34:	08009f09 	.word	0x08009f09
 8009f38:	08009f8d 	.word	0x08009f8d
 8009f3c:	08009f09 	.word	0x08009f09
 8009f40:	08009f09 	.word	0x08009f09
 8009f44:	08009f09 	.word	0x08009f09
 8009f48:	08009f09 	.word	0x08009f09
 8009f4c:	0800a08b 	.word	0x0800a08b
 8009f50:	08009fb7 	.word	0x08009fb7
 8009f54:	0800a045 	.word	0x0800a045
 8009f58:	08009f09 	.word	0x08009f09
 8009f5c:	08009f09 	.word	0x08009f09
 8009f60:	0800a0ad 	.word	0x0800a0ad
 8009f64:	08009f09 	.word	0x08009f09
 8009f68:	08009fb7 	.word	0x08009fb7
 8009f6c:	08009f09 	.word	0x08009f09
 8009f70:	08009f09 	.word	0x08009f09
 8009f74:	0800a04d 	.word	0x0800a04d
 8009f78:	6833      	ldr	r3, [r6, #0]
 8009f7a:	1d1a      	adds	r2, r3, #4
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	6032      	str	r2, [r6, #0]
 8009f80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e09c      	b.n	800a0c6 <_printf_i+0x1e6>
 8009f8c:	6833      	ldr	r3, [r6, #0]
 8009f8e:	6820      	ldr	r0, [r4, #0]
 8009f90:	1d19      	adds	r1, r3, #4
 8009f92:	6031      	str	r1, [r6, #0]
 8009f94:	0606      	lsls	r6, r0, #24
 8009f96:	d501      	bpl.n	8009f9c <_printf_i+0xbc>
 8009f98:	681d      	ldr	r5, [r3, #0]
 8009f9a:	e003      	b.n	8009fa4 <_printf_i+0xc4>
 8009f9c:	0645      	lsls	r5, r0, #25
 8009f9e:	d5fb      	bpl.n	8009f98 <_printf_i+0xb8>
 8009fa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fa4:	2d00      	cmp	r5, #0
 8009fa6:	da03      	bge.n	8009fb0 <_printf_i+0xd0>
 8009fa8:	232d      	movs	r3, #45	@ 0x2d
 8009faa:	426d      	negs	r5, r5
 8009fac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fb0:	4858      	ldr	r0, [pc, #352]	@ (800a114 <_printf_i+0x234>)
 8009fb2:	230a      	movs	r3, #10
 8009fb4:	e011      	b.n	8009fda <_printf_i+0xfa>
 8009fb6:	6821      	ldr	r1, [r4, #0]
 8009fb8:	6833      	ldr	r3, [r6, #0]
 8009fba:	0608      	lsls	r0, r1, #24
 8009fbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fc0:	d402      	bmi.n	8009fc8 <_printf_i+0xe8>
 8009fc2:	0649      	lsls	r1, r1, #25
 8009fc4:	bf48      	it	mi
 8009fc6:	b2ad      	uxthmi	r5, r5
 8009fc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fca:	6033      	str	r3, [r6, #0]
 8009fcc:	4851      	ldr	r0, [pc, #324]	@ (800a114 <_printf_i+0x234>)
 8009fce:	bf14      	ite	ne
 8009fd0:	230a      	movne	r3, #10
 8009fd2:	2308      	moveq	r3, #8
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fda:	6866      	ldr	r6, [r4, #4]
 8009fdc:	2e00      	cmp	r6, #0
 8009fde:	60a6      	str	r6, [r4, #8]
 8009fe0:	db05      	blt.n	8009fee <_printf_i+0x10e>
 8009fe2:	6821      	ldr	r1, [r4, #0]
 8009fe4:	432e      	orrs	r6, r5
 8009fe6:	f021 0104 	bic.w	r1, r1, #4
 8009fea:	6021      	str	r1, [r4, #0]
 8009fec:	d04b      	beq.n	800a086 <_printf_i+0x1a6>
 8009fee:	4616      	mov	r6, r2
 8009ff0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ff4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ff8:	5dc7      	ldrb	r7, [r0, r7]
 8009ffa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ffe:	462f      	mov	r7, r5
 800a000:	460d      	mov	r5, r1
 800a002:	42bb      	cmp	r3, r7
 800a004:	d9f4      	bls.n	8009ff0 <_printf_i+0x110>
 800a006:	2b08      	cmp	r3, #8
 800a008:	d10b      	bne.n	800a022 <_printf_i+0x142>
 800a00a:	6823      	ldr	r3, [r4, #0]
 800a00c:	07df      	lsls	r7, r3, #31
 800a00e:	d508      	bpl.n	800a022 <_printf_i+0x142>
 800a010:	6923      	ldr	r3, [r4, #16]
 800a012:	6861      	ldr	r1, [r4, #4]
 800a014:	4299      	cmp	r1, r3
 800a016:	bfde      	ittt	le
 800a018:	2330      	movle	r3, #48	@ 0x30
 800a01a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a01e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a022:	1b92      	subs	r2, r2, r6
 800a024:	6122      	str	r2, [r4, #16]
 800a026:	464b      	mov	r3, r9
 800a028:	aa03      	add	r2, sp, #12
 800a02a:	4621      	mov	r1, r4
 800a02c:	4640      	mov	r0, r8
 800a02e:	f8cd a000 	str.w	sl, [sp]
 800a032:	f7ff fee3 	bl	8009dfc <_printf_common>
 800a036:	3001      	adds	r0, #1
 800a038:	d14a      	bne.n	800a0d0 <_printf_i+0x1f0>
 800a03a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a03e:	b004      	add	sp, #16
 800a040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a044:	6823      	ldr	r3, [r4, #0]
 800a046:	f043 0320 	orr.w	r3, r3, #32
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	2778      	movs	r7, #120	@ 0x78
 800a04e:	4832      	ldr	r0, [pc, #200]	@ (800a118 <_printf_i+0x238>)
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a056:	061f      	lsls	r7, r3, #24
 800a058:	6831      	ldr	r1, [r6, #0]
 800a05a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a05e:	d402      	bmi.n	800a066 <_printf_i+0x186>
 800a060:	065f      	lsls	r7, r3, #25
 800a062:	bf48      	it	mi
 800a064:	b2ad      	uxthmi	r5, r5
 800a066:	6031      	str	r1, [r6, #0]
 800a068:	07d9      	lsls	r1, r3, #31
 800a06a:	bf44      	itt	mi
 800a06c:	f043 0320 	orrmi.w	r3, r3, #32
 800a070:	6023      	strmi	r3, [r4, #0]
 800a072:	b11d      	cbz	r5, 800a07c <_printf_i+0x19c>
 800a074:	2310      	movs	r3, #16
 800a076:	e7ad      	b.n	8009fd4 <_printf_i+0xf4>
 800a078:	4826      	ldr	r0, [pc, #152]	@ (800a114 <_printf_i+0x234>)
 800a07a:	e7e9      	b.n	800a050 <_printf_i+0x170>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	f023 0320 	bic.w	r3, r3, #32
 800a082:	6023      	str	r3, [r4, #0]
 800a084:	e7f6      	b.n	800a074 <_printf_i+0x194>
 800a086:	4616      	mov	r6, r2
 800a088:	e7bd      	b.n	800a006 <_printf_i+0x126>
 800a08a:	6833      	ldr	r3, [r6, #0]
 800a08c:	6825      	ldr	r5, [r4, #0]
 800a08e:	1d18      	adds	r0, r3, #4
 800a090:	6961      	ldr	r1, [r4, #20]
 800a092:	6030      	str	r0, [r6, #0]
 800a094:	062e      	lsls	r6, r5, #24
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	d501      	bpl.n	800a09e <_printf_i+0x1be>
 800a09a:	6019      	str	r1, [r3, #0]
 800a09c:	e002      	b.n	800a0a4 <_printf_i+0x1c4>
 800a09e:	0668      	lsls	r0, r5, #25
 800a0a0:	d5fb      	bpl.n	800a09a <_printf_i+0x1ba>
 800a0a2:	8019      	strh	r1, [r3, #0]
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4616      	mov	r6, r2
 800a0a8:	6123      	str	r3, [r4, #16]
 800a0aa:	e7bc      	b.n	800a026 <_printf_i+0x146>
 800a0ac:	6833      	ldr	r3, [r6, #0]
 800a0ae:	2100      	movs	r1, #0
 800a0b0:	1d1a      	adds	r2, r3, #4
 800a0b2:	6032      	str	r2, [r6, #0]
 800a0b4:	681e      	ldr	r6, [r3, #0]
 800a0b6:	6862      	ldr	r2, [r4, #4]
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f000 f95f 	bl	800a37c <memchr>
 800a0be:	b108      	cbz	r0, 800a0c4 <_printf_i+0x1e4>
 800a0c0:	1b80      	subs	r0, r0, r6
 800a0c2:	6060      	str	r0, [r4, #4]
 800a0c4:	6863      	ldr	r3, [r4, #4]
 800a0c6:	6123      	str	r3, [r4, #16]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0ce:	e7aa      	b.n	800a026 <_printf_i+0x146>
 800a0d0:	6923      	ldr	r3, [r4, #16]
 800a0d2:	4632      	mov	r2, r6
 800a0d4:	4649      	mov	r1, r9
 800a0d6:	4640      	mov	r0, r8
 800a0d8:	47d0      	blx	sl
 800a0da:	3001      	adds	r0, #1
 800a0dc:	d0ad      	beq.n	800a03a <_printf_i+0x15a>
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	079b      	lsls	r3, r3, #30
 800a0e2:	d413      	bmi.n	800a10c <_printf_i+0x22c>
 800a0e4:	68e0      	ldr	r0, [r4, #12]
 800a0e6:	9b03      	ldr	r3, [sp, #12]
 800a0e8:	4298      	cmp	r0, r3
 800a0ea:	bfb8      	it	lt
 800a0ec:	4618      	movlt	r0, r3
 800a0ee:	e7a6      	b.n	800a03e <_printf_i+0x15e>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	4632      	mov	r2, r6
 800a0f4:	4649      	mov	r1, r9
 800a0f6:	4640      	mov	r0, r8
 800a0f8:	47d0      	blx	sl
 800a0fa:	3001      	adds	r0, #1
 800a0fc:	d09d      	beq.n	800a03a <_printf_i+0x15a>
 800a0fe:	3501      	adds	r5, #1
 800a100:	68e3      	ldr	r3, [r4, #12]
 800a102:	9903      	ldr	r1, [sp, #12]
 800a104:	1a5b      	subs	r3, r3, r1
 800a106:	42ab      	cmp	r3, r5
 800a108:	dcf2      	bgt.n	800a0f0 <_printf_i+0x210>
 800a10a:	e7eb      	b.n	800a0e4 <_printf_i+0x204>
 800a10c:	2500      	movs	r5, #0
 800a10e:	f104 0619 	add.w	r6, r4, #25
 800a112:	e7f5      	b.n	800a100 <_printf_i+0x220>
 800a114:	0800d142 	.word	0x0800d142
 800a118:	0800d153 	.word	0x0800d153

0800a11c <siprintf>:
 800a11c:	b40e      	push	{r1, r2, r3}
 800a11e:	b510      	push	{r4, lr}
 800a120:	b09d      	sub	sp, #116	@ 0x74
 800a122:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a126:	2400      	movs	r4, #0
 800a128:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a12a:	9002      	str	r0, [sp, #8]
 800a12c:	9006      	str	r0, [sp, #24]
 800a12e:	9107      	str	r1, [sp, #28]
 800a130:	9104      	str	r1, [sp, #16]
 800a132:	4809      	ldr	r0, [pc, #36]	@ (800a158 <siprintf+0x3c>)
 800a134:	4909      	ldr	r1, [pc, #36]	@ (800a15c <siprintf+0x40>)
 800a136:	f853 2b04 	ldr.w	r2, [r3], #4
 800a13a:	9105      	str	r1, [sp, #20]
 800a13c:	a902      	add	r1, sp, #8
 800a13e:	6800      	ldr	r0, [r0, #0]
 800a140:	9301      	str	r3, [sp, #4]
 800a142:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a144:	f000 ffe6 	bl	800b114 <_svfiprintf_r>
 800a148:	9b02      	ldr	r3, [sp, #8]
 800a14a:	701c      	strb	r4, [r3, #0]
 800a14c:	b01d      	add	sp, #116	@ 0x74
 800a14e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a152:	b003      	add	sp, #12
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	20000034 	.word	0x20000034
 800a15c:	ffff0208 	.word	0xffff0208

0800a160 <std>:
 800a160:	2300      	movs	r3, #0
 800a162:	b510      	push	{r4, lr}
 800a164:	4604      	mov	r4, r0
 800a166:	6083      	str	r3, [r0, #8]
 800a168:	8181      	strh	r1, [r0, #12]
 800a16a:	4619      	mov	r1, r3
 800a16c:	6643      	str	r3, [r0, #100]	@ 0x64
 800a16e:	81c2      	strh	r2, [r0, #14]
 800a170:	2208      	movs	r2, #8
 800a172:	6183      	str	r3, [r0, #24]
 800a174:	e9c0 3300 	strd	r3, r3, [r0]
 800a178:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a17c:	305c      	adds	r0, #92	@ 0x5c
 800a17e:	f000 f8c3 	bl	800a308 <memset>
 800a182:	4b0d      	ldr	r3, [pc, #52]	@ (800a1b8 <std+0x58>)
 800a184:	6224      	str	r4, [r4, #32]
 800a186:	6263      	str	r3, [r4, #36]	@ 0x24
 800a188:	4b0c      	ldr	r3, [pc, #48]	@ (800a1bc <std+0x5c>)
 800a18a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a18c:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c0 <std+0x60>)
 800a18e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a190:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c4 <std+0x64>)
 800a192:	6323      	str	r3, [r4, #48]	@ 0x30
 800a194:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c8 <std+0x68>)
 800a196:	429c      	cmp	r4, r3
 800a198:	d006      	beq.n	800a1a8 <std+0x48>
 800a19a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a19e:	4294      	cmp	r4, r2
 800a1a0:	d002      	beq.n	800a1a8 <std+0x48>
 800a1a2:	33d0      	adds	r3, #208	@ 0xd0
 800a1a4:	429c      	cmp	r4, r3
 800a1a6:	d105      	bne.n	800a1b4 <std+0x54>
 800a1a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1b0:	f000 b8dc 	b.w	800a36c <__retarget_lock_init_recursive>
 800a1b4:	bd10      	pop	{r4, pc}
 800a1b6:	bf00      	nop
 800a1b8:	0800bf59 	.word	0x0800bf59
 800a1bc:	0800bf7b 	.word	0x0800bf7b
 800a1c0:	0800bfb3 	.word	0x0800bfb3
 800a1c4:	0800bfd7 	.word	0x0800bfd7
 800a1c8:	2000040c 	.word	0x2000040c

0800a1cc <stdio_exit_handler>:
 800a1cc:	4a02      	ldr	r2, [pc, #8]	@ (800a1d8 <stdio_exit_handler+0xc>)
 800a1ce:	4903      	ldr	r1, [pc, #12]	@ (800a1dc <stdio_exit_handler+0x10>)
 800a1d0:	4803      	ldr	r0, [pc, #12]	@ (800a1e0 <stdio_exit_handler+0x14>)
 800a1d2:	f000 b869 	b.w	800a2a8 <_fwalk_sglue>
 800a1d6:	bf00      	nop
 800a1d8:	20000028 	.word	0x20000028
 800a1dc:	0800b7ed 	.word	0x0800b7ed
 800a1e0:	20000038 	.word	0x20000038

0800a1e4 <cleanup_stdio>:
 800a1e4:	6841      	ldr	r1, [r0, #4]
 800a1e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a218 <cleanup_stdio+0x34>)
 800a1e8:	4299      	cmp	r1, r3
 800a1ea:	b510      	push	{r4, lr}
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	d001      	beq.n	800a1f4 <cleanup_stdio+0x10>
 800a1f0:	f001 fafc 	bl	800b7ec <_fflush_r>
 800a1f4:	68a1      	ldr	r1, [r4, #8]
 800a1f6:	4b09      	ldr	r3, [pc, #36]	@ (800a21c <cleanup_stdio+0x38>)
 800a1f8:	4299      	cmp	r1, r3
 800a1fa:	d002      	beq.n	800a202 <cleanup_stdio+0x1e>
 800a1fc:	4620      	mov	r0, r4
 800a1fe:	f001 faf5 	bl	800b7ec <_fflush_r>
 800a202:	68e1      	ldr	r1, [r4, #12]
 800a204:	4b06      	ldr	r3, [pc, #24]	@ (800a220 <cleanup_stdio+0x3c>)
 800a206:	4299      	cmp	r1, r3
 800a208:	d004      	beq.n	800a214 <cleanup_stdio+0x30>
 800a20a:	4620      	mov	r0, r4
 800a20c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a210:	f001 baec 	b.w	800b7ec <_fflush_r>
 800a214:	bd10      	pop	{r4, pc}
 800a216:	bf00      	nop
 800a218:	2000040c 	.word	0x2000040c
 800a21c:	20000474 	.word	0x20000474
 800a220:	200004dc 	.word	0x200004dc

0800a224 <global_stdio_init.part.0>:
 800a224:	b510      	push	{r4, lr}
 800a226:	4b0b      	ldr	r3, [pc, #44]	@ (800a254 <global_stdio_init.part.0+0x30>)
 800a228:	2104      	movs	r1, #4
 800a22a:	4c0b      	ldr	r4, [pc, #44]	@ (800a258 <global_stdio_init.part.0+0x34>)
 800a22c:	4a0b      	ldr	r2, [pc, #44]	@ (800a25c <global_stdio_init.part.0+0x38>)
 800a22e:	4620      	mov	r0, r4
 800a230:	601a      	str	r2, [r3, #0]
 800a232:	2200      	movs	r2, #0
 800a234:	f7ff ff94 	bl	800a160 <std>
 800a238:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a23c:	2201      	movs	r2, #1
 800a23e:	2109      	movs	r1, #9
 800a240:	f7ff ff8e 	bl	800a160 <std>
 800a244:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a248:	2202      	movs	r2, #2
 800a24a:	2112      	movs	r1, #18
 800a24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a250:	f7ff bf86 	b.w	800a160 <std>
 800a254:	20000544 	.word	0x20000544
 800a258:	2000040c 	.word	0x2000040c
 800a25c:	0800a1cd 	.word	0x0800a1cd

0800a260 <__sfp_lock_acquire>:
 800a260:	4801      	ldr	r0, [pc, #4]	@ (800a268 <__sfp_lock_acquire+0x8>)
 800a262:	f000 b884 	b.w	800a36e <__retarget_lock_acquire_recursive>
 800a266:	bf00      	nop
 800a268:	20000549 	.word	0x20000549

0800a26c <__sfp_lock_release>:
 800a26c:	4801      	ldr	r0, [pc, #4]	@ (800a274 <__sfp_lock_release+0x8>)
 800a26e:	f000 b87f 	b.w	800a370 <__retarget_lock_release_recursive>
 800a272:	bf00      	nop
 800a274:	20000549 	.word	0x20000549

0800a278 <__sinit>:
 800a278:	b510      	push	{r4, lr}
 800a27a:	4604      	mov	r4, r0
 800a27c:	f7ff fff0 	bl	800a260 <__sfp_lock_acquire>
 800a280:	6a23      	ldr	r3, [r4, #32]
 800a282:	b11b      	cbz	r3, 800a28c <__sinit+0x14>
 800a284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a288:	f7ff bff0 	b.w	800a26c <__sfp_lock_release>
 800a28c:	4b04      	ldr	r3, [pc, #16]	@ (800a2a0 <__sinit+0x28>)
 800a28e:	6223      	str	r3, [r4, #32]
 800a290:	4b04      	ldr	r3, [pc, #16]	@ (800a2a4 <__sinit+0x2c>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1f5      	bne.n	800a284 <__sinit+0xc>
 800a298:	f7ff ffc4 	bl	800a224 <global_stdio_init.part.0>
 800a29c:	e7f2      	b.n	800a284 <__sinit+0xc>
 800a29e:	bf00      	nop
 800a2a0:	0800a1e5 	.word	0x0800a1e5
 800a2a4:	20000544 	.word	0x20000544

0800a2a8 <_fwalk_sglue>:
 800a2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2ac:	4607      	mov	r7, r0
 800a2ae:	4688      	mov	r8, r1
 800a2b0:	4614      	mov	r4, r2
 800a2b2:	2600      	movs	r6, #0
 800a2b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2b8:	f1b9 0901 	subs.w	r9, r9, #1
 800a2bc:	d505      	bpl.n	800a2ca <_fwalk_sglue+0x22>
 800a2be:	6824      	ldr	r4, [r4, #0]
 800a2c0:	2c00      	cmp	r4, #0
 800a2c2:	d1f7      	bne.n	800a2b4 <_fwalk_sglue+0xc>
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ca:	89ab      	ldrh	r3, [r5, #12]
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	d907      	bls.n	800a2e0 <_fwalk_sglue+0x38>
 800a2d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	d003      	beq.n	800a2e0 <_fwalk_sglue+0x38>
 800a2d8:	4629      	mov	r1, r5
 800a2da:	4638      	mov	r0, r7
 800a2dc:	47c0      	blx	r8
 800a2de:	4306      	orrs	r6, r0
 800a2e0:	3568      	adds	r5, #104	@ 0x68
 800a2e2:	e7e9      	b.n	800a2b8 <_fwalk_sglue+0x10>

0800a2e4 <iprintf>:
 800a2e4:	b40f      	push	{r0, r1, r2, r3}
 800a2e6:	b507      	push	{r0, r1, r2, lr}
 800a2e8:	4906      	ldr	r1, [pc, #24]	@ (800a304 <iprintf+0x20>)
 800a2ea:	ab04      	add	r3, sp, #16
 800a2ec:	6808      	ldr	r0, [r1, #0]
 800a2ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2f2:	6881      	ldr	r1, [r0, #8]
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	f001 f833 	bl	800b360 <_vfiprintf_r>
 800a2fa:	b003      	add	sp, #12
 800a2fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a300:	b004      	add	sp, #16
 800a302:	4770      	bx	lr
 800a304:	20000034 	.word	0x20000034

0800a308 <memset>:
 800a308:	4402      	add	r2, r0
 800a30a:	4603      	mov	r3, r0
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d100      	bne.n	800a312 <memset+0xa>
 800a310:	4770      	bx	lr
 800a312:	f803 1b01 	strb.w	r1, [r3], #1
 800a316:	e7f9      	b.n	800a30c <memset+0x4>

0800a318 <__errno>:
 800a318:	4b01      	ldr	r3, [pc, #4]	@ (800a320 <__errno+0x8>)
 800a31a:	6818      	ldr	r0, [r3, #0]
 800a31c:	4770      	bx	lr
 800a31e:	bf00      	nop
 800a320:	20000034 	.word	0x20000034

0800a324 <__libc_init_array>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	4d0d      	ldr	r5, [pc, #52]	@ (800a35c <__libc_init_array+0x38>)
 800a328:	2600      	movs	r6, #0
 800a32a:	4c0d      	ldr	r4, [pc, #52]	@ (800a360 <__libc_init_array+0x3c>)
 800a32c:	1b64      	subs	r4, r4, r5
 800a32e:	10a4      	asrs	r4, r4, #2
 800a330:	42a6      	cmp	r6, r4
 800a332:	d109      	bne.n	800a348 <__libc_init_array+0x24>
 800a334:	4d0b      	ldr	r5, [pc, #44]	@ (800a364 <__libc_init_array+0x40>)
 800a336:	2600      	movs	r6, #0
 800a338:	4c0b      	ldr	r4, [pc, #44]	@ (800a368 <__libc_init_array+0x44>)
 800a33a:	f002 f915 	bl	800c568 <_init>
 800a33e:	1b64      	subs	r4, r4, r5
 800a340:	10a4      	asrs	r4, r4, #2
 800a342:	42a6      	cmp	r6, r4
 800a344:	d105      	bne.n	800a352 <__libc_init_array+0x2e>
 800a346:	bd70      	pop	{r4, r5, r6, pc}
 800a348:	f855 3b04 	ldr.w	r3, [r5], #4
 800a34c:	3601      	adds	r6, #1
 800a34e:	4798      	blx	r3
 800a350:	e7ee      	b.n	800a330 <__libc_init_array+0xc>
 800a352:	f855 3b04 	ldr.w	r3, [r5], #4
 800a356:	3601      	adds	r6, #1
 800a358:	4798      	blx	r3
 800a35a:	e7f2      	b.n	800a342 <__libc_init_array+0x1e>
 800a35c:	0800d4ac 	.word	0x0800d4ac
 800a360:	0800d4ac 	.word	0x0800d4ac
 800a364:	0800d4ac 	.word	0x0800d4ac
 800a368:	0800d4b0 	.word	0x0800d4b0

0800a36c <__retarget_lock_init_recursive>:
 800a36c:	4770      	bx	lr

0800a36e <__retarget_lock_acquire_recursive>:
 800a36e:	4770      	bx	lr

0800a370 <__retarget_lock_release_recursive>:
 800a370:	4770      	bx	lr
	...

0800a374 <_localeconv_r>:
 800a374:	4800      	ldr	r0, [pc, #0]	@ (800a378 <_localeconv_r+0x4>)
 800a376:	4770      	bx	lr
 800a378:	20000174 	.word	0x20000174

0800a37c <memchr>:
 800a37c:	b2c9      	uxtb	r1, r1
 800a37e:	4603      	mov	r3, r0
 800a380:	4402      	add	r2, r0
 800a382:	b510      	push	{r4, lr}
 800a384:	4293      	cmp	r3, r2
 800a386:	4618      	mov	r0, r3
 800a388:	d101      	bne.n	800a38e <memchr+0x12>
 800a38a:	2000      	movs	r0, #0
 800a38c:	e003      	b.n	800a396 <memchr+0x1a>
 800a38e:	7804      	ldrb	r4, [r0, #0]
 800a390:	3301      	adds	r3, #1
 800a392:	428c      	cmp	r4, r1
 800a394:	d1f6      	bne.n	800a384 <memchr+0x8>
 800a396:	bd10      	pop	{r4, pc}

0800a398 <quorem>:
 800a398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39c:	6903      	ldr	r3, [r0, #16]
 800a39e:	4607      	mov	r7, r0
 800a3a0:	690c      	ldr	r4, [r1, #16]
 800a3a2:	42a3      	cmp	r3, r4
 800a3a4:	f2c0 8083 	blt.w	800a4ae <quorem+0x116>
 800a3a8:	3c01      	subs	r4, #1
 800a3aa:	f100 0514 	add.w	r5, r0, #20
 800a3ae:	f101 0814 	add.w	r8, r1, #20
 800a3b2:	00a3      	lsls	r3, r4, #2
 800a3b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3c2:	9301      	str	r3, [sp, #4]
 800a3c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a3d0:	d331      	bcc.n	800a436 <quorem+0x9e>
 800a3d2:	f04f 0a00 	mov.w	sl, #0
 800a3d6:	46c4      	mov	ip, r8
 800a3d8:	46ae      	mov	lr, r5
 800a3da:	46d3      	mov	fp, sl
 800a3dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a3e0:	b298      	uxth	r0, r3
 800a3e2:	45e1      	cmp	r9, ip
 800a3e4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800a3e8:	fb06 a000 	mla	r0, r6, r0, sl
 800a3ec:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800a3f0:	b280      	uxth	r0, r0
 800a3f2:	fb06 2303 	mla	r3, r6, r3, r2
 800a3f6:	f8de 2000 	ldr.w	r2, [lr]
 800a3fa:	b292      	uxth	r2, r2
 800a3fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a400:	eba2 0200 	sub.w	r2, r2, r0
 800a404:	b29b      	uxth	r3, r3
 800a406:	f8de 0000 	ldr.w	r0, [lr]
 800a40a:	445a      	add	r2, fp
 800a40c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a410:	b292      	uxth	r2, r2
 800a412:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a416:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a41a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a41e:	f84e 2b04 	str.w	r2, [lr], #4
 800a422:	d2db      	bcs.n	800a3dc <quorem+0x44>
 800a424:	9b00      	ldr	r3, [sp, #0]
 800a426:	58eb      	ldr	r3, [r5, r3]
 800a428:	b92b      	cbnz	r3, 800a436 <quorem+0x9e>
 800a42a:	9b01      	ldr	r3, [sp, #4]
 800a42c:	3b04      	subs	r3, #4
 800a42e:	429d      	cmp	r5, r3
 800a430:	461a      	mov	r2, r3
 800a432:	d330      	bcc.n	800a496 <quorem+0xfe>
 800a434:	613c      	str	r4, [r7, #16]
 800a436:	4638      	mov	r0, r7
 800a438:	f001 fc82 	bl	800bd40 <__mcmp>
 800a43c:	2800      	cmp	r0, #0
 800a43e:	db26      	blt.n	800a48e <quorem+0xf6>
 800a440:	4629      	mov	r1, r5
 800a442:	2000      	movs	r0, #0
 800a444:	f858 2b04 	ldr.w	r2, [r8], #4
 800a448:	f8d1 c000 	ldr.w	ip, [r1]
 800a44c:	fa1f fe82 	uxth.w	lr, r2
 800a450:	45c1      	cmp	r9, r8
 800a452:	fa1f f38c 	uxth.w	r3, ip
 800a456:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a45a:	eba3 030e 	sub.w	r3, r3, lr
 800a45e:	4403      	add	r3, r0
 800a460:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a464:	b29b      	uxth	r3, r3
 800a466:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a46a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a46e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a472:	f841 3b04 	str.w	r3, [r1], #4
 800a476:	d2e5      	bcs.n	800a444 <quorem+0xac>
 800a478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a47c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a480:	b922      	cbnz	r2, 800a48c <quorem+0xf4>
 800a482:	3b04      	subs	r3, #4
 800a484:	429d      	cmp	r5, r3
 800a486:	461a      	mov	r2, r3
 800a488:	d30b      	bcc.n	800a4a2 <quorem+0x10a>
 800a48a:	613c      	str	r4, [r7, #16]
 800a48c:	3601      	adds	r6, #1
 800a48e:	4630      	mov	r0, r6
 800a490:	b003      	add	sp, #12
 800a492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a496:	6812      	ldr	r2, [r2, #0]
 800a498:	3b04      	subs	r3, #4
 800a49a:	2a00      	cmp	r2, #0
 800a49c:	d1ca      	bne.n	800a434 <quorem+0x9c>
 800a49e:	3c01      	subs	r4, #1
 800a4a0:	e7c5      	b.n	800a42e <quorem+0x96>
 800a4a2:	6812      	ldr	r2, [r2, #0]
 800a4a4:	3b04      	subs	r3, #4
 800a4a6:	2a00      	cmp	r2, #0
 800a4a8:	d1ef      	bne.n	800a48a <quorem+0xf2>
 800a4aa:	3c01      	subs	r4, #1
 800a4ac:	e7ea      	b.n	800a484 <quorem+0xec>
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e7ee      	b.n	800a490 <quorem+0xf8>
 800a4b2:	0000      	movs	r0, r0
 800a4b4:	0000      	movs	r0, r0
	...

0800a4b8 <_dtoa_r>:
 800a4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4bc:	69c7      	ldr	r7, [r0, #28]
 800a4be:	b097      	sub	sp, #92	@ 0x5c
 800a4c0:	4681      	mov	r9, r0
 800a4c2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a4c4:	9107      	str	r1, [sp, #28]
 800a4c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4ca:	ec55 4b10 	vmov	r4, r5, d0
 800a4ce:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a4d2:	b97f      	cbnz	r7, 800a4f4 <_dtoa_r+0x3c>
 800a4d4:	2010      	movs	r0, #16
 800a4d6:	f001 f85b 	bl	800b590 <malloc>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	f8c9 001c 	str.w	r0, [r9, #28]
 800a4e0:	b920      	cbnz	r0, 800a4ec <_dtoa_r+0x34>
 800a4e2:	4ba9      	ldr	r3, [pc, #676]	@ (800a788 <_dtoa_r+0x2d0>)
 800a4e4:	21ef      	movs	r1, #239	@ 0xef
 800a4e6:	48a9      	ldr	r0, [pc, #676]	@ (800a78c <_dtoa_r+0x2d4>)
 800a4e8:	f001 ff3e 	bl	800c368 <__assert_func>
 800a4ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a4f0:	6007      	str	r7, [r0, #0]
 800a4f2:	60c7      	str	r7, [r0, #12]
 800a4f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a4f8:	6819      	ldr	r1, [r3, #0]
 800a4fa:	b159      	cbz	r1, 800a514 <_dtoa_r+0x5c>
 800a4fc:	685a      	ldr	r2, [r3, #4]
 800a4fe:	2301      	movs	r3, #1
 800a500:	4648      	mov	r0, r9
 800a502:	4093      	lsls	r3, r2
 800a504:	604a      	str	r2, [r1, #4]
 800a506:	608b      	str	r3, [r1, #8]
 800a508:	f001 f9e4 	bl	800b8d4 <_Bfree>
 800a50c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a510:	2200      	movs	r2, #0
 800a512:	601a      	str	r2, [r3, #0]
 800a514:	1e2b      	subs	r3, r5, #0
 800a516:	bfb7      	itett	lt
 800a518:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a51c:	2300      	movge	r3, #0
 800a51e:	2201      	movlt	r2, #1
 800a520:	9305      	strlt	r3, [sp, #20]
 800a522:	bfa8      	it	ge
 800a524:	6033      	strge	r3, [r6, #0]
 800a526:	9f05      	ldr	r7, [sp, #20]
 800a528:	4b99      	ldr	r3, [pc, #612]	@ (800a790 <_dtoa_r+0x2d8>)
 800a52a:	bfb8      	it	lt
 800a52c:	6032      	strlt	r2, [r6, #0]
 800a52e:	43bb      	bics	r3, r7
 800a530:	d112      	bne.n	800a558 <_dtoa_r+0xa0>
 800a532:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a536:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a538:	6013      	str	r3, [r2, #0]
 800a53a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a53e:	4323      	orrs	r3, r4
 800a540:	f000 855a 	beq.w	800aff8 <_dtoa_r+0xb40>
 800a544:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a546:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a7a4 <_dtoa_r+0x2ec>
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	f000 855c 	beq.w	800b008 <_dtoa_r+0xb50>
 800a550:	f10a 0303 	add.w	r3, sl, #3
 800a554:	f000 bd56 	b.w	800b004 <_dtoa_r+0xb4c>
 800a558:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a55c:	2200      	movs	r2, #0
 800a55e:	2300      	movs	r3, #0
 800a560:	ec51 0b17 	vmov	r0, r1, d7
 800a564:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a568:	f7f6 fab2 	bl	8000ad0 <__aeabi_dcmpeq>
 800a56c:	4680      	mov	r8, r0
 800a56e:	b158      	cbz	r0, 800a588 <_dtoa_r+0xd0>
 800a570:	2301      	movs	r3, #1
 800a572:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a574:	6013      	str	r3, [r2, #0]
 800a576:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a578:	b113      	cbz	r3, 800a580 <_dtoa_r+0xc8>
 800a57a:	4b86      	ldr	r3, [pc, #536]	@ (800a794 <_dtoa_r+0x2dc>)
 800a57c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a57e:	6013      	str	r3, [r2, #0]
 800a580:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a7a8 <_dtoa_r+0x2f0>
 800a584:	f000 bd40 	b.w	800b008 <_dtoa_r+0xb50>
 800a588:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a58c:	aa14      	add	r2, sp, #80	@ 0x50
 800a58e:	a915      	add	r1, sp, #84	@ 0x54
 800a590:	4648      	mov	r0, r9
 800a592:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a596:	f001 fc87 	bl	800bea8 <__d2b>
 800a59a:	9002      	str	r0, [sp, #8]
 800a59c:	2e00      	cmp	r6, #0
 800a59e:	d076      	beq.n	800a68e <_dtoa_r+0x1d6>
 800a5a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5a2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5a6:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a5aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5ae:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a5b6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	2200      	movs	r2, #0
 800a5be:	4b76      	ldr	r3, [pc, #472]	@ (800a798 <_dtoa_r+0x2e0>)
 800a5c0:	f7f5 fe66 	bl	8000290 <__aeabi_dsub>
 800a5c4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a770 <_dtoa_r+0x2b8>)
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	f7f6 f819 	bl	8000600 <__aeabi_dmul>
 800a5ce:	a36a      	add	r3, pc, #424	@ (adr r3, 800a778 <_dtoa_r+0x2c0>)
 800a5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d4:	f7f5 fe5e 	bl	8000294 <__adddf3>
 800a5d8:	4604      	mov	r4, r0
 800a5da:	460d      	mov	r5, r1
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f7f5 ffa5 	bl	800052c <__aeabi_i2d>
 800a5e2:	a367      	add	r3, pc, #412	@ (adr r3, 800a780 <_dtoa_r+0x2c8>)
 800a5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e8:	f7f6 f80a 	bl	8000600 <__aeabi_dmul>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	460b      	mov	r3, r1
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	4629      	mov	r1, r5
 800a5f4:	f7f5 fe4e 	bl	8000294 <__adddf3>
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	460d      	mov	r5, r1
 800a5fc:	f7f6 fab0 	bl	8000b60 <__aeabi_d2iz>
 800a600:	2200      	movs	r2, #0
 800a602:	4607      	mov	r7, r0
 800a604:	2300      	movs	r3, #0
 800a606:	4620      	mov	r0, r4
 800a608:	4629      	mov	r1, r5
 800a60a:	f7f6 fa6b 	bl	8000ae4 <__aeabi_dcmplt>
 800a60e:	b140      	cbz	r0, 800a622 <_dtoa_r+0x16a>
 800a610:	4638      	mov	r0, r7
 800a612:	f7f5 ff8b 	bl	800052c <__aeabi_i2d>
 800a616:	4622      	mov	r2, r4
 800a618:	462b      	mov	r3, r5
 800a61a:	f7f6 fa59 	bl	8000ad0 <__aeabi_dcmpeq>
 800a61e:	b900      	cbnz	r0, 800a622 <_dtoa_r+0x16a>
 800a620:	3f01      	subs	r7, #1
 800a622:	2f16      	cmp	r7, #22
 800a624:	d852      	bhi.n	800a6cc <_dtoa_r+0x214>
 800a626:	4b5d      	ldr	r3, [pc, #372]	@ (800a79c <_dtoa_r+0x2e4>)
 800a628:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a62c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f7f6 fa56 	bl	8000ae4 <__aeabi_dcmplt>
 800a638:	2800      	cmp	r0, #0
 800a63a:	d049      	beq.n	800a6d0 <_dtoa_r+0x218>
 800a63c:	3f01      	subs	r7, #1
 800a63e:	2300      	movs	r3, #0
 800a640:	9310      	str	r3, [sp, #64]	@ 0x40
 800a642:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a644:	1b9b      	subs	r3, r3, r6
 800a646:	1e5a      	subs	r2, r3, #1
 800a648:	bf4c      	ite	mi
 800a64a:	f1c3 0301 	rsbmi	r3, r3, #1
 800a64e:	2300      	movpl	r3, #0
 800a650:	9206      	str	r2, [sp, #24]
 800a652:	bf45      	ittet	mi
 800a654:	9300      	strmi	r3, [sp, #0]
 800a656:	2300      	movmi	r3, #0
 800a658:	9300      	strpl	r3, [sp, #0]
 800a65a:	9306      	strmi	r3, [sp, #24]
 800a65c:	2f00      	cmp	r7, #0
 800a65e:	db39      	blt.n	800a6d4 <_dtoa_r+0x21c>
 800a660:	9b06      	ldr	r3, [sp, #24]
 800a662:	970d      	str	r7, [sp, #52]	@ 0x34
 800a664:	443b      	add	r3, r7
 800a666:	9306      	str	r3, [sp, #24]
 800a668:	2300      	movs	r3, #0
 800a66a:	9308      	str	r3, [sp, #32]
 800a66c:	9b07      	ldr	r3, [sp, #28]
 800a66e:	2b09      	cmp	r3, #9
 800a670:	d863      	bhi.n	800a73a <_dtoa_r+0x282>
 800a672:	2b05      	cmp	r3, #5
 800a674:	bfc5      	ittet	gt
 800a676:	3b04      	subgt	r3, #4
 800a678:	2400      	movgt	r4, #0
 800a67a:	2401      	movle	r4, #1
 800a67c:	9307      	strgt	r3, [sp, #28]
 800a67e:	9b07      	ldr	r3, [sp, #28]
 800a680:	3b02      	subs	r3, #2
 800a682:	2b03      	cmp	r3, #3
 800a684:	d865      	bhi.n	800a752 <_dtoa_r+0x29a>
 800a686:	e8df f003 	tbb	[pc, r3]
 800a68a:	5654      	.short	0x5654
 800a68c:	2d39      	.short	0x2d39
 800a68e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a692:	441e      	add	r6, r3
 800a694:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a698:	2b20      	cmp	r3, #32
 800a69a:	bfc9      	itett	gt
 800a69c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a6a0:	f1c3 0320 	rsble	r3, r3, #32
 800a6a4:	409f      	lslgt	r7, r3
 800a6a6:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a6aa:	bfd8      	it	le
 800a6ac:	fa04 f003 	lslle.w	r0, r4, r3
 800a6b0:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800a6b4:	bfc4      	itt	gt
 800a6b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a6ba:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6be:	f7f5 ff25 	bl	800050c <__aeabi_ui2d>
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a6c8:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6ca:	e776      	b.n	800a5ba <_dtoa_r+0x102>
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	e7b7      	b.n	800a640 <_dtoa_r+0x188>
 800a6d0:	9010      	str	r0, [sp, #64]	@ 0x40
 800a6d2:	e7b6      	b.n	800a642 <_dtoa_r+0x18a>
 800a6d4:	9b00      	ldr	r3, [sp, #0]
 800a6d6:	1bdb      	subs	r3, r3, r7
 800a6d8:	9300      	str	r3, [sp, #0]
 800a6da:	427b      	negs	r3, r7
 800a6dc:	9308      	str	r3, [sp, #32]
 800a6de:	2300      	movs	r3, #0
 800a6e0:	930d      	str	r3, [sp, #52]	@ 0x34
 800a6e2:	e7c3      	b.n	800a66c <_dtoa_r+0x1b4>
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6ea:	eb07 0b03 	add.w	fp, r7, r3
 800a6ee:	f10b 0301 	add.w	r3, fp, #1
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	9303      	str	r3, [sp, #12]
 800a6f6:	bfb8      	it	lt
 800a6f8:	2301      	movlt	r3, #1
 800a6fa:	e006      	b.n	800a70a <_dtoa_r+0x252>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a702:	2b00      	cmp	r3, #0
 800a704:	dd28      	ble.n	800a758 <_dtoa_r+0x2a0>
 800a706:	469b      	mov	fp, r3
 800a708:	9303      	str	r3, [sp, #12]
 800a70a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a70e:	2100      	movs	r1, #0
 800a710:	2204      	movs	r2, #4
 800a712:	f102 0514 	add.w	r5, r2, #20
 800a716:	429d      	cmp	r5, r3
 800a718:	d926      	bls.n	800a768 <_dtoa_r+0x2b0>
 800a71a:	6041      	str	r1, [r0, #4]
 800a71c:	4648      	mov	r0, r9
 800a71e:	f001 f899 	bl	800b854 <_Balloc>
 800a722:	4682      	mov	sl, r0
 800a724:	2800      	cmp	r0, #0
 800a726:	d141      	bne.n	800a7ac <_dtoa_r+0x2f4>
 800a728:	4b1d      	ldr	r3, [pc, #116]	@ (800a7a0 <_dtoa_r+0x2e8>)
 800a72a:	4602      	mov	r2, r0
 800a72c:	f240 11af 	movw	r1, #431	@ 0x1af
 800a730:	e6d9      	b.n	800a4e6 <_dtoa_r+0x2e>
 800a732:	2300      	movs	r3, #0
 800a734:	e7e3      	b.n	800a6fe <_dtoa_r+0x246>
 800a736:	2300      	movs	r3, #0
 800a738:	e7d5      	b.n	800a6e6 <_dtoa_r+0x22e>
 800a73a:	2401      	movs	r4, #1
 800a73c:	2300      	movs	r3, #0
 800a73e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a740:	9307      	str	r3, [sp, #28]
 800a742:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a746:	2200      	movs	r2, #0
 800a748:	2312      	movs	r3, #18
 800a74a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a74e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a750:	e7db      	b.n	800a70a <_dtoa_r+0x252>
 800a752:	2301      	movs	r3, #1
 800a754:	9309      	str	r3, [sp, #36]	@ 0x24
 800a756:	e7f4      	b.n	800a742 <_dtoa_r+0x28a>
 800a758:	f04f 0b01 	mov.w	fp, #1
 800a75c:	465b      	mov	r3, fp
 800a75e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a762:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a766:	e7d0      	b.n	800a70a <_dtoa_r+0x252>
 800a768:	3101      	adds	r1, #1
 800a76a:	0052      	lsls	r2, r2, #1
 800a76c:	e7d1      	b.n	800a712 <_dtoa_r+0x25a>
 800a76e:	bf00      	nop
 800a770:	636f4361 	.word	0x636f4361
 800a774:	3fd287a7 	.word	0x3fd287a7
 800a778:	8b60c8b3 	.word	0x8b60c8b3
 800a77c:	3fc68a28 	.word	0x3fc68a28
 800a780:	509f79fb 	.word	0x509f79fb
 800a784:	3fd34413 	.word	0x3fd34413
 800a788:	0800d171 	.word	0x0800d171
 800a78c:	0800d188 	.word	0x0800d188
 800a790:	7ff00000 	.word	0x7ff00000
 800a794:	0800d141 	.word	0x0800d141
 800a798:	3ff80000 	.word	0x3ff80000
 800a79c:	0800d2d8 	.word	0x0800d2d8
 800a7a0:	0800d1e0 	.word	0x0800d1e0
 800a7a4:	0800d16d 	.word	0x0800d16d
 800a7a8:	0800d140 	.word	0x0800d140
 800a7ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7b0:	6018      	str	r0, [r3, #0]
 800a7b2:	9b03      	ldr	r3, [sp, #12]
 800a7b4:	2b0e      	cmp	r3, #14
 800a7b6:	f200 80a1 	bhi.w	800a8fc <_dtoa_r+0x444>
 800a7ba:	2c00      	cmp	r4, #0
 800a7bc:	f000 809e 	beq.w	800a8fc <_dtoa_r+0x444>
 800a7c0:	2f00      	cmp	r7, #0
 800a7c2:	dd33      	ble.n	800a82c <_dtoa_r+0x374>
 800a7c4:	f007 020f 	and.w	r2, r7, #15
 800a7c8:	4b9b      	ldr	r3, [pc, #620]	@ (800aa38 <_dtoa_r+0x580>)
 800a7ca:	05f8      	lsls	r0, r7, #23
 800a7cc:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a7d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7d4:	ed93 7b00 	vldr	d7, [r3]
 800a7d8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a7dc:	d516      	bpl.n	800a80c <_dtoa_r+0x354>
 800a7de:	4b97      	ldr	r3, [pc, #604]	@ (800aa3c <_dtoa_r+0x584>)
 800a7e0:	f004 040f 	and.w	r4, r4, #15
 800a7e4:	2603      	movs	r6, #3
 800a7e6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a7ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7ee:	f7f6 f831 	bl	8000854 <__aeabi_ddiv>
 800a7f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7f6:	4d91      	ldr	r5, [pc, #580]	@ (800aa3c <_dtoa_r+0x584>)
 800a7f8:	b954      	cbnz	r4, 800a810 <_dtoa_r+0x358>
 800a7fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a7fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a802:	f7f6 f827 	bl	8000854 <__aeabi_ddiv>
 800a806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a80a:	e028      	b.n	800a85e <_dtoa_r+0x3a6>
 800a80c:	2602      	movs	r6, #2
 800a80e:	e7f2      	b.n	800a7f6 <_dtoa_r+0x33e>
 800a810:	07e1      	lsls	r1, r4, #31
 800a812:	d508      	bpl.n	800a826 <_dtoa_r+0x36e>
 800a814:	3601      	adds	r6, #1
 800a816:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a81a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a81e:	f7f5 feef 	bl	8000600 <__aeabi_dmul>
 800a822:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a826:	1064      	asrs	r4, r4, #1
 800a828:	3508      	adds	r5, #8
 800a82a:	e7e5      	b.n	800a7f8 <_dtoa_r+0x340>
 800a82c:	f000 80af 	beq.w	800a98e <_dtoa_r+0x4d6>
 800a830:	427c      	negs	r4, r7
 800a832:	4b81      	ldr	r3, [pc, #516]	@ (800aa38 <_dtoa_r+0x580>)
 800a834:	4d81      	ldr	r5, [pc, #516]	@ (800aa3c <_dtoa_r+0x584>)
 800a836:	2602      	movs	r6, #2
 800a838:	f004 020f 	and.w	r2, r4, #15
 800a83c:	1124      	asrs	r4, r4, #4
 800a83e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a842:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84a:	f7f5 fed9 	bl	8000600 <__aeabi_dmul>
 800a84e:	2300      	movs	r3, #0
 800a850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a854:	2c00      	cmp	r4, #0
 800a856:	f040 808f 	bne.w	800a978 <_dtoa_r+0x4c0>
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d1d3      	bne.n	800a806 <_dtoa_r+0x34e>
 800a85e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a860:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a864:	2b00      	cmp	r3, #0
 800a866:	f000 8094 	beq.w	800a992 <_dtoa_r+0x4da>
 800a86a:	2200      	movs	r2, #0
 800a86c:	4b74      	ldr	r3, [pc, #464]	@ (800aa40 <_dtoa_r+0x588>)
 800a86e:	4620      	mov	r0, r4
 800a870:	4629      	mov	r1, r5
 800a872:	f7f6 f937 	bl	8000ae4 <__aeabi_dcmplt>
 800a876:	2800      	cmp	r0, #0
 800a878:	f000 808b 	beq.w	800a992 <_dtoa_r+0x4da>
 800a87c:	9b03      	ldr	r3, [sp, #12]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	f000 8087 	beq.w	800a992 <_dtoa_r+0x4da>
 800a884:	f1bb 0f00 	cmp.w	fp, #0
 800a888:	dd34      	ble.n	800a8f4 <_dtoa_r+0x43c>
 800a88a:	4620      	mov	r0, r4
 800a88c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a890:	3601      	adds	r6, #1
 800a892:	465c      	mov	r4, fp
 800a894:	2200      	movs	r2, #0
 800a896:	4b6b      	ldr	r3, [pc, #428]	@ (800aa44 <_dtoa_r+0x58c>)
 800a898:	4629      	mov	r1, r5
 800a89a:	f7f5 feb1 	bl	8000600 <__aeabi_dmul>
 800a89e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	f7f5 fe42 	bl	800052c <__aeabi_i2d>
 800a8a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8ac:	f7f5 fea8 	bl	8000600 <__aeabi_dmul>
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	4b65      	ldr	r3, [pc, #404]	@ (800aa48 <_dtoa_r+0x590>)
 800a8b4:	f7f5 fcee 	bl	8000294 <__adddf3>
 800a8b8:	4605      	mov	r5, r0
 800a8ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8be:	2c00      	cmp	r4, #0
 800a8c0:	d16a      	bne.n	800a998 <_dtoa_r+0x4e0>
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	4b61      	ldr	r3, [pc, #388]	@ (800aa4c <_dtoa_r+0x594>)
 800a8c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ca:	f7f5 fce1 	bl	8000290 <__aeabi_dsub>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8d6:	462a      	mov	r2, r5
 800a8d8:	4633      	mov	r3, r6
 800a8da:	f7f6 f921 	bl	8000b20 <__aeabi_dcmpgt>
 800a8de:	2800      	cmp	r0, #0
 800a8e0:	f040 8298 	bne.w	800ae14 <_dtoa_r+0x95c>
 800a8e4:	462a      	mov	r2, r5
 800a8e6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a8ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ee:	f7f6 f8f9 	bl	8000ae4 <__aeabi_dcmplt>
 800a8f2:	bb38      	cbnz	r0, 800a944 <_dtoa_r+0x48c>
 800a8f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a8f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a8fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	f2c0 8157 	blt.w	800abb2 <_dtoa_r+0x6fa>
 800a904:	2f0e      	cmp	r7, #14
 800a906:	f300 8154 	bgt.w	800abb2 <_dtoa_r+0x6fa>
 800a90a:	4b4b      	ldr	r3, [pc, #300]	@ (800aa38 <_dtoa_r+0x580>)
 800a90c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a910:	ed93 7b00 	vldr	d7, [r3]
 800a914:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a916:	2b00      	cmp	r3, #0
 800a918:	ed8d 7b00 	vstr	d7, [sp]
 800a91c:	f280 80e5 	bge.w	800aaea <_dtoa_r+0x632>
 800a920:	9b03      	ldr	r3, [sp, #12]
 800a922:	2b00      	cmp	r3, #0
 800a924:	f300 80e1 	bgt.w	800aaea <_dtoa_r+0x632>
 800a928:	d10c      	bne.n	800a944 <_dtoa_r+0x48c>
 800a92a:	2200      	movs	r2, #0
 800a92c:	4b47      	ldr	r3, [pc, #284]	@ (800aa4c <_dtoa_r+0x594>)
 800a92e:	ec51 0b17 	vmov	r0, r1, d7
 800a932:	f7f5 fe65 	bl	8000600 <__aeabi_dmul>
 800a936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a93a:	f7f6 f8e7 	bl	8000b0c <__aeabi_dcmpge>
 800a93e:	2800      	cmp	r0, #0
 800a940:	f000 8266 	beq.w	800ae10 <_dtoa_r+0x958>
 800a944:	2400      	movs	r4, #0
 800a946:	4625      	mov	r5, r4
 800a948:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a94a:	4656      	mov	r6, sl
 800a94c:	ea6f 0803 	mvn.w	r8, r3
 800a950:	2700      	movs	r7, #0
 800a952:	4621      	mov	r1, r4
 800a954:	4648      	mov	r0, r9
 800a956:	f000 ffbd 	bl	800b8d4 <_Bfree>
 800a95a:	2d00      	cmp	r5, #0
 800a95c:	f000 80bd 	beq.w	800aada <_dtoa_r+0x622>
 800a960:	b12f      	cbz	r7, 800a96e <_dtoa_r+0x4b6>
 800a962:	42af      	cmp	r7, r5
 800a964:	d003      	beq.n	800a96e <_dtoa_r+0x4b6>
 800a966:	4639      	mov	r1, r7
 800a968:	4648      	mov	r0, r9
 800a96a:	f000 ffb3 	bl	800b8d4 <_Bfree>
 800a96e:	4629      	mov	r1, r5
 800a970:	4648      	mov	r0, r9
 800a972:	f000 ffaf 	bl	800b8d4 <_Bfree>
 800a976:	e0b0      	b.n	800aada <_dtoa_r+0x622>
 800a978:	07e2      	lsls	r2, r4, #31
 800a97a:	d505      	bpl.n	800a988 <_dtoa_r+0x4d0>
 800a97c:	3601      	adds	r6, #1
 800a97e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a982:	f7f5 fe3d 	bl	8000600 <__aeabi_dmul>
 800a986:	2301      	movs	r3, #1
 800a988:	1064      	asrs	r4, r4, #1
 800a98a:	3508      	adds	r5, #8
 800a98c:	e762      	b.n	800a854 <_dtoa_r+0x39c>
 800a98e:	2602      	movs	r6, #2
 800a990:	e765      	b.n	800a85e <_dtoa_r+0x3a6>
 800a992:	46b8      	mov	r8, r7
 800a994:	9c03      	ldr	r4, [sp, #12]
 800a996:	e784      	b.n	800a8a2 <_dtoa_r+0x3ea>
 800a998:	4b27      	ldr	r3, [pc, #156]	@ (800aa38 <_dtoa_r+0x580>)
 800a99a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a99c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9a0:	4454      	add	r4, sl
 800a9a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9a6:	2900      	cmp	r1, #0
 800a9a8:	d054      	beq.n	800aa54 <_dtoa_r+0x59c>
 800a9aa:	2000      	movs	r0, #0
 800a9ac:	4928      	ldr	r1, [pc, #160]	@ (800aa50 <_dtoa_r+0x598>)
 800a9ae:	f7f5 ff51 	bl	8000854 <__aeabi_ddiv>
 800a9b2:	4633      	mov	r3, r6
 800a9b4:	4656      	mov	r6, sl
 800a9b6:	462a      	mov	r2, r5
 800a9b8:	f7f5 fc6a 	bl	8000290 <__aeabi_dsub>
 800a9bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c4:	f7f6 f8cc 	bl	8000b60 <__aeabi_d2iz>
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	f7f5 fdaf 	bl	800052c <__aeabi_i2d>
 800a9ce:	4602      	mov	r2, r0
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	3530      	adds	r5, #48	@ 0x30
 800a9d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9d8:	f7f5 fc5a 	bl	8000290 <__aeabi_dsub>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	460b      	mov	r3, r1
 800a9e0:	f806 5b01 	strb.w	r5, [r6], #1
 800a9e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a9e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9ec:	f7f6 f87a 	bl	8000ae4 <__aeabi_dcmplt>
 800a9f0:	2800      	cmp	r0, #0
 800a9f2:	d172      	bne.n	800aada <_dtoa_r+0x622>
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	4912      	ldr	r1, [pc, #72]	@ (800aa40 <_dtoa_r+0x588>)
 800a9f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9fc:	f7f5 fc48 	bl	8000290 <__aeabi_dsub>
 800aa00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa04:	f7f6 f86e 	bl	8000ae4 <__aeabi_dcmplt>
 800aa08:	2800      	cmp	r0, #0
 800aa0a:	f040 80b4 	bne.w	800ab76 <_dtoa_r+0x6be>
 800aa0e:	42a6      	cmp	r6, r4
 800aa10:	f43f af70 	beq.w	800a8f4 <_dtoa_r+0x43c>
 800aa14:	2200      	movs	r2, #0
 800aa16:	4b0b      	ldr	r3, [pc, #44]	@ (800aa44 <_dtoa_r+0x58c>)
 800aa18:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa1c:	f7f5 fdf0 	bl	8000600 <__aeabi_dmul>
 800aa20:	2200      	movs	r2, #0
 800aa22:	4b08      	ldr	r3, [pc, #32]	@ (800aa44 <_dtoa_r+0x58c>)
 800aa24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa2c:	f7f5 fde8 	bl	8000600 <__aeabi_dmul>
 800aa30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa34:	e7c4      	b.n	800a9c0 <_dtoa_r+0x508>
 800aa36:	bf00      	nop
 800aa38:	0800d2d8 	.word	0x0800d2d8
 800aa3c:	0800d2b0 	.word	0x0800d2b0
 800aa40:	3ff00000 	.word	0x3ff00000
 800aa44:	40240000 	.word	0x40240000
 800aa48:	401c0000 	.word	0x401c0000
 800aa4c:	40140000 	.word	0x40140000
 800aa50:	3fe00000 	.word	0x3fe00000
 800aa54:	4631      	mov	r1, r6
 800aa56:	4656      	mov	r6, sl
 800aa58:	4628      	mov	r0, r5
 800aa5a:	f7f5 fdd1 	bl	8000600 <__aeabi_dmul>
 800aa5e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aa60:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa68:	f7f6 f87a 	bl	8000b60 <__aeabi_d2iz>
 800aa6c:	4605      	mov	r5, r0
 800aa6e:	f7f5 fd5d 	bl	800052c <__aeabi_i2d>
 800aa72:	4602      	mov	r2, r0
 800aa74:	3530      	adds	r5, #48	@ 0x30
 800aa76:	460b      	mov	r3, r1
 800aa78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa7c:	f7f5 fc08 	bl	8000290 <__aeabi_dsub>
 800aa80:	f806 5b01 	strb.w	r5, [r6], #1
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	42a6      	cmp	r6, r4
 800aa8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa8e:	f04f 0200 	mov.w	r2, #0
 800aa92:	d124      	bne.n	800aade <_dtoa_r+0x626>
 800aa94:	4baf      	ldr	r3, [pc, #700]	@ (800ad54 <_dtoa_r+0x89c>)
 800aa96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa9a:	f7f5 fbfb 	bl	8000294 <__adddf3>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa6:	f7f6 f83b 	bl	8000b20 <__aeabi_dcmpgt>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d163      	bne.n	800ab76 <_dtoa_r+0x6be>
 800aaae:	2000      	movs	r0, #0
 800aab0:	49a8      	ldr	r1, [pc, #672]	@ (800ad54 <_dtoa_r+0x89c>)
 800aab2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aab6:	f7f5 fbeb 	bl	8000290 <__aeabi_dsub>
 800aaba:	4602      	mov	r2, r0
 800aabc:	460b      	mov	r3, r1
 800aabe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aac2:	f7f6 f80f 	bl	8000ae4 <__aeabi_dcmplt>
 800aac6:	2800      	cmp	r0, #0
 800aac8:	f43f af14 	beq.w	800a8f4 <_dtoa_r+0x43c>
 800aacc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aace:	1e73      	subs	r3, r6, #1
 800aad0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aad2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aad6:	2b30      	cmp	r3, #48	@ 0x30
 800aad8:	d0f8      	beq.n	800aacc <_dtoa_r+0x614>
 800aada:	4647      	mov	r7, r8
 800aadc:	e03b      	b.n	800ab56 <_dtoa_r+0x69e>
 800aade:	4b9e      	ldr	r3, [pc, #632]	@ (800ad58 <_dtoa_r+0x8a0>)
 800aae0:	f7f5 fd8e 	bl	8000600 <__aeabi_dmul>
 800aae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aae8:	e7bc      	b.n	800aa64 <_dtoa_r+0x5ac>
 800aaea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aaee:	4656      	mov	r6, sl
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	4629      	mov	r1, r5
 800aaf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaf8:	f7f5 feac 	bl	8000854 <__aeabi_ddiv>
 800aafc:	f7f6 f830 	bl	8000b60 <__aeabi_d2iz>
 800ab00:	4680      	mov	r8, r0
 800ab02:	f7f5 fd13 	bl	800052c <__aeabi_i2d>
 800ab06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab0a:	f7f5 fd79 	bl	8000600 <__aeabi_dmul>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	4620      	mov	r0, r4
 800ab12:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab16:	460b      	mov	r3, r1
 800ab18:	4629      	mov	r1, r5
 800ab1a:	f7f5 fbb9 	bl	8000290 <__aeabi_dsub>
 800ab1e:	9d03      	ldr	r5, [sp, #12]
 800ab20:	f806 4b01 	strb.w	r4, [r6], #1
 800ab24:	eba6 040a 	sub.w	r4, r6, sl
 800ab28:	4602      	mov	r2, r0
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	42a5      	cmp	r5, r4
 800ab2e:	d133      	bne.n	800ab98 <_dtoa_r+0x6e0>
 800ab30:	f7f5 fbb0 	bl	8000294 <__adddf3>
 800ab34:	4604      	mov	r4, r0
 800ab36:	460d      	mov	r5, r1
 800ab38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab3c:	f7f5 fff0 	bl	8000b20 <__aeabi_dcmpgt>
 800ab40:	b9c0      	cbnz	r0, 800ab74 <_dtoa_r+0x6bc>
 800ab42:	4620      	mov	r0, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab4a:	f7f5 ffc1 	bl	8000ad0 <__aeabi_dcmpeq>
 800ab4e:	b110      	cbz	r0, 800ab56 <_dtoa_r+0x69e>
 800ab50:	f018 0f01 	tst.w	r8, #1
 800ab54:	d10e      	bne.n	800ab74 <_dtoa_r+0x6bc>
 800ab56:	9902      	ldr	r1, [sp, #8]
 800ab58:	4648      	mov	r0, r9
 800ab5a:	f000 febb 	bl	800b8d4 <_Bfree>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	3701      	adds	r7, #1
 800ab62:	7033      	strb	r3, [r6, #0]
 800ab64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab66:	601f      	str	r7, [r3, #0]
 800ab68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	f000 824c 	beq.w	800b008 <_dtoa_r+0xb50>
 800ab70:	601e      	str	r6, [r3, #0]
 800ab72:	e249      	b.n	800b008 <_dtoa_r+0xb50>
 800ab74:	46b8      	mov	r8, r7
 800ab76:	4633      	mov	r3, r6
 800ab78:	461e      	mov	r6, r3
 800ab7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab7e:	2a39      	cmp	r2, #57	@ 0x39
 800ab80:	d106      	bne.n	800ab90 <_dtoa_r+0x6d8>
 800ab82:	459a      	cmp	sl, r3
 800ab84:	d1f8      	bne.n	800ab78 <_dtoa_r+0x6c0>
 800ab86:	2230      	movs	r2, #48	@ 0x30
 800ab88:	f108 0801 	add.w	r8, r8, #1
 800ab8c:	f88a 2000 	strb.w	r2, [sl]
 800ab90:	781a      	ldrb	r2, [r3, #0]
 800ab92:	3201      	adds	r2, #1
 800ab94:	701a      	strb	r2, [r3, #0]
 800ab96:	e7a0      	b.n	800aada <_dtoa_r+0x622>
 800ab98:	2200      	movs	r2, #0
 800ab9a:	4b6f      	ldr	r3, [pc, #444]	@ (800ad58 <_dtoa_r+0x8a0>)
 800ab9c:	f7f5 fd30 	bl	8000600 <__aeabi_dmul>
 800aba0:	2200      	movs	r2, #0
 800aba2:	2300      	movs	r3, #0
 800aba4:	4604      	mov	r4, r0
 800aba6:	460d      	mov	r5, r1
 800aba8:	f7f5 ff92 	bl	8000ad0 <__aeabi_dcmpeq>
 800abac:	2800      	cmp	r0, #0
 800abae:	d09f      	beq.n	800aaf0 <_dtoa_r+0x638>
 800abb0:	e7d1      	b.n	800ab56 <_dtoa_r+0x69e>
 800abb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abb4:	2a00      	cmp	r2, #0
 800abb6:	f000 80ea 	beq.w	800ad8e <_dtoa_r+0x8d6>
 800abba:	9a07      	ldr	r2, [sp, #28]
 800abbc:	2a01      	cmp	r2, #1
 800abbe:	f300 80cd 	bgt.w	800ad5c <_dtoa_r+0x8a4>
 800abc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800abc4:	2a00      	cmp	r2, #0
 800abc6:	f000 80c1 	beq.w	800ad4c <_dtoa_r+0x894>
 800abca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800abce:	9c08      	ldr	r4, [sp, #32]
 800abd0:	9e00      	ldr	r6, [sp, #0]
 800abd2:	9a00      	ldr	r2, [sp, #0]
 800abd4:	2101      	movs	r1, #1
 800abd6:	4648      	mov	r0, r9
 800abd8:	441a      	add	r2, r3
 800abda:	9200      	str	r2, [sp, #0]
 800abdc:	9a06      	ldr	r2, [sp, #24]
 800abde:	441a      	add	r2, r3
 800abe0:	9206      	str	r2, [sp, #24]
 800abe2:	f000 ff2d 	bl	800ba40 <__i2b>
 800abe6:	4605      	mov	r5, r0
 800abe8:	b166      	cbz	r6, 800ac04 <_dtoa_r+0x74c>
 800abea:	9b06      	ldr	r3, [sp, #24]
 800abec:	2b00      	cmp	r3, #0
 800abee:	dd09      	ble.n	800ac04 <_dtoa_r+0x74c>
 800abf0:	42b3      	cmp	r3, r6
 800abf2:	9a00      	ldr	r2, [sp, #0]
 800abf4:	bfa8      	it	ge
 800abf6:	4633      	movge	r3, r6
 800abf8:	1ad2      	subs	r2, r2, r3
 800abfa:	1af6      	subs	r6, r6, r3
 800abfc:	9200      	str	r2, [sp, #0]
 800abfe:	9a06      	ldr	r2, [sp, #24]
 800ac00:	1ad3      	subs	r3, r2, r3
 800ac02:	9306      	str	r3, [sp, #24]
 800ac04:	9b08      	ldr	r3, [sp, #32]
 800ac06:	b30b      	cbz	r3, 800ac4c <_dtoa_r+0x794>
 800ac08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	f000 80c6 	beq.w	800ad9c <_dtoa_r+0x8e4>
 800ac10:	2c00      	cmp	r4, #0
 800ac12:	f000 80c0 	beq.w	800ad96 <_dtoa_r+0x8de>
 800ac16:	4629      	mov	r1, r5
 800ac18:	4622      	mov	r2, r4
 800ac1a:	4648      	mov	r0, r9
 800ac1c:	f000 ffca 	bl	800bbb4 <__pow5mult>
 800ac20:	9a02      	ldr	r2, [sp, #8]
 800ac22:	4601      	mov	r1, r0
 800ac24:	4605      	mov	r5, r0
 800ac26:	4648      	mov	r0, r9
 800ac28:	f000 ff20 	bl	800ba6c <__multiply>
 800ac2c:	9902      	ldr	r1, [sp, #8]
 800ac2e:	4680      	mov	r8, r0
 800ac30:	4648      	mov	r0, r9
 800ac32:	f000 fe4f 	bl	800b8d4 <_Bfree>
 800ac36:	9b08      	ldr	r3, [sp, #32]
 800ac38:	1b1b      	subs	r3, r3, r4
 800ac3a:	9308      	str	r3, [sp, #32]
 800ac3c:	f000 80b1 	beq.w	800ada2 <_dtoa_r+0x8ea>
 800ac40:	9a08      	ldr	r2, [sp, #32]
 800ac42:	4641      	mov	r1, r8
 800ac44:	4648      	mov	r0, r9
 800ac46:	f000 ffb5 	bl	800bbb4 <__pow5mult>
 800ac4a:	9002      	str	r0, [sp, #8]
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	4648      	mov	r0, r9
 800ac50:	f000 fef6 	bl	800ba40 <__i2b>
 800ac54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac56:	4604      	mov	r4, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	f000 81d9 	beq.w	800b010 <_dtoa_r+0xb58>
 800ac5e:	461a      	mov	r2, r3
 800ac60:	4601      	mov	r1, r0
 800ac62:	4648      	mov	r0, r9
 800ac64:	f000 ffa6 	bl	800bbb4 <__pow5mult>
 800ac68:	9b07      	ldr	r3, [sp, #28]
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	f300 809f 	bgt.w	800adb0 <_dtoa_r+0x8f8>
 800ac72:	9b04      	ldr	r3, [sp, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	f040 8097 	bne.w	800ada8 <_dtoa_r+0x8f0>
 800ac7a:	9b05      	ldr	r3, [sp, #20]
 800ac7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f040 8093 	bne.w	800adac <_dtoa_r+0x8f4>
 800ac86:	9b05      	ldr	r3, [sp, #20]
 800ac88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac8c:	0d1b      	lsrs	r3, r3, #20
 800ac8e:	051b      	lsls	r3, r3, #20
 800ac90:	b133      	cbz	r3, 800aca0 <_dtoa_r+0x7e8>
 800ac92:	9b00      	ldr	r3, [sp, #0]
 800ac94:	3301      	adds	r3, #1
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	9b06      	ldr	r3, [sp, #24]
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	9306      	str	r3, [sp, #24]
 800ac9e:	2301      	movs	r3, #1
 800aca0:	9308      	str	r3, [sp, #32]
 800aca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f000 81b9 	beq.w	800b01c <_dtoa_r+0xb64>
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800acb0:	6918      	ldr	r0, [r3, #16]
 800acb2:	f000 fe79 	bl	800b9a8 <__hi0bits>
 800acb6:	f1c0 0020 	rsb	r0, r0, #32
 800acba:	9b06      	ldr	r3, [sp, #24]
 800acbc:	4418      	add	r0, r3
 800acbe:	f010 001f 	ands.w	r0, r0, #31
 800acc2:	f000 8082 	beq.w	800adca <_dtoa_r+0x912>
 800acc6:	f1c0 0320 	rsb	r3, r0, #32
 800acca:	2b04      	cmp	r3, #4
 800accc:	dd73      	ble.n	800adb6 <_dtoa_r+0x8fe>
 800acce:	f1c0 001c 	rsb	r0, r0, #28
 800acd2:	9b00      	ldr	r3, [sp, #0]
 800acd4:	4403      	add	r3, r0
 800acd6:	4406      	add	r6, r0
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	9b06      	ldr	r3, [sp, #24]
 800acdc:	4403      	add	r3, r0
 800acde:	9306      	str	r3, [sp, #24]
 800ace0:	9b00      	ldr	r3, [sp, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	dd05      	ble.n	800acf2 <_dtoa_r+0x83a>
 800ace6:	461a      	mov	r2, r3
 800ace8:	9902      	ldr	r1, [sp, #8]
 800acea:	4648      	mov	r0, r9
 800acec:	f000 ffbc 	bl	800bc68 <__lshift>
 800acf0:	9002      	str	r0, [sp, #8]
 800acf2:	9b06      	ldr	r3, [sp, #24]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	dd05      	ble.n	800ad04 <_dtoa_r+0x84c>
 800acf8:	4621      	mov	r1, r4
 800acfa:	461a      	mov	r2, r3
 800acfc:	4648      	mov	r0, r9
 800acfe:	f000 ffb3 	bl	800bc68 <__lshift>
 800ad02:	4604      	mov	r4, r0
 800ad04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d061      	beq.n	800adce <_dtoa_r+0x916>
 800ad0a:	4621      	mov	r1, r4
 800ad0c:	9802      	ldr	r0, [sp, #8]
 800ad0e:	f001 f817 	bl	800bd40 <__mcmp>
 800ad12:	2800      	cmp	r0, #0
 800ad14:	da5b      	bge.n	800adce <_dtoa_r+0x916>
 800ad16:	2300      	movs	r3, #0
 800ad18:	220a      	movs	r2, #10
 800ad1a:	9902      	ldr	r1, [sp, #8]
 800ad1c:	4648      	mov	r0, r9
 800ad1e:	f000 fdfb 	bl	800b918 <__multadd>
 800ad22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad24:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ad28:	9002      	str	r0, [sp, #8]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	f000 8178 	beq.w	800b020 <_dtoa_r+0xb68>
 800ad30:	4629      	mov	r1, r5
 800ad32:	2300      	movs	r3, #0
 800ad34:	220a      	movs	r2, #10
 800ad36:	4648      	mov	r0, r9
 800ad38:	f000 fdee 	bl	800b918 <__multadd>
 800ad3c:	f1bb 0f00 	cmp.w	fp, #0
 800ad40:	4605      	mov	r5, r0
 800ad42:	dc6f      	bgt.n	800ae24 <_dtoa_r+0x96c>
 800ad44:	9b07      	ldr	r3, [sp, #28]
 800ad46:	2b02      	cmp	r3, #2
 800ad48:	dc49      	bgt.n	800adde <_dtoa_r+0x926>
 800ad4a:	e06b      	b.n	800ae24 <_dtoa_r+0x96c>
 800ad4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad52:	e73c      	b.n	800abce <_dtoa_r+0x716>
 800ad54:	3fe00000 	.word	0x3fe00000
 800ad58:	40240000 	.word	0x40240000
 800ad5c:	9b03      	ldr	r3, [sp, #12]
 800ad5e:	1e5c      	subs	r4, r3, #1
 800ad60:	9b08      	ldr	r3, [sp, #32]
 800ad62:	42a3      	cmp	r3, r4
 800ad64:	db09      	blt.n	800ad7a <_dtoa_r+0x8c2>
 800ad66:	1b1c      	subs	r4, r3, r4
 800ad68:	9b03      	ldr	r3, [sp, #12]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f6bf af30 	bge.w	800abd0 <_dtoa_r+0x718>
 800ad70:	9b00      	ldr	r3, [sp, #0]
 800ad72:	9a03      	ldr	r2, [sp, #12]
 800ad74:	1a9e      	subs	r6, r3, r2
 800ad76:	2300      	movs	r3, #0
 800ad78:	e72b      	b.n	800abd2 <_dtoa_r+0x71a>
 800ad7a:	9b08      	ldr	r3, [sp, #32]
 800ad7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad7e:	1ae3      	subs	r3, r4, r3
 800ad80:	9408      	str	r4, [sp, #32]
 800ad82:	9e00      	ldr	r6, [sp, #0]
 800ad84:	2400      	movs	r4, #0
 800ad86:	441a      	add	r2, r3
 800ad88:	9b03      	ldr	r3, [sp, #12]
 800ad8a:	920d      	str	r2, [sp, #52]	@ 0x34
 800ad8c:	e721      	b.n	800abd2 <_dtoa_r+0x71a>
 800ad8e:	9c08      	ldr	r4, [sp, #32]
 800ad90:	9e00      	ldr	r6, [sp, #0]
 800ad92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ad94:	e728      	b.n	800abe8 <_dtoa_r+0x730>
 800ad96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ad9a:	e751      	b.n	800ac40 <_dtoa_r+0x788>
 800ad9c:	9a08      	ldr	r2, [sp, #32]
 800ad9e:	9902      	ldr	r1, [sp, #8]
 800ada0:	e750      	b.n	800ac44 <_dtoa_r+0x78c>
 800ada2:	f8cd 8008 	str.w	r8, [sp, #8]
 800ada6:	e751      	b.n	800ac4c <_dtoa_r+0x794>
 800ada8:	2300      	movs	r3, #0
 800adaa:	e779      	b.n	800aca0 <_dtoa_r+0x7e8>
 800adac:	9b04      	ldr	r3, [sp, #16]
 800adae:	e777      	b.n	800aca0 <_dtoa_r+0x7e8>
 800adb0:	2300      	movs	r3, #0
 800adb2:	9308      	str	r3, [sp, #32]
 800adb4:	e779      	b.n	800acaa <_dtoa_r+0x7f2>
 800adb6:	d093      	beq.n	800ace0 <_dtoa_r+0x828>
 800adb8:	331c      	adds	r3, #28
 800adba:	9a00      	ldr	r2, [sp, #0]
 800adbc:	441a      	add	r2, r3
 800adbe:	441e      	add	r6, r3
 800adc0:	9200      	str	r2, [sp, #0]
 800adc2:	9a06      	ldr	r2, [sp, #24]
 800adc4:	441a      	add	r2, r3
 800adc6:	9206      	str	r2, [sp, #24]
 800adc8:	e78a      	b.n	800ace0 <_dtoa_r+0x828>
 800adca:	4603      	mov	r3, r0
 800adcc:	e7f4      	b.n	800adb8 <_dtoa_r+0x900>
 800adce:	9b03      	ldr	r3, [sp, #12]
 800add0:	46b8      	mov	r8, r7
 800add2:	2b00      	cmp	r3, #0
 800add4:	dc20      	bgt.n	800ae18 <_dtoa_r+0x960>
 800add6:	469b      	mov	fp, r3
 800add8:	9b07      	ldr	r3, [sp, #28]
 800adda:	2b02      	cmp	r3, #2
 800addc:	dd1e      	ble.n	800ae1c <_dtoa_r+0x964>
 800adde:	f1bb 0f00 	cmp.w	fp, #0
 800ade2:	f47f adb1 	bne.w	800a948 <_dtoa_r+0x490>
 800ade6:	4621      	mov	r1, r4
 800ade8:	465b      	mov	r3, fp
 800adea:	2205      	movs	r2, #5
 800adec:	4648      	mov	r0, r9
 800adee:	f000 fd93 	bl	800b918 <__multadd>
 800adf2:	4601      	mov	r1, r0
 800adf4:	4604      	mov	r4, r0
 800adf6:	9802      	ldr	r0, [sp, #8]
 800adf8:	f000 ffa2 	bl	800bd40 <__mcmp>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	f77f ada3 	ble.w	800a948 <_dtoa_r+0x490>
 800ae02:	4656      	mov	r6, sl
 800ae04:	2331      	movs	r3, #49	@ 0x31
 800ae06:	f108 0801 	add.w	r8, r8, #1
 800ae0a:	f806 3b01 	strb.w	r3, [r6], #1
 800ae0e:	e59f      	b.n	800a950 <_dtoa_r+0x498>
 800ae10:	46b8      	mov	r8, r7
 800ae12:	9c03      	ldr	r4, [sp, #12]
 800ae14:	4625      	mov	r5, r4
 800ae16:	e7f4      	b.n	800ae02 <_dtoa_r+0x94a>
 800ae18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 8102 	beq.w	800b028 <_dtoa_r+0xb70>
 800ae24:	2e00      	cmp	r6, #0
 800ae26:	dd05      	ble.n	800ae34 <_dtoa_r+0x97c>
 800ae28:	4629      	mov	r1, r5
 800ae2a:	4632      	mov	r2, r6
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	f000 ff1b 	bl	800bc68 <__lshift>
 800ae32:	4605      	mov	r5, r0
 800ae34:	9b08      	ldr	r3, [sp, #32]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d05c      	beq.n	800aef4 <_dtoa_r+0xa3c>
 800ae3a:	6869      	ldr	r1, [r5, #4]
 800ae3c:	4648      	mov	r0, r9
 800ae3e:	f000 fd09 	bl	800b854 <_Balloc>
 800ae42:	4606      	mov	r6, r0
 800ae44:	b928      	cbnz	r0, 800ae52 <_dtoa_r+0x99a>
 800ae46:	4b83      	ldr	r3, [pc, #524]	@ (800b054 <_dtoa_r+0xb9c>)
 800ae48:	4602      	mov	r2, r0
 800ae4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae4e:	f7ff bb4a 	b.w	800a4e6 <_dtoa_r+0x2e>
 800ae52:	692a      	ldr	r2, [r5, #16]
 800ae54:	f105 010c 	add.w	r1, r5, #12
 800ae58:	300c      	adds	r0, #12
 800ae5a:	3202      	adds	r2, #2
 800ae5c:	0092      	lsls	r2, r2, #2
 800ae5e:	f001 fa75 	bl	800c34c <memcpy>
 800ae62:	2201      	movs	r2, #1
 800ae64:	4631      	mov	r1, r6
 800ae66:	4648      	mov	r0, r9
 800ae68:	f000 fefe 	bl	800bc68 <__lshift>
 800ae6c:	f10a 0301 	add.w	r3, sl, #1
 800ae70:	462f      	mov	r7, r5
 800ae72:	4605      	mov	r5, r0
 800ae74:	9300      	str	r3, [sp, #0]
 800ae76:	eb0a 030b 	add.w	r3, sl, fp
 800ae7a:	9308      	str	r3, [sp, #32]
 800ae7c:	9b04      	ldr	r3, [sp, #16]
 800ae7e:	f003 0301 	and.w	r3, r3, #1
 800ae82:	9306      	str	r3, [sp, #24]
 800ae84:	9b00      	ldr	r3, [sp, #0]
 800ae86:	4621      	mov	r1, r4
 800ae88:	9802      	ldr	r0, [sp, #8]
 800ae8a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ae8e:	f7ff fa83 	bl	800a398 <quorem>
 800ae92:	4603      	mov	r3, r0
 800ae94:	4639      	mov	r1, r7
 800ae96:	9003      	str	r0, [sp, #12]
 800ae98:	3330      	adds	r3, #48	@ 0x30
 800ae9a:	9802      	ldr	r0, [sp, #8]
 800ae9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae9e:	f000 ff4f 	bl	800bd40 <__mcmp>
 800aea2:	462a      	mov	r2, r5
 800aea4:	9004      	str	r0, [sp, #16]
 800aea6:	4621      	mov	r1, r4
 800aea8:	4648      	mov	r0, r9
 800aeaa:	f000 ff65 	bl	800bd78 <__mdiff>
 800aeae:	68c2      	ldr	r2, [r0, #12]
 800aeb0:	4606      	mov	r6, r0
 800aeb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb4:	bb02      	cbnz	r2, 800aef8 <_dtoa_r+0xa40>
 800aeb6:	4601      	mov	r1, r0
 800aeb8:	9802      	ldr	r0, [sp, #8]
 800aeba:	f000 ff41 	bl	800bd40 <__mcmp>
 800aebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec0:	4602      	mov	r2, r0
 800aec2:	4631      	mov	r1, r6
 800aec4:	4648      	mov	r0, r9
 800aec6:	920c      	str	r2, [sp, #48]	@ 0x30
 800aec8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeca:	f000 fd03 	bl	800b8d4 <_Bfree>
 800aece:	9b07      	ldr	r3, [sp, #28]
 800aed0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aed2:	9e00      	ldr	r6, [sp, #0]
 800aed4:	ea42 0103 	orr.w	r1, r2, r3
 800aed8:	9b06      	ldr	r3, [sp, #24]
 800aeda:	4319      	orrs	r1, r3
 800aedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aede:	d10d      	bne.n	800aefc <_dtoa_r+0xa44>
 800aee0:	2b39      	cmp	r3, #57	@ 0x39
 800aee2:	d027      	beq.n	800af34 <_dtoa_r+0xa7c>
 800aee4:	9a04      	ldr	r2, [sp, #16]
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	dd01      	ble.n	800aeee <_dtoa_r+0xa36>
 800aeea:	9b03      	ldr	r3, [sp, #12]
 800aeec:	3331      	adds	r3, #49	@ 0x31
 800aeee:	f88b 3000 	strb.w	r3, [fp]
 800aef2:	e52e      	b.n	800a952 <_dtoa_r+0x49a>
 800aef4:	4628      	mov	r0, r5
 800aef6:	e7b9      	b.n	800ae6c <_dtoa_r+0x9b4>
 800aef8:	2201      	movs	r2, #1
 800aefa:	e7e2      	b.n	800aec2 <_dtoa_r+0xa0a>
 800aefc:	9904      	ldr	r1, [sp, #16]
 800aefe:	2900      	cmp	r1, #0
 800af00:	db04      	blt.n	800af0c <_dtoa_r+0xa54>
 800af02:	9807      	ldr	r0, [sp, #28]
 800af04:	4301      	orrs	r1, r0
 800af06:	9806      	ldr	r0, [sp, #24]
 800af08:	4301      	orrs	r1, r0
 800af0a:	d120      	bne.n	800af4e <_dtoa_r+0xa96>
 800af0c:	2a00      	cmp	r2, #0
 800af0e:	ddee      	ble.n	800aeee <_dtoa_r+0xa36>
 800af10:	2201      	movs	r2, #1
 800af12:	9902      	ldr	r1, [sp, #8]
 800af14:	4648      	mov	r0, r9
 800af16:	9300      	str	r3, [sp, #0]
 800af18:	f000 fea6 	bl	800bc68 <__lshift>
 800af1c:	4621      	mov	r1, r4
 800af1e:	9002      	str	r0, [sp, #8]
 800af20:	f000 ff0e 	bl	800bd40 <__mcmp>
 800af24:	2800      	cmp	r0, #0
 800af26:	9b00      	ldr	r3, [sp, #0]
 800af28:	dc02      	bgt.n	800af30 <_dtoa_r+0xa78>
 800af2a:	d1e0      	bne.n	800aeee <_dtoa_r+0xa36>
 800af2c:	07da      	lsls	r2, r3, #31
 800af2e:	d5de      	bpl.n	800aeee <_dtoa_r+0xa36>
 800af30:	2b39      	cmp	r3, #57	@ 0x39
 800af32:	d1da      	bne.n	800aeea <_dtoa_r+0xa32>
 800af34:	2339      	movs	r3, #57	@ 0x39
 800af36:	f88b 3000 	strb.w	r3, [fp]
 800af3a:	4633      	mov	r3, r6
 800af3c:	461e      	mov	r6, r3
 800af3e:	3b01      	subs	r3, #1
 800af40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af44:	2a39      	cmp	r2, #57	@ 0x39
 800af46:	d04f      	beq.n	800afe8 <_dtoa_r+0xb30>
 800af48:	3201      	adds	r2, #1
 800af4a:	701a      	strb	r2, [r3, #0]
 800af4c:	e501      	b.n	800a952 <_dtoa_r+0x49a>
 800af4e:	2a00      	cmp	r2, #0
 800af50:	dd03      	ble.n	800af5a <_dtoa_r+0xaa2>
 800af52:	2b39      	cmp	r3, #57	@ 0x39
 800af54:	d0ee      	beq.n	800af34 <_dtoa_r+0xa7c>
 800af56:	3301      	adds	r3, #1
 800af58:	e7c9      	b.n	800aeee <_dtoa_r+0xa36>
 800af5a:	9a00      	ldr	r2, [sp, #0]
 800af5c:	9908      	ldr	r1, [sp, #32]
 800af5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af62:	428a      	cmp	r2, r1
 800af64:	d029      	beq.n	800afba <_dtoa_r+0xb02>
 800af66:	2300      	movs	r3, #0
 800af68:	220a      	movs	r2, #10
 800af6a:	9902      	ldr	r1, [sp, #8]
 800af6c:	4648      	mov	r0, r9
 800af6e:	f000 fcd3 	bl	800b918 <__multadd>
 800af72:	42af      	cmp	r7, r5
 800af74:	9002      	str	r0, [sp, #8]
 800af76:	f04f 0300 	mov.w	r3, #0
 800af7a:	f04f 020a 	mov.w	r2, #10
 800af7e:	4639      	mov	r1, r7
 800af80:	4648      	mov	r0, r9
 800af82:	d107      	bne.n	800af94 <_dtoa_r+0xadc>
 800af84:	f000 fcc8 	bl	800b918 <__multadd>
 800af88:	4607      	mov	r7, r0
 800af8a:	4605      	mov	r5, r0
 800af8c:	9b00      	ldr	r3, [sp, #0]
 800af8e:	3301      	adds	r3, #1
 800af90:	9300      	str	r3, [sp, #0]
 800af92:	e777      	b.n	800ae84 <_dtoa_r+0x9cc>
 800af94:	f000 fcc0 	bl	800b918 <__multadd>
 800af98:	4629      	mov	r1, r5
 800af9a:	4607      	mov	r7, r0
 800af9c:	2300      	movs	r3, #0
 800af9e:	220a      	movs	r2, #10
 800afa0:	4648      	mov	r0, r9
 800afa2:	f000 fcb9 	bl	800b918 <__multadd>
 800afa6:	4605      	mov	r5, r0
 800afa8:	e7f0      	b.n	800af8c <_dtoa_r+0xad4>
 800afaa:	f1bb 0f00 	cmp.w	fp, #0
 800afae:	f04f 0700 	mov.w	r7, #0
 800afb2:	bfcc      	ite	gt
 800afb4:	465e      	movgt	r6, fp
 800afb6:	2601      	movle	r6, #1
 800afb8:	4456      	add	r6, sl
 800afba:	2201      	movs	r2, #1
 800afbc:	9902      	ldr	r1, [sp, #8]
 800afbe:	4648      	mov	r0, r9
 800afc0:	9300      	str	r3, [sp, #0]
 800afc2:	f000 fe51 	bl	800bc68 <__lshift>
 800afc6:	4621      	mov	r1, r4
 800afc8:	9002      	str	r0, [sp, #8]
 800afca:	f000 feb9 	bl	800bd40 <__mcmp>
 800afce:	2800      	cmp	r0, #0
 800afd0:	dcb3      	bgt.n	800af3a <_dtoa_r+0xa82>
 800afd2:	d102      	bne.n	800afda <_dtoa_r+0xb22>
 800afd4:	9b00      	ldr	r3, [sp, #0]
 800afd6:	07db      	lsls	r3, r3, #31
 800afd8:	d4af      	bmi.n	800af3a <_dtoa_r+0xa82>
 800afda:	4633      	mov	r3, r6
 800afdc:	461e      	mov	r6, r3
 800afde:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afe2:	2a30      	cmp	r2, #48	@ 0x30
 800afe4:	d0fa      	beq.n	800afdc <_dtoa_r+0xb24>
 800afe6:	e4b4      	b.n	800a952 <_dtoa_r+0x49a>
 800afe8:	459a      	cmp	sl, r3
 800afea:	d1a7      	bne.n	800af3c <_dtoa_r+0xa84>
 800afec:	2331      	movs	r3, #49	@ 0x31
 800afee:	f108 0801 	add.w	r8, r8, #1
 800aff2:	f88a 3000 	strb.w	r3, [sl]
 800aff6:	e4ac      	b.n	800a952 <_dtoa_r+0x49a>
 800aff8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800affa:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b058 <_dtoa_r+0xba0>
 800affe:	b11b      	cbz	r3, 800b008 <_dtoa_r+0xb50>
 800b000:	f10a 0308 	add.w	r3, sl, #8
 800b004:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b006:	6013      	str	r3, [r2, #0]
 800b008:	4650      	mov	r0, sl
 800b00a:	b017      	add	sp, #92	@ 0x5c
 800b00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b010:	9b07      	ldr	r3, [sp, #28]
 800b012:	2b01      	cmp	r3, #1
 800b014:	f77f ae2d 	ble.w	800ac72 <_dtoa_r+0x7ba>
 800b018:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b01a:	9308      	str	r3, [sp, #32]
 800b01c:	2001      	movs	r0, #1
 800b01e:	e64c      	b.n	800acba <_dtoa_r+0x802>
 800b020:	f1bb 0f00 	cmp.w	fp, #0
 800b024:	f77f aed8 	ble.w	800add8 <_dtoa_r+0x920>
 800b028:	4656      	mov	r6, sl
 800b02a:	4621      	mov	r1, r4
 800b02c:	9802      	ldr	r0, [sp, #8]
 800b02e:	f7ff f9b3 	bl	800a398 <quorem>
 800b032:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b036:	f806 3b01 	strb.w	r3, [r6], #1
 800b03a:	eba6 020a 	sub.w	r2, r6, sl
 800b03e:	4593      	cmp	fp, r2
 800b040:	ddb3      	ble.n	800afaa <_dtoa_r+0xaf2>
 800b042:	2300      	movs	r3, #0
 800b044:	220a      	movs	r2, #10
 800b046:	9902      	ldr	r1, [sp, #8]
 800b048:	4648      	mov	r0, r9
 800b04a:	f000 fc65 	bl	800b918 <__multadd>
 800b04e:	9002      	str	r0, [sp, #8]
 800b050:	e7eb      	b.n	800b02a <_dtoa_r+0xb72>
 800b052:	bf00      	nop
 800b054:	0800d1e0 	.word	0x0800d1e0
 800b058:	0800d164 	.word	0x0800d164

0800b05c <__ssputs_r>:
 800b05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b060:	461f      	mov	r7, r3
 800b062:	688e      	ldr	r6, [r1, #8]
 800b064:	4682      	mov	sl, r0
 800b066:	460c      	mov	r4, r1
 800b068:	42be      	cmp	r6, r7
 800b06a:	4690      	mov	r8, r2
 800b06c:	680b      	ldr	r3, [r1, #0]
 800b06e:	d82d      	bhi.n	800b0cc <__ssputs_r+0x70>
 800b070:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b074:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b078:	d026      	beq.n	800b0c8 <__ssputs_r+0x6c>
 800b07a:	6965      	ldr	r5, [r4, #20]
 800b07c:	6909      	ldr	r1, [r1, #16]
 800b07e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b082:	eba3 0901 	sub.w	r9, r3, r1
 800b086:	1c7b      	adds	r3, r7, #1
 800b088:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b08c:	444b      	add	r3, r9
 800b08e:	106d      	asrs	r5, r5, #1
 800b090:	429d      	cmp	r5, r3
 800b092:	bf38      	it	cc
 800b094:	461d      	movcc	r5, r3
 800b096:	0553      	lsls	r3, r2, #21
 800b098:	d527      	bpl.n	800b0ea <__ssputs_r+0x8e>
 800b09a:	4629      	mov	r1, r5
 800b09c:	f000 faa2 	bl	800b5e4 <_malloc_r>
 800b0a0:	4606      	mov	r6, r0
 800b0a2:	b360      	cbz	r0, 800b0fe <__ssputs_r+0xa2>
 800b0a4:	464a      	mov	r2, r9
 800b0a6:	6921      	ldr	r1, [r4, #16]
 800b0a8:	f001 f950 	bl	800c34c <memcpy>
 800b0ac:	89a3      	ldrh	r3, [r4, #12]
 800b0ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b6:	81a3      	strh	r3, [r4, #12]
 800b0b8:	6126      	str	r6, [r4, #16]
 800b0ba:	444e      	add	r6, r9
 800b0bc:	6165      	str	r5, [r4, #20]
 800b0be:	eba5 0509 	sub.w	r5, r5, r9
 800b0c2:	6026      	str	r6, [r4, #0]
 800b0c4:	463e      	mov	r6, r7
 800b0c6:	60a5      	str	r5, [r4, #8]
 800b0c8:	42be      	cmp	r6, r7
 800b0ca:	d900      	bls.n	800b0ce <__ssputs_r+0x72>
 800b0cc:	463e      	mov	r6, r7
 800b0ce:	4632      	mov	r2, r6
 800b0d0:	4641      	mov	r1, r8
 800b0d2:	6820      	ldr	r0, [r4, #0]
 800b0d4:	f001 f8a7 	bl	800c226 <memmove>
 800b0d8:	68a3      	ldr	r3, [r4, #8]
 800b0da:	2000      	movs	r0, #0
 800b0dc:	1b9b      	subs	r3, r3, r6
 800b0de:	60a3      	str	r3, [r4, #8]
 800b0e0:	6823      	ldr	r3, [r4, #0]
 800b0e2:	4433      	add	r3, r6
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ea:	462a      	mov	r2, r5
 800b0ec:	f000 ff77 	bl	800bfde <_realloc_r>
 800b0f0:	4606      	mov	r6, r0
 800b0f2:	2800      	cmp	r0, #0
 800b0f4:	d1e0      	bne.n	800b0b8 <__ssputs_r+0x5c>
 800b0f6:	6921      	ldr	r1, [r4, #16]
 800b0f8:	4650      	mov	r0, sl
 800b0fa:	f001 f967 	bl	800c3cc <_free_r>
 800b0fe:	230c      	movs	r3, #12
 800b100:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b104:	f8ca 3000 	str.w	r3, [sl]
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	e7e9      	b.n	800b0e6 <__ssputs_r+0x8a>
	...

0800b114 <_svfiprintf_r>:
 800b114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b118:	4698      	mov	r8, r3
 800b11a:	898b      	ldrh	r3, [r1, #12]
 800b11c:	b09d      	sub	sp, #116	@ 0x74
 800b11e:	4607      	mov	r7, r0
 800b120:	061b      	lsls	r3, r3, #24
 800b122:	460d      	mov	r5, r1
 800b124:	4614      	mov	r4, r2
 800b126:	d510      	bpl.n	800b14a <_svfiprintf_r+0x36>
 800b128:	690b      	ldr	r3, [r1, #16]
 800b12a:	b973      	cbnz	r3, 800b14a <_svfiprintf_r+0x36>
 800b12c:	2140      	movs	r1, #64	@ 0x40
 800b12e:	f000 fa59 	bl	800b5e4 <_malloc_r>
 800b132:	6028      	str	r0, [r5, #0]
 800b134:	6128      	str	r0, [r5, #16]
 800b136:	b930      	cbnz	r0, 800b146 <_svfiprintf_r+0x32>
 800b138:	230c      	movs	r3, #12
 800b13a:	603b      	str	r3, [r7, #0]
 800b13c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b140:	b01d      	add	sp, #116	@ 0x74
 800b142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b146:	2340      	movs	r3, #64	@ 0x40
 800b148:	616b      	str	r3, [r5, #20]
 800b14a:	2300      	movs	r3, #0
 800b14c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b150:	f04f 0901 	mov.w	r9, #1
 800b154:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800b2f8 <_svfiprintf_r+0x1e4>
 800b158:	9309      	str	r3, [sp, #36]	@ 0x24
 800b15a:	2320      	movs	r3, #32
 800b15c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b160:	2330      	movs	r3, #48	@ 0x30
 800b162:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b166:	4623      	mov	r3, r4
 800b168:	469a      	mov	sl, r3
 800b16a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b16e:	b10a      	cbz	r2, 800b174 <_svfiprintf_r+0x60>
 800b170:	2a25      	cmp	r2, #37	@ 0x25
 800b172:	d1f9      	bne.n	800b168 <_svfiprintf_r+0x54>
 800b174:	ebba 0b04 	subs.w	fp, sl, r4
 800b178:	d00b      	beq.n	800b192 <_svfiprintf_r+0x7e>
 800b17a:	465b      	mov	r3, fp
 800b17c:	4622      	mov	r2, r4
 800b17e:	4629      	mov	r1, r5
 800b180:	4638      	mov	r0, r7
 800b182:	f7ff ff6b 	bl	800b05c <__ssputs_r>
 800b186:	3001      	adds	r0, #1
 800b188:	f000 80a7 	beq.w	800b2da <_svfiprintf_r+0x1c6>
 800b18c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b18e:	445a      	add	r2, fp
 800b190:	9209      	str	r2, [sp, #36]	@ 0x24
 800b192:	f89a 3000 	ldrb.w	r3, [sl]
 800b196:	2b00      	cmp	r3, #0
 800b198:	f000 809f 	beq.w	800b2da <_svfiprintf_r+0x1c6>
 800b19c:	2300      	movs	r3, #0
 800b19e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1a2:	f10a 0a01 	add.w	sl, sl, #1
 800b1a6:	9304      	str	r3, [sp, #16]
 800b1a8:	9307      	str	r3, [sp, #28]
 800b1aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1b4:	4654      	mov	r4, sl
 800b1b6:	2205      	movs	r2, #5
 800b1b8:	484f      	ldr	r0, [pc, #316]	@ (800b2f8 <_svfiprintf_r+0x1e4>)
 800b1ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1be:	f7ff f8dd 	bl	800a37c <memchr>
 800b1c2:	9a04      	ldr	r2, [sp, #16]
 800b1c4:	b9d8      	cbnz	r0, 800b1fe <_svfiprintf_r+0xea>
 800b1c6:	06d0      	lsls	r0, r2, #27
 800b1c8:	bf44      	itt	mi
 800b1ca:	2320      	movmi	r3, #32
 800b1cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1d0:	0711      	lsls	r1, r2, #28
 800b1d2:	bf44      	itt	mi
 800b1d4:	232b      	movmi	r3, #43	@ 0x2b
 800b1d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1da:	f89a 3000 	ldrb.w	r3, [sl]
 800b1de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1e0:	d015      	beq.n	800b20e <_svfiprintf_r+0xfa>
 800b1e2:	9a07      	ldr	r2, [sp, #28]
 800b1e4:	4654      	mov	r4, sl
 800b1e6:	2000      	movs	r0, #0
 800b1e8:	f04f 0c0a 	mov.w	ip, #10
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1f2:	3b30      	subs	r3, #48	@ 0x30
 800b1f4:	2b09      	cmp	r3, #9
 800b1f6:	d94b      	bls.n	800b290 <_svfiprintf_r+0x17c>
 800b1f8:	b1b0      	cbz	r0, 800b228 <_svfiprintf_r+0x114>
 800b1fa:	9207      	str	r2, [sp, #28]
 800b1fc:	e014      	b.n	800b228 <_svfiprintf_r+0x114>
 800b1fe:	eba0 0308 	sub.w	r3, r0, r8
 800b202:	46a2      	mov	sl, r4
 800b204:	fa09 f303 	lsl.w	r3, r9, r3
 800b208:	4313      	orrs	r3, r2
 800b20a:	9304      	str	r3, [sp, #16]
 800b20c:	e7d2      	b.n	800b1b4 <_svfiprintf_r+0xa0>
 800b20e:	9b03      	ldr	r3, [sp, #12]
 800b210:	1d19      	adds	r1, r3, #4
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	2b00      	cmp	r3, #0
 800b216:	9103      	str	r1, [sp, #12]
 800b218:	bfbb      	ittet	lt
 800b21a:	425b      	neglt	r3, r3
 800b21c:	f042 0202 	orrlt.w	r2, r2, #2
 800b220:	9307      	strge	r3, [sp, #28]
 800b222:	9307      	strlt	r3, [sp, #28]
 800b224:	bfb8      	it	lt
 800b226:	9204      	strlt	r2, [sp, #16]
 800b228:	7823      	ldrb	r3, [r4, #0]
 800b22a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b22c:	d10a      	bne.n	800b244 <_svfiprintf_r+0x130>
 800b22e:	7863      	ldrb	r3, [r4, #1]
 800b230:	2b2a      	cmp	r3, #42	@ 0x2a
 800b232:	d132      	bne.n	800b29a <_svfiprintf_r+0x186>
 800b234:	9b03      	ldr	r3, [sp, #12]
 800b236:	3402      	adds	r4, #2
 800b238:	1d1a      	adds	r2, r3, #4
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b240:	9203      	str	r2, [sp, #12]
 800b242:	9305      	str	r3, [sp, #20]
 800b244:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b308 <_svfiprintf_r+0x1f4>
 800b248:	2203      	movs	r2, #3
 800b24a:	7821      	ldrb	r1, [r4, #0]
 800b24c:	4650      	mov	r0, sl
 800b24e:	f7ff f895 	bl	800a37c <memchr>
 800b252:	b138      	cbz	r0, 800b264 <_svfiprintf_r+0x150>
 800b254:	eba0 000a 	sub.w	r0, r0, sl
 800b258:	2240      	movs	r2, #64	@ 0x40
 800b25a:	9b04      	ldr	r3, [sp, #16]
 800b25c:	3401      	adds	r4, #1
 800b25e:	4082      	lsls	r2, r0
 800b260:	4313      	orrs	r3, r2
 800b262:	9304      	str	r3, [sp, #16]
 800b264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b268:	2206      	movs	r2, #6
 800b26a:	4824      	ldr	r0, [pc, #144]	@ (800b2fc <_svfiprintf_r+0x1e8>)
 800b26c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b270:	f7ff f884 	bl	800a37c <memchr>
 800b274:	2800      	cmp	r0, #0
 800b276:	d036      	beq.n	800b2e6 <_svfiprintf_r+0x1d2>
 800b278:	4b21      	ldr	r3, [pc, #132]	@ (800b300 <_svfiprintf_r+0x1ec>)
 800b27a:	bb1b      	cbnz	r3, 800b2c4 <_svfiprintf_r+0x1b0>
 800b27c:	9b03      	ldr	r3, [sp, #12]
 800b27e:	3307      	adds	r3, #7
 800b280:	f023 0307 	bic.w	r3, r3, #7
 800b284:	3308      	adds	r3, #8
 800b286:	9303      	str	r3, [sp, #12]
 800b288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b28a:	4433      	add	r3, r6
 800b28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b28e:	e76a      	b.n	800b166 <_svfiprintf_r+0x52>
 800b290:	fb0c 3202 	mla	r2, ip, r2, r3
 800b294:	460c      	mov	r4, r1
 800b296:	2001      	movs	r0, #1
 800b298:	e7a8      	b.n	800b1ec <_svfiprintf_r+0xd8>
 800b29a:	2300      	movs	r3, #0
 800b29c:	3401      	adds	r4, #1
 800b29e:	f04f 0c0a 	mov.w	ip, #10
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	9305      	str	r3, [sp, #20]
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2ac:	3a30      	subs	r2, #48	@ 0x30
 800b2ae:	2a09      	cmp	r2, #9
 800b2b0:	d903      	bls.n	800b2ba <_svfiprintf_r+0x1a6>
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d0c6      	beq.n	800b244 <_svfiprintf_r+0x130>
 800b2b6:	9105      	str	r1, [sp, #20]
 800b2b8:	e7c4      	b.n	800b244 <_svfiprintf_r+0x130>
 800b2ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2be:	4604      	mov	r4, r0
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	e7f0      	b.n	800b2a6 <_svfiprintf_r+0x192>
 800b2c4:	ab03      	add	r3, sp, #12
 800b2c6:	462a      	mov	r2, r5
 800b2c8:	a904      	add	r1, sp, #16
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	9300      	str	r3, [sp, #0]
 800b2ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b304 <_svfiprintf_r+0x1f0>)
 800b2d0:	f7fe fb6a 	bl	80099a8 <_printf_float>
 800b2d4:	1c42      	adds	r2, r0, #1
 800b2d6:	4606      	mov	r6, r0
 800b2d8:	d1d6      	bne.n	800b288 <_svfiprintf_r+0x174>
 800b2da:	89ab      	ldrh	r3, [r5, #12]
 800b2dc:	065b      	lsls	r3, r3, #25
 800b2de:	f53f af2d 	bmi.w	800b13c <_svfiprintf_r+0x28>
 800b2e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2e4:	e72c      	b.n	800b140 <_svfiprintf_r+0x2c>
 800b2e6:	ab03      	add	r3, sp, #12
 800b2e8:	462a      	mov	r2, r5
 800b2ea:	a904      	add	r1, sp, #16
 800b2ec:	4638      	mov	r0, r7
 800b2ee:	9300      	str	r3, [sp, #0]
 800b2f0:	4b04      	ldr	r3, [pc, #16]	@ (800b304 <_svfiprintf_r+0x1f0>)
 800b2f2:	f7fe fdf5 	bl	8009ee0 <_printf_i>
 800b2f6:	e7ed      	b.n	800b2d4 <_svfiprintf_r+0x1c0>
 800b2f8:	0800d1f1 	.word	0x0800d1f1
 800b2fc:	0800d1fb 	.word	0x0800d1fb
 800b300:	080099a9 	.word	0x080099a9
 800b304:	0800b05d 	.word	0x0800b05d
 800b308:	0800d1f7 	.word	0x0800d1f7

0800b30c <__sfputc_r>:
 800b30c:	6893      	ldr	r3, [r2, #8]
 800b30e:	3b01      	subs	r3, #1
 800b310:	2b00      	cmp	r3, #0
 800b312:	b410      	push	{r4}
 800b314:	6093      	str	r3, [r2, #8]
 800b316:	da08      	bge.n	800b32a <__sfputc_r+0x1e>
 800b318:	6994      	ldr	r4, [r2, #24]
 800b31a:	42a3      	cmp	r3, r4
 800b31c:	db01      	blt.n	800b322 <__sfputc_r+0x16>
 800b31e:	290a      	cmp	r1, #10
 800b320:	d103      	bne.n	800b32a <__sfputc_r+0x1e>
 800b322:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b326:	f000 be88 	b.w	800c03a <__swbuf_r>
 800b32a:	6813      	ldr	r3, [r2, #0]
 800b32c:	1c58      	adds	r0, r3, #1
 800b32e:	6010      	str	r0, [r2, #0]
 800b330:	4608      	mov	r0, r1
 800b332:	7019      	strb	r1, [r3, #0]
 800b334:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b338:	4770      	bx	lr

0800b33a <__sfputs_r>:
 800b33a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33c:	4606      	mov	r6, r0
 800b33e:	460f      	mov	r7, r1
 800b340:	4614      	mov	r4, r2
 800b342:	18d5      	adds	r5, r2, r3
 800b344:	42ac      	cmp	r4, r5
 800b346:	d101      	bne.n	800b34c <__sfputs_r+0x12>
 800b348:	2000      	movs	r0, #0
 800b34a:	e007      	b.n	800b35c <__sfputs_r+0x22>
 800b34c:	463a      	mov	r2, r7
 800b34e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b352:	4630      	mov	r0, r6
 800b354:	f7ff ffda 	bl	800b30c <__sfputc_r>
 800b358:	1c43      	adds	r3, r0, #1
 800b35a:	d1f3      	bne.n	800b344 <__sfputs_r+0xa>
 800b35c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b360 <_vfiprintf_r>:
 800b360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b364:	460d      	mov	r5, r1
 800b366:	b09d      	sub	sp, #116	@ 0x74
 800b368:	4614      	mov	r4, r2
 800b36a:	4698      	mov	r8, r3
 800b36c:	4606      	mov	r6, r0
 800b36e:	b118      	cbz	r0, 800b378 <_vfiprintf_r+0x18>
 800b370:	6a03      	ldr	r3, [r0, #32]
 800b372:	b90b      	cbnz	r3, 800b378 <_vfiprintf_r+0x18>
 800b374:	f7fe ff80 	bl	800a278 <__sinit>
 800b378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b37a:	07d9      	lsls	r1, r3, #31
 800b37c:	d405      	bmi.n	800b38a <_vfiprintf_r+0x2a>
 800b37e:	89ab      	ldrh	r3, [r5, #12]
 800b380:	059a      	lsls	r2, r3, #22
 800b382:	d402      	bmi.n	800b38a <_vfiprintf_r+0x2a>
 800b384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b386:	f7fe fff2 	bl	800a36e <__retarget_lock_acquire_recursive>
 800b38a:	89ab      	ldrh	r3, [r5, #12]
 800b38c:	071b      	lsls	r3, r3, #28
 800b38e:	d501      	bpl.n	800b394 <_vfiprintf_r+0x34>
 800b390:	692b      	ldr	r3, [r5, #16]
 800b392:	b99b      	cbnz	r3, 800b3bc <_vfiprintf_r+0x5c>
 800b394:	4629      	mov	r1, r5
 800b396:	4630      	mov	r0, r6
 800b398:	f000 fe8e 	bl	800c0b8 <__swsetup_r>
 800b39c:	b170      	cbz	r0, 800b3bc <_vfiprintf_r+0x5c>
 800b39e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3a0:	07dc      	lsls	r4, r3, #31
 800b3a2:	d504      	bpl.n	800b3ae <_vfiprintf_r+0x4e>
 800b3a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3a8:	b01d      	add	sp, #116	@ 0x74
 800b3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ae:	89ab      	ldrh	r3, [r5, #12]
 800b3b0:	0598      	lsls	r0, r3, #22
 800b3b2:	d4f7      	bmi.n	800b3a4 <_vfiprintf_r+0x44>
 800b3b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3b6:	f7fe ffdb 	bl	800a370 <__retarget_lock_release_recursive>
 800b3ba:	e7f3      	b.n	800b3a4 <_vfiprintf_r+0x44>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3c2:	f04f 0901 	mov.w	r9, #1
 800b3c6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800b57c <_vfiprintf_r+0x21c>
 800b3ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3cc:	2320      	movs	r3, #32
 800b3ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3d2:	2330      	movs	r3, #48	@ 0x30
 800b3d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3d8:	4623      	mov	r3, r4
 800b3da:	469a      	mov	sl, r3
 800b3dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3e0:	b10a      	cbz	r2, 800b3e6 <_vfiprintf_r+0x86>
 800b3e2:	2a25      	cmp	r2, #37	@ 0x25
 800b3e4:	d1f9      	bne.n	800b3da <_vfiprintf_r+0x7a>
 800b3e6:	ebba 0b04 	subs.w	fp, sl, r4
 800b3ea:	d00b      	beq.n	800b404 <_vfiprintf_r+0xa4>
 800b3ec:	465b      	mov	r3, fp
 800b3ee:	4622      	mov	r2, r4
 800b3f0:	4629      	mov	r1, r5
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ffa1 	bl	800b33a <__sfputs_r>
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	f000 80a7 	beq.w	800b54c <_vfiprintf_r+0x1ec>
 800b3fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b400:	445a      	add	r2, fp
 800b402:	9209      	str	r2, [sp, #36]	@ 0x24
 800b404:	f89a 3000 	ldrb.w	r3, [sl]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	f000 809f 	beq.w	800b54c <_vfiprintf_r+0x1ec>
 800b40e:	2300      	movs	r3, #0
 800b410:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b414:	f10a 0a01 	add.w	sl, sl, #1
 800b418:	9304      	str	r3, [sp, #16]
 800b41a:	9307      	str	r3, [sp, #28]
 800b41c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b420:	931a      	str	r3, [sp, #104]	@ 0x68
 800b422:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b426:	4654      	mov	r4, sl
 800b428:	2205      	movs	r2, #5
 800b42a:	4854      	ldr	r0, [pc, #336]	@ (800b57c <_vfiprintf_r+0x21c>)
 800b42c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b430:	f7fe ffa4 	bl	800a37c <memchr>
 800b434:	9a04      	ldr	r2, [sp, #16]
 800b436:	b9d8      	cbnz	r0, 800b470 <_vfiprintf_r+0x110>
 800b438:	06d1      	lsls	r1, r2, #27
 800b43a:	bf44      	itt	mi
 800b43c:	2320      	movmi	r3, #32
 800b43e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b442:	0713      	lsls	r3, r2, #28
 800b444:	bf44      	itt	mi
 800b446:	232b      	movmi	r3, #43	@ 0x2b
 800b448:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b44c:	f89a 3000 	ldrb.w	r3, [sl]
 800b450:	2b2a      	cmp	r3, #42	@ 0x2a
 800b452:	d015      	beq.n	800b480 <_vfiprintf_r+0x120>
 800b454:	9a07      	ldr	r2, [sp, #28]
 800b456:	4654      	mov	r4, sl
 800b458:	2000      	movs	r0, #0
 800b45a:	f04f 0c0a 	mov.w	ip, #10
 800b45e:	4621      	mov	r1, r4
 800b460:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b464:	3b30      	subs	r3, #48	@ 0x30
 800b466:	2b09      	cmp	r3, #9
 800b468:	d94b      	bls.n	800b502 <_vfiprintf_r+0x1a2>
 800b46a:	b1b0      	cbz	r0, 800b49a <_vfiprintf_r+0x13a>
 800b46c:	9207      	str	r2, [sp, #28]
 800b46e:	e014      	b.n	800b49a <_vfiprintf_r+0x13a>
 800b470:	eba0 0308 	sub.w	r3, r0, r8
 800b474:	46a2      	mov	sl, r4
 800b476:	fa09 f303 	lsl.w	r3, r9, r3
 800b47a:	4313      	orrs	r3, r2
 800b47c:	9304      	str	r3, [sp, #16]
 800b47e:	e7d2      	b.n	800b426 <_vfiprintf_r+0xc6>
 800b480:	9b03      	ldr	r3, [sp, #12]
 800b482:	1d19      	adds	r1, r3, #4
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	2b00      	cmp	r3, #0
 800b488:	9103      	str	r1, [sp, #12]
 800b48a:	bfbb      	ittet	lt
 800b48c:	425b      	neglt	r3, r3
 800b48e:	f042 0202 	orrlt.w	r2, r2, #2
 800b492:	9307      	strge	r3, [sp, #28]
 800b494:	9307      	strlt	r3, [sp, #28]
 800b496:	bfb8      	it	lt
 800b498:	9204      	strlt	r2, [sp, #16]
 800b49a:	7823      	ldrb	r3, [r4, #0]
 800b49c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b49e:	d10a      	bne.n	800b4b6 <_vfiprintf_r+0x156>
 800b4a0:	7863      	ldrb	r3, [r4, #1]
 800b4a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a4:	d132      	bne.n	800b50c <_vfiprintf_r+0x1ac>
 800b4a6:	9b03      	ldr	r3, [sp, #12]
 800b4a8:	3402      	adds	r4, #2
 800b4aa:	1d1a      	adds	r2, r3, #4
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4b2:	9203      	str	r2, [sp, #12]
 800b4b4:	9305      	str	r3, [sp, #20]
 800b4b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b58c <_vfiprintf_r+0x22c>
 800b4ba:	2203      	movs	r2, #3
 800b4bc:	7821      	ldrb	r1, [r4, #0]
 800b4be:	4650      	mov	r0, sl
 800b4c0:	f7fe ff5c 	bl	800a37c <memchr>
 800b4c4:	b138      	cbz	r0, 800b4d6 <_vfiprintf_r+0x176>
 800b4c6:	eba0 000a 	sub.w	r0, r0, sl
 800b4ca:	2240      	movs	r2, #64	@ 0x40
 800b4cc:	9b04      	ldr	r3, [sp, #16]
 800b4ce:	3401      	adds	r4, #1
 800b4d0:	4082      	lsls	r2, r0
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	9304      	str	r3, [sp, #16]
 800b4d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4da:	2206      	movs	r2, #6
 800b4dc:	4828      	ldr	r0, [pc, #160]	@ (800b580 <_vfiprintf_r+0x220>)
 800b4de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4e2:	f7fe ff4b 	bl	800a37c <memchr>
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d03f      	beq.n	800b56a <_vfiprintf_r+0x20a>
 800b4ea:	4b26      	ldr	r3, [pc, #152]	@ (800b584 <_vfiprintf_r+0x224>)
 800b4ec:	bb1b      	cbnz	r3, 800b536 <_vfiprintf_r+0x1d6>
 800b4ee:	9b03      	ldr	r3, [sp, #12]
 800b4f0:	3307      	adds	r3, #7
 800b4f2:	f023 0307 	bic.w	r3, r3, #7
 800b4f6:	3308      	adds	r3, #8
 800b4f8:	9303      	str	r3, [sp, #12]
 800b4fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4fc:	443b      	add	r3, r7
 800b4fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800b500:	e76a      	b.n	800b3d8 <_vfiprintf_r+0x78>
 800b502:	fb0c 3202 	mla	r2, ip, r2, r3
 800b506:	460c      	mov	r4, r1
 800b508:	2001      	movs	r0, #1
 800b50a:	e7a8      	b.n	800b45e <_vfiprintf_r+0xfe>
 800b50c:	2300      	movs	r3, #0
 800b50e:	3401      	adds	r4, #1
 800b510:	f04f 0c0a 	mov.w	ip, #10
 800b514:	4619      	mov	r1, r3
 800b516:	9305      	str	r3, [sp, #20]
 800b518:	4620      	mov	r0, r4
 800b51a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b51e:	3a30      	subs	r2, #48	@ 0x30
 800b520:	2a09      	cmp	r2, #9
 800b522:	d903      	bls.n	800b52c <_vfiprintf_r+0x1cc>
 800b524:	2b00      	cmp	r3, #0
 800b526:	d0c6      	beq.n	800b4b6 <_vfiprintf_r+0x156>
 800b528:	9105      	str	r1, [sp, #20]
 800b52a:	e7c4      	b.n	800b4b6 <_vfiprintf_r+0x156>
 800b52c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b530:	4604      	mov	r4, r0
 800b532:	2301      	movs	r3, #1
 800b534:	e7f0      	b.n	800b518 <_vfiprintf_r+0x1b8>
 800b536:	ab03      	add	r3, sp, #12
 800b538:	462a      	mov	r2, r5
 800b53a:	a904      	add	r1, sp, #16
 800b53c:	4630      	mov	r0, r6
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	4b11      	ldr	r3, [pc, #68]	@ (800b588 <_vfiprintf_r+0x228>)
 800b542:	f7fe fa31 	bl	80099a8 <_printf_float>
 800b546:	4607      	mov	r7, r0
 800b548:	1c78      	adds	r0, r7, #1
 800b54a:	d1d6      	bne.n	800b4fa <_vfiprintf_r+0x19a>
 800b54c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b54e:	07d9      	lsls	r1, r3, #31
 800b550:	d405      	bmi.n	800b55e <_vfiprintf_r+0x1fe>
 800b552:	89ab      	ldrh	r3, [r5, #12]
 800b554:	059a      	lsls	r2, r3, #22
 800b556:	d402      	bmi.n	800b55e <_vfiprintf_r+0x1fe>
 800b558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b55a:	f7fe ff09 	bl	800a370 <__retarget_lock_release_recursive>
 800b55e:	89ab      	ldrh	r3, [r5, #12]
 800b560:	065b      	lsls	r3, r3, #25
 800b562:	f53f af1f 	bmi.w	800b3a4 <_vfiprintf_r+0x44>
 800b566:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b568:	e71e      	b.n	800b3a8 <_vfiprintf_r+0x48>
 800b56a:	ab03      	add	r3, sp, #12
 800b56c:	462a      	mov	r2, r5
 800b56e:	a904      	add	r1, sp, #16
 800b570:	4630      	mov	r0, r6
 800b572:	9300      	str	r3, [sp, #0]
 800b574:	4b04      	ldr	r3, [pc, #16]	@ (800b588 <_vfiprintf_r+0x228>)
 800b576:	f7fe fcb3 	bl	8009ee0 <_printf_i>
 800b57a:	e7e4      	b.n	800b546 <_vfiprintf_r+0x1e6>
 800b57c:	0800d1f1 	.word	0x0800d1f1
 800b580:	0800d1fb 	.word	0x0800d1fb
 800b584:	080099a9 	.word	0x080099a9
 800b588:	0800b33b 	.word	0x0800b33b
 800b58c:	0800d1f7 	.word	0x0800d1f7

0800b590 <malloc>:
 800b590:	4b02      	ldr	r3, [pc, #8]	@ (800b59c <malloc+0xc>)
 800b592:	4601      	mov	r1, r0
 800b594:	6818      	ldr	r0, [r3, #0]
 800b596:	f000 b825 	b.w	800b5e4 <_malloc_r>
 800b59a:	bf00      	nop
 800b59c:	20000034 	.word	0x20000034

0800b5a0 <sbrk_aligned>:
 800b5a0:	b570      	push	{r4, r5, r6, lr}
 800b5a2:	4e0f      	ldr	r6, [pc, #60]	@ (800b5e0 <sbrk_aligned+0x40>)
 800b5a4:	460c      	mov	r4, r1
 800b5a6:	4605      	mov	r5, r0
 800b5a8:	6831      	ldr	r1, [r6, #0]
 800b5aa:	b911      	cbnz	r1, 800b5b2 <sbrk_aligned+0x12>
 800b5ac:	f000 fe8a 	bl	800c2c4 <_sbrk_r>
 800b5b0:	6030      	str	r0, [r6, #0]
 800b5b2:	4621      	mov	r1, r4
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	f000 fe85 	bl	800c2c4 <_sbrk_r>
 800b5ba:	1c43      	adds	r3, r0, #1
 800b5bc:	d103      	bne.n	800b5c6 <sbrk_aligned+0x26>
 800b5be:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
 800b5c6:	1cc4      	adds	r4, r0, #3
 800b5c8:	f024 0403 	bic.w	r4, r4, #3
 800b5cc:	42a0      	cmp	r0, r4
 800b5ce:	d0f8      	beq.n	800b5c2 <sbrk_aligned+0x22>
 800b5d0:	1a21      	subs	r1, r4, r0
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	f000 fe76 	bl	800c2c4 <_sbrk_r>
 800b5d8:	3001      	adds	r0, #1
 800b5da:	d1f2      	bne.n	800b5c2 <sbrk_aligned+0x22>
 800b5dc:	e7ef      	b.n	800b5be <sbrk_aligned+0x1e>
 800b5de:	bf00      	nop
 800b5e0:	2000054c 	.word	0x2000054c

0800b5e4 <_malloc_r>:
 800b5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5e8:	1ccd      	adds	r5, r1, #3
 800b5ea:	4606      	mov	r6, r0
 800b5ec:	f025 0503 	bic.w	r5, r5, #3
 800b5f0:	3508      	adds	r5, #8
 800b5f2:	2d0c      	cmp	r5, #12
 800b5f4:	bf38      	it	cc
 800b5f6:	250c      	movcc	r5, #12
 800b5f8:	2d00      	cmp	r5, #0
 800b5fa:	db01      	blt.n	800b600 <_malloc_r+0x1c>
 800b5fc:	42a9      	cmp	r1, r5
 800b5fe:	d904      	bls.n	800b60a <_malloc_r+0x26>
 800b600:	230c      	movs	r3, #12
 800b602:	6033      	str	r3, [r6, #0]
 800b604:	2000      	movs	r0, #0
 800b606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b60a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6e0 <_malloc_r+0xfc>
 800b60e:	f000 f915 	bl	800b83c <__malloc_lock>
 800b612:	f8d8 3000 	ldr.w	r3, [r8]
 800b616:	461c      	mov	r4, r3
 800b618:	bb44      	cbnz	r4, 800b66c <_malloc_r+0x88>
 800b61a:	4629      	mov	r1, r5
 800b61c:	4630      	mov	r0, r6
 800b61e:	f7ff ffbf 	bl	800b5a0 <sbrk_aligned>
 800b622:	1c43      	adds	r3, r0, #1
 800b624:	4604      	mov	r4, r0
 800b626:	d158      	bne.n	800b6da <_malloc_r+0xf6>
 800b628:	f8d8 4000 	ldr.w	r4, [r8]
 800b62c:	4627      	mov	r7, r4
 800b62e:	2f00      	cmp	r7, #0
 800b630:	d143      	bne.n	800b6ba <_malloc_r+0xd6>
 800b632:	2c00      	cmp	r4, #0
 800b634:	d04b      	beq.n	800b6ce <_malloc_r+0xea>
 800b636:	6823      	ldr	r3, [r4, #0]
 800b638:	4639      	mov	r1, r7
 800b63a:	4630      	mov	r0, r6
 800b63c:	eb04 0903 	add.w	r9, r4, r3
 800b640:	f000 fe40 	bl	800c2c4 <_sbrk_r>
 800b644:	4581      	cmp	r9, r0
 800b646:	d142      	bne.n	800b6ce <_malloc_r+0xea>
 800b648:	6821      	ldr	r1, [r4, #0]
 800b64a:	4630      	mov	r0, r6
 800b64c:	1a6d      	subs	r5, r5, r1
 800b64e:	4629      	mov	r1, r5
 800b650:	f7ff ffa6 	bl	800b5a0 <sbrk_aligned>
 800b654:	3001      	adds	r0, #1
 800b656:	d03a      	beq.n	800b6ce <_malloc_r+0xea>
 800b658:	6823      	ldr	r3, [r4, #0]
 800b65a:	442b      	add	r3, r5
 800b65c:	6023      	str	r3, [r4, #0]
 800b65e:	f8d8 3000 	ldr.w	r3, [r8]
 800b662:	685a      	ldr	r2, [r3, #4]
 800b664:	bb62      	cbnz	r2, 800b6c0 <_malloc_r+0xdc>
 800b666:	f8c8 7000 	str.w	r7, [r8]
 800b66a:	e00f      	b.n	800b68c <_malloc_r+0xa8>
 800b66c:	6822      	ldr	r2, [r4, #0]
 800b66e:	1b52      	subs	r2, r2, r5
 800b670:	d420      	bmi.n	800b6b4 <_malloc_r+0xd0>
 800b672:	2a0b      	cmp	r2, #11
 800b674:	d917      	bls.n	800b6a6 <_malloc_r+0xc2>
 800b676:	1961      	adds	r1, r4, r5
 800b678:	42a3      	cmp	r3, r4
 800b67a:	6025      	str	r5, [r4, #0]
 800b67c:	bf18      	it	ne
 800b67e:	6059      	strne	r1, [r3, #4]
 800b680:	6863      	ldr	r3, [r4, #4]
 800b682:	bf08      	it	eq
 800b684:	f8c8 1000 	streq.w	r1, [r8]
 800b688:	5162      	str	r2, [r4, r5]
 800b68a:	604b      	str	r3, [r1, #4]
 800b68c:	4630      	mov	r0, r6
 800b68e:	f000 f8db 	bl	800b848 <__malloc_unlock>
 800b692:	f104 000b 	add.w	r0, r4, #11
 800b696:	1d23      	adds	r3, r4, #4
 800b698:	f020 0007 	bic.w	r0, r0, #7
 800b69c:	1ac2      	subs	r2, r0, r3
 800b69e:	bf1c      	itt	ne
 800b6a0:	1a1b      	subne	r3, r3, r0
 800b6a2:	50a3      	strne	r3, [r4, r2]
 800b6a4:	e7af      	b.n	800b606 <_malloc_r+0x22>
 800b6a6:	6862      	ldr	r2, [r4, #4]
 800b6a8:	42a3      	cmp	r3, r4
 800b6aa:	bf0c      	ite	eq
 800b6ac:	f8c8 2000 	streq.w	r2, [r8]
 800b6b0:	605a      	strne	r2, [r3, #4]
 800b6b2:	e7eb      	b.n	800b68c <_malloc_r+0xa8>
 800b6b4:	4623      	mov	r3, r4
 800b6b6:	6864      	ldr	r4, [r4, #4]
 800b6b8:	e7ae      	b.n	800b618 <_malloc_r+0x34>
 800b6ba:	463c      	mov	r4, r7
 800b6bc:	687f      	ldr	r7, [r7, #4]
 800b6be:	e7b6      	b.n	800b62e <_malloc_r+0x4a>
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	42a3      	cmp	r3, r4
 800b6c6:	d1fb      	bne.n	800b6c0 <_malloc_r+0xdc>
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	6053      	str	r3, [r2, #4]
 800b6cc:	e7de      	b.n	800b68c <_malloc_r+0xa8>
 800b6ce:	230c      	movs	r3, #12
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	6033      	str	r3, [r6, #0]
 800b6d4:	f000 f8b8 	bl	800b848 <__malloc_unlock>
 800b6d8:	e794      	b.n	800b604 <_malloc_r+0x20>
 800b6da:	6005      	str	r5, [r0, #0]
 800b6dc:	e7d6      	b.n	800b68c <_malloc_r+0xa8>
 800b6de:	bf00      	nop
 800b6e0:	20000550 	.word	0x20000550

0800b6e4 <__sflush_r>:
 800b6e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ec:	0716      	lsls	r6, r2, #28
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	460c      	mov	r4, r1
 800b6f2:	d454      	bmi.n	800b79e <__sflush_r+0xba>
 800b6f4:	684b      	ldr	r3, [r1, #4]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	dc02      	bgt.n	800b700 <__sflush_r+0x1c>
 800b6fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	dd48      	ble.n	800b792 <__sflush_r+0xae>
 800b700:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b702:	2e00      	cmp	r6, #0
 800b704:	d045      	beq.n	800b792 <__sflush_r+0xae>
 800b706:	2300      	movs	r3, #0
 800b708:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b70c:	682f      	ldr	r7, [r5, #0]
 800b70e:	6a21      	ldr	r1, [r4, #32]
 800b710:	602b      	str	r3, [r5, #0]
 800b712:	d030      	beq.n	800b776 <__sflush_r+0x92>
 800b714:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b716:	89a3      	ldrh	r3, [r4, #12]
 800b718:	0759      	lsls	r1, r3, #29
 800b71a:	d505      	bpl.n	800b728 <__sflush_r+0x44>
 800b71c:	6863      	ldr	r3, [r4, #4]
 800b71e:	1ad2      	subs	r2, r2, r3
 800b720:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b722:	b10b      	cbz	r3, 800b728 <__sflush_r+0x44>
 800b724:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b726:	1ad2      	subs	r2, r2, r3
 800b728:	2300      	movs	r3, #0
 800b72a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b72c:	6a21      	ldr	r1, [r4, #32]
 800b72e:	4628      	mov	r0, r5
 800b730:	47b0      	blx	r6
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	89a3      	ldrh	r3, [r4, #12]
 800b736:	d106      	bne.n	800b746 <__sflush_r+0x62>
 800b738:	6829      	ldr	r1, [r5, #0]
 800b73a:	291d      	cmp	r1, #29
 800b73c:	d82b      	bhi.n	800b796 <__sflush_r+0xb2>
 800b73e:	4a2a      	ldr	r2, [pc, #168]	@ (800b7e8 <__sflush_r+0x104>)
 800b740:	40ca      	lsrs	r2, r1
 800b742:	07d6      	lsls	r6, r2, #31
 800b744:	d527      	bpl.n	800b796 <__sflush_r+0xb2>
 800b746:	2200      	movs	r2, #0
 800b748:	04d9      	lsls	r1, r3, #19
 800b74a:	6062      	str	r2, [r4, #4]
 800b74c:	6922      	ldr	r2, [r4, #16]
 800b74e:	6022      	str	r2, [r4, #0]
 800b750:	d504      	bpl.n	800b75c <__sflush_r+0x78>
 800b752:	1c42      	adds	r2, r0, #1
 800b754:	d101      	bne.n	800b75a <__sflush_r+0x76>
 800b756:	682b      	ldr	r3, [r5, #0]
 800b758:	b903      	cbnz	r3, 800b75c <__sflush_r+0x78>
 800b75a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b75c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b75e:	602f      	str	r7, [r5, #0]
 800b760:	b1b9      	cbz	r1, 800b792 <__sflush_r+0xae>
 800b762:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b766:	4299      	cmp	r1, r3
 800b768:	d002      	beq.n	800b770 <__sflush_r+0x8c>
 800b76a:	4628      	mov	r0, r5
 800b76c:	f000 fe2e 	bl	800c3cc <_free_r>
 800b770:	2300      	movs	r3, #0
 800b772:	6363      	str	r3, [r4, #52]	@ 0x34
 800b774:	e00d      	b.n	800b792 <__sflush_r+0xae>
 800b776:	2301      	movs	r3, #1
 800b778:	4628      	mov	r0, r5
 800b77a:	47b0      	blx	r6
 800b77c:	4602      	mov	r2, r0
 800b77e:	1c50      	adds	r0, r2, #1
 800b780:	d1c9      	bne.n	800b716 <__sflush_r+0x32>
 800b782:	682b      	ldr	r3, [r5, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d0c6      	beq.n	800b716 <__sflush_r+0x32>
 800b788:	2b1d      	cmp	r3, #29
 800b78a:	d001      	beq.n	800b790 <__sflush_r+0xac>
 800b78c:	2b16      	cmp	r3, #22
 800b78e:	d11d      	bne.n	800b7cc <__sflush_r+0xe8>
 800b790:	602f      	str	r7, [r5, #0]
 800b792:	2000      	movs	r0, #0
 800b794:	e021      	b.n	800b7da <__sflush_r+0xf6>
 800b796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b79a:	b21b      	sxth	r3, r3
 800b79c:	e01a      	b.n	800b7d4 <__sflush_r+0xf0>
 800b79e:	690f      	ldr	r7, [r1, #16]
 800b7a0:	2f00      	cmp	r7, #0
 800b7a2:	d0f6      	beq.n	800b792 <__sflush_r+0xae>
 800b7a4:	0793      	lsls	r3, r2, #30
 800b7a6:	680e      	ldr	r6, [r1, #0]
 800b7a8:	600f      	str	r7, [r1, #0]
 800b7aa:	bf0c      	ite	eq
 800b7ac:	694b      	ldreq	r3, [r1, #20]
 800b7ae:	2300      	movne	r3, #0
 800b7b0:	eba6 0807 	sub.w	r8, r6, r7
 800b7b4:	608b      	str	r3, [r1, #8]
 800b7b6:	f1b8 0f00 	cmp.w	r8, #0
 800b7ba:	ddea      	ble.n	800b792 <__sflush_r+0xae>
 800b7bc:	4643      	mov	r3, r8
 800b7be:	463a      	mov	r2, r7
 800b7c0:	6a21      	ldr	r1, [r4, #32]
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7c6:	47b0      	blx	r6
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	dc08      	bgt.n	800b7de <__sflush_r+0xfa>
 800b7cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7d8:	81a3      	strh	r3, [r4, #12]
 800b7da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7de:	4407      	add	r7, r0
 800b7e0:	eba8 0800 	sub.w	r8, r8, r0
 800b7e4:	e7e7      	b.n	800b7b6 <__sflush_r+0xd2>
 800b7e6:	bf00      	nop
 800b7e8:	20400001 	.word	0x20400001

0800b7ec <_fflush_r>:
 800b7ec:	b538      	push	{r3, r4, r5, lr}
 800b7ee:	690b      	ldr	r3, [r1, #16]
 800b7f0:	4605      	mov	r5, r0
 800b7f2:	460c      	mov	r4, r1
 800b7f4:	b913      	cbnz	r3, 800b7fc <_fflush_r+0x10>
 800b7f6:	2500      	movs	r5, #0
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	bd38      	pop	{r3, r4, r5, pc}
 800b7fc:	b118      	cbz	r0, 800b806 <_fflush_r+0x1a>
 800b7fe:	6a03      	ldr	r3, [r0, #32]
 800b800:	b90b      	cbnz	r3, 800b806 <_fflush_r+0x1a>
 800b802:	f7fe fd39 	bl	800a278 <__sinit>
 800b806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d0f3      	beq.n	800b7f6 <_fflush_r+0xa>
 800b80e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b810:	07d0      	lsls	r0, r2, #31
 800b812:	d404      	bmi.n	800b81e <_fflush_r+0x32>
 800b814:	0599      	lsls	r1, r3, #22
 800b816:	d402      	bmi.n	800b81e <_fflush_r+0x32>
 800b818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b81a:	f7fe fda8 	bl	800a36e <__retarget_lock_acquire_recursive>
 800b81e:	4628      	mov	r0, r5
 800b820:	4621      	mov	r1, r4
 800b822:	f7ff ff5f 	bl	800b6e4 <__sflush_r>
 800b826:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b828:	4605      	mov	r5, r0
 800b82a:	07da      	lsls	r2, r3, #31
 800b82c:	d4e4      	bmi.n	800b7f8 <_fflush_r+0xc>
 800b82e:	89a3      	ldrh	r3, [r4, #12]
 800b830:	059b      	lsls	r3, r3, #22
 800b832:	d4e1      	bmi.n	800b7f8 <_fflush_r+0xc>
 800b834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b836:	f7fe fd9b 	bl	800a370 <__retarget_lock_release_recursive>
 800b83a:	e7dd      	b.n	800b7f8 <_fflush_r+0xc>

0800b83c <__malloc_lock>:
 800b83c:	4801      	ldr	r0, [pc, #4]	@ (800b844 <__malloc_lock+0x8>)
 800b83e:	f7fe bd96 	b.w	800a36e <__retarget_lock_acquire_recursive>
 800b842:	bf00      	nop
 800b844:	20000548 	.word	0x20000548

0800b848 <__malloc_unlock>:
 800b848:	4801      	ldr	r0, [pc, #4]	@ (800b850 <__malloc_unlock+0x8>)
 800b84a:	f7fe bd91 	b.w	800a370 <__retarget_lock_release_recursive>
 800b84e:	bf00      	nop
 800b850:	20000548 	.word	0x20000548

0800b854 <_Balloc>:
 800b854:	b570      	push	{r4, r5, r6, lr}
 800b856:	69c6      	ldr	r6, [r0, #28]
 800b858:	4604      	mov	r4, r0
 800b85a:	460d      	mov	r5, r1
 800b85c:	b976      	cbnz	r6, 800b87c <_Balloc+0x28>
 800b85e:	2010      	movs	r0, #16
 800b860:	f7ff fe96 	bl	800b590 <malloc>
 800b864:	4602      	mov	r2, r0
 800b866:	61e0      	str	r0, [r4, #28]
 800b868:	b920      	cbnz	r0, 800b874 <_Balloc+0x20>
 800b86a:	4b18      	ldr	r3, [pc, #96]	@ (800b8cc <_Balloc+0x78>)
 800b86c:	216b      	movs	r1, #107	@ 0x6b
 800b86e:	4818      	ldr	r0, [pc, #96]	@ (800b8d0 <_Balloc+0x7c>)
 800b870:	f000 fd7a 	bl	800c368 <__assert_func>
 800b874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b878:	6006      	str	r6, [r0, #0]
 800b87a:	60c6      	str	r6, [r0, #12]
 800b87c:	69e6      	ldr	r6, [r4, #28]
 800b87e:	68f3      	ldr	r3, [r6, #12]
 800b880:	b183      	cbz	r3, 800b8a4 <_Balloc+0x50>
 800b882:	69e3      	ldr	r3, [r4, #28]
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b88a:	b9b8      	cbnz	r0, 800b8bc <_Balloc+0x68>
 800b88c:	2101      	movs	r1, #1
 800b88e:	4620      	mov	r0, r4
 800b890:	fa01 f605 	lsl.w	r6, r1, r5
 800b894:	1d72      	adds	r2, r6, #5
 800b896:	0092      	lsls	r2, r2, #2
 800b898:	f000 fd84 	bl	800c3a4 <_calloc_r>
 800b89c:	b160      	cbz	r0, 800b8b8 <_Balloc+0x64>
 800b89e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b8a2:	e00e      	b.n	800b8c2 <_Balloc+0x6e>
 800b8a4:	2221      	movs	r2, #33	@ 0x21
 800b8a6:	2104      	movs	r1, #4
 800b8a8:	4620      	mov	r0, r4
 800b8aa:	f000 fd7b 	bl	800c3a4 <_calloc_r>
 800b8ae:	69e3      	ldr	r3, [r4, #28]
 800b8b0:	60f0      	str	r0, [r6, #12]
 800b8b2:	68db      	ldr	r3, [r3, #12]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d1e4      	bne.n	800b882 <_Balloc+0x2e>
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	bd70      	pop	{r4, r5, r6, pc}
 800b8bc:	6802      	ldr	r2, [r0, #0]
 800b8be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b8c8:	e7f7      	b.n	800b8ba <_Balloc+0x66>
 800b8ca:	bf00      	nop
 800b8cc:	0800d171 	.word	0x0800d171
 800b8d0:	0800d202 	.word	0x0800d202

0800b8d4 <_Bfree>:
 800b8d4:	b570      	push	{r4, r5, r6, lr}
 800b8d6:	69c6      	ldr	r6, [r0, #28]
 800b8d8:	4605      	mov	r5, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	b976      	cbnz	r6, 800b8fc <_Bfree+0x28>
 800b8de:	2010      	movs	r0, #16
 800b8e0:	f7ff fe56 	bl	800b590 <malloc>
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	61e8      	str	r0, [r5, #28]
 800b8e8:	b920      	cbnz	r0, 800b8f4 <_Bfree+0x20>
 800b8ea:	4b09      	ldr	r3, [pc, #36]	@ (800b910 <_Bfree+0x3c>)
 800b8ec:	218f      	movs	r1, #143	@ 0x8f
 800b8ee:	4809      	ldr	r0, [pc, #36]	@ (800b914 <_Bfree+0x40>)
 800b8f0:	f000 fd3a 	bl	800c368 <__assert_func>
 800b8f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8f8:	6006      	str	r6, [r0, #0]
 800b8fa:	60c6      	str	r6, [r0, #12]
 800b8fc:	b13c      	cbz	r4, 800b90e <_Bfree+0x3a>
 800b8fe:	69eb      	ldr	r3, [r5, #28]
 800b900:	6862      	ldr	r2, [r4, #4]
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b908:	6021      	str	r1, [r4, #0]
 800b90a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b90e:	bd70      	pop	{r4, r5, r6, pc}
 800b910:	0800d171 	.word	0x0800d171
 800b914:	0800d202 	.word	0x0800d202

0800b918 <__multadd>:
 800b918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b91c:	f101 0c14 	add.w	ip, r1, #20
 800b920:	4607      	mov	r7, r0
 800b922:	460c      	mov	r4, r1
 800b924:	461e      	mov	r6, r3
 800b926:	690d      	ldr	r5, [r1, #16]
 800b928:	2000      	movs	r0, #0
 800b92a:	f8dc 3000 	ldr.w	r3, [ip]
 800b92e:	3001      	adds	r0, #1
 800b930:	b299      	uxth	r1, r3
 800b932:	4285      	cmp	r5, r0
 800b934:	fb02 6101 	mla	r1, r2, r1, r6
 800b938:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b93c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800b940:	b289      	uxth	r1, r1
 800b942:	fb02 3306 	mla	r3, r2, r6, r3
 800b946:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b94a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b94e:	f84c 1b04 	str.w	r1, [ip], #4
 800b952:	dcea      	bgt.n	800b92a <__multadd+0x12>
 800b954:	b30e      	cbz	r6, 800b99a <__multadd+0x82>
 800b956:	68a3      	ldr	r3, [r4, #8]
 800b958:	42ab      	cmp	r3, r5
 800b95a:	dc19      	bgt.n	800b990 <__multadd+0x78>
 800b95c:	6861      	ldr	r1, [r4, #4]
 800b95e:	4638      	mov	r0, r7
 800b960:	3101      	adds	r1, #1
 800b962:	f7ff ff77 	bl	800b854 <_Balloc>
 800b966:	4680      	mov	r8, r0
 800b968:	b928      	cbnz	r0, 800b976 <__multadd+0x5e>
 800b96a:	4602      	mov	r2, r0
 800b96c:	4b0c      	ldr	r3, [pc, #48]	@ (800b9a0 <__multadd+0x88>)
 800b96e:	21ba      	movs	r1, #186	@ 0xba
 800b970:	480c      	ldr	r0, [pc, #48]	@ (800b9a4 <__multadd+0x8c>)
 800b972:	f000 fcf9 	bl	800c368 <__assert_func>
 800b976:	6922      	ldr	r2, [r4, #16]
 800b978:	f104 010c 	add.w	r1, r4, #12
 800b97c:	300c      	adds	r0, #12
 800b97e:	3202      	adds	r2, #2
 800b980:	0092      	lsls	r2, r2, #2
 800b982:	f000 fce3 	bl	800c34c <memcpy>
 800b986:	4621      	mov	r1, r4
 800b988:	4644      	mov	r4, r8
 800b98a:	4638      	mov	r0, r7
 800b98c:	f7ff ffa2 	bl	800b8d4 <_Bfree>
 800b990:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b994:	3501      	adds	r5, #1
 800b996:	615e      	str	r6, [r3, #20]
 800b998:	6125      	str	r5, [r4, #16]
 800b99a:	4620      	mov	r0, r4
 800b99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9a0:	0800d1e0 	.word	0x0800d1e0
 800b9a4:	0800d202 	.word	0x0800d202

0800b9a8 <__hi0bits>:
 800b9a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	bf36      	itet	cc
 800b9b0:	0403      	lslcc	r3, r0, #16
 800b9b2:	2000      	movcs	r0, #0
 800b9b4:	2010      	movcc	r0, #16
 800b9b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b9ba:	bf3c      	itt	cc
 800b9bc:	021b      	lslcc	r3, r3, #8
 800b9be:	3008      	addcc	r0, #8
 800b9c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9c4:	bf3c      	itt	cc
 800b9c6:	011b      	lslcc	r3, r3, #4
 800b9c8:	3004      	addcc	r0, #4
 800b9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9ce:	bf3c      	itt	cc
 800b9d0:	009b      	lslcc	r3, r3, #2
 800b9d2:	3002      	addcc	r0, #2
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	db05      	blt.n	800b9e4 <__hi0bits+0x3c>
 800b9d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b9dc:	f100 0001 	add.w	r0, r0, #1
 800b9e0:	bf08      	it	eq
 800b9e2:	2020      	moveq	r0, #32
 800b9e4:	4770      	bx	lr

0800b9e6 <__lo0bits>:
 800b9e6:	6803      	ldr	r3, [r0, #0]
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	f013 0007 	ands.w	r0, r3, #7
 800b9ee:	d00b      	beq.n	800ba08 <__lo0bits+0x22>
 800b9f0:	07d9      	lsls	r1, r3, #31
 800b9f2:	d421      	bmi.n	800ba38 <__lo0bits+0x52>
 800b9f4:	0798      	lsls	r0, r3, #30
 800b9f6:	bf47      	ittee	mi
 800b9f8:	085b      	lsrmi	r3, r3, #1
 800b9fa:	2001      	movmi	r0, #1
 800b9fc:	089b      	lsrpl	r3, r3, #2
 800b9fe:	2002      	movpl	r0, #2
 800ba00:	bf4c      	ite	mi
 800ba02:	6013      	strmi	r3, [r2, #0]
 800ba04:	6013      	strpl	r3, [r2, #0]
 800ba06:	4770      	bx	lr
 800ba08:	b299      	uxth	r1, r3
 800ba0a:	b909      	cbnz	r1, 800ba10 <__lo0bits+0x2a>
 800ba0c:	0c1b      	lsrs	r3, r3, #16
 800ba0e:	2010      	movs	r0, #16
 800ba10:	b2d9      	uxtb	r1, r3
 800ba12:	b909      	cbnz	r1, 800ba18 <__lo0bits+0x32>
 800ba14:	3008      	adds	r0, #8
 800ba16:	0a1b      	lsrs	r3, r3, #8
 800ba18:	0719      	lsls	r1, r3, #28
 800ba1a:	bf04      	itt	eq
 800ba1c:	091b      	lsreq	r3, r3, #4
 800ba1e:	3004      	addeq	r0, #4
 800ba20:	0799      	lsls	r1, r3, #30
 800ba22:	bf04      	itt	eq
 800ba24:	089b      	lsreq	r3, r3, #2
 800ba26:	3002      	addeq	r0, #2
 800ba28:	07d9      	lsls	r1, r3, #31
 800ba2a:	d403      	bmi.n	800ba34 <__lo0bits+0x4e>
 800ba2c:	085b      	lsrs	r3, r3, #1
 800ba2e:	f100 0001 	add.w	r0, r0, #1
 800ba32:	d003      	beq.n	800ba3c <__lo0bits+0x56>
 800ba34:	6013      	str	r3, [r2, #0]
 800ba36:	4770      	bx	lr
 800ba38:	2000      	movs	r0, #0
 800ba3a:	4770      	bx	lr
 800ba3c:	2020      	movs	r0, #32
 800ba3e:	4770      	bx	lr

0800ba40 <__i2b>:
 800ba40:	b510      	push	{r4, lr}
 800ba42:	460c      	mov	r4, r1
 800ba44:	2101      	movs	r1, #1
 800ba46:	f7ff ff05 	bl	800b854 <_Balloc>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	b928      	cbnz	r0, 800ba5a <__i2b+0x1a>
 800ba4e:	4b05      	ldr	r3, [pc, #20]	@ (800ba64 <__i2b+0x24>)
 800ba50:	f240 1145 	movw	r1, #325	@ 0x145
 800ba54:	4804      	ldr	r0, [pc, #16]	@ (800ba68 <__i2b+0x28>)
 800ba56:	f000 fc87 	bl	800c368 <__assert_func>
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	6144      	str	r4, [r0, #20]
 800ba5e:	6103      	str	r3, [r0, #16]
 800ba60:	bd10      	pop	{r4, pc}
 800ba62:	bf00      	nop
 800ba64:	0800d1e0 	.word	0x0800d1e0
 800ba68:	0800d202 	.word	0x0800d202

0800ba6c <__multiply>:
 800ba6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba70:	4617      	mov	r7, r2
 800ba72:	690a      	ldr	r2, [r1, #16]
 800ba74:	4689      	mov	r9, r1
 800ba76:	b085      	sub	sp, #20
 800ba78:	693b      	ldr	r3, [r7, #16]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	bfa2      	ittt	ge
 800ba7e:	463b      	movge	r3, r7
 800ba80:	460f      	movge	r7, r1
 800ba82:	4699      	movge	r9, r3
 800ba84:	693d      	ldr	r5, [r7, #16]
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba8c:	6879      	ldr	r1, [r7, #4]
 800ba8e:	eb05 060a 	add.w	r6, r5, sl
 800ba92:	42b3      	cmp	r3, r6
 800ba94:	bfb8      	it	lt
 800ba96:	3101      	addlt	r1, #1
 800ba98:	f7ff fedc 	bl	800b854 <_Balloc>
 800ba9c:	b930      	cbnz	r0, 800baac <__multiply+0x40>
 800ba9e:	4602      	mov	r2, r0
 800baa0:	4b42      	ldr	r3, [pc, #264]	@ (800bbac <__multiply+0x140>)
 800baa2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800baa6:	4842      	ldr	r0, [pc, #264]	@ (800bbb0 <__multiply+0x144>)
 800baa8:	f000 fc5e 	bl	800c368 <__assert_func>
 800baac:	f100 0414 	add.w	r4, r0, #20
 800bab0:	2200      	movs	r2, #0
 800bab2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bab6:	4623      	mov	r3, r4
 800bab8:	4573      	cmp	r3, lr
 800baba:	d320      	bcc.n	800bafe <__multiply+0x92>
 800babc:	f107 0814 	add.w	r8, r7, #20
 800bac0:	f109 0114 	add.w	r1, r9, #20
 800bac4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bac8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bacc:	9302      	str	r3, [sp, #8]
 800bace:	1beb      	subs	r3, r5, r7
 800bad0:	3715      	adds	r7, #21
 800bad2:	3b15      	subs	r3, #21
 800bad4:	f023 0303 	bic.w	r3, r3, #3
 800bad8:	3304      	adds	r3, #4
 800bada:	42bd      	cmp	r5, r7
 800badc:	bf38      	it	cc
 800bade:	2304      	movcc	r3, #4
 800bae0:	9301      	str	r3, [sp, #4]
 800bae2:	9b02      	ldr	r3, [sp, #8]
 800bae4:	9103      	str	r1, [sp, #12]
 800bae6:	428b      	cmp	r3, r1
 800bae8:	d80c      	bhi.n	800bb04 <__multiply+0x98>
 800baea:	2e00      	cmp	r6, #0
 800baec:	dd03      	ble.n	800baf6 <__multiply+0x8a>
 800baee:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d057      	beq.n	800bba6 <__multiply+0x13a>
 800baf6:	6106      	str	r6, [r0, #16]
 800baf8:	b005      	add	sp, #20
 800bafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bafe:	f843 2b04 	str.w	r2, [r3], #4
 800bb02:	e7d9      	b.n	800bab8 <__multiply+0x4c>
 800bb04:	f8b1 a000 	ldrh.w	sl, [r1]
 800bb08:	f1ba 0f00 	cmp.w	sl, #0
 800bb0c:	d021      	beq.n	800bb52 <__multiply+0xe6>
 800bb0e:	46c4      	mov	ip, r8
 800bb10:	46a1      	mov	r9, r4
 800bb12:	2700      	movs	r7, #0
 800bb14:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb18:	f8d9 3000 	ldr.w	r3, [r9]
 800bb1c:	fa1f fb82 	uxth.w	fp, r2
 800bb20:	4565      	cmp	r5, ip
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800bb28:	fb0a 330b 	mla	r3, sl, fp, r3
 800bb2c:	443b      	add	r3, r7
 800bb2e:	f8d9 7000 	ldr.w	r7, [r9]
 800bb32:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800bb36:	fb0a 7202 	mla	r2, sl, r2, r7
 800bb3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bb44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb48:	f849 3b04 	str.w	r3, [r9], #4
 800bb4c:	d8e2      	bhi.n	800bb14 <__multiply+0xa8>
 800bb4e:	9b01      	ldr	r3, [sp, #4]
 800bb50:	50e7      	str	r7, [r4, r3]
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	3104      	adds	r1, #4
 800bb56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bb5a:	f1b9 0f00 	cmp.w	r9, #0
 800bb5e:	d020      	beq.n	800bba2 <__multiply+0x136>
 800bb60:	6823      	ldr	r3, [r4, #0]
 800bb62:	4647      	mov	r7, r8
 800bb64:	46a4      	mov	ip, r4
 800bb66:	f04f 0a00 	mov.w	sl, #0
 800bb6a:	f8b7 b000 	ldrh.w	fp, [r7]
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bb74:	fb09 220b 	mla	r2, r9, fp, r2
 800bb78:	4452      	add	r2, sl
 800bb7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb7e:	f84c 3b04 	str.w	r3, [ip], #4
 800bb82:	f857 3b04 	ldr.w	r3, [r7], #4
 800bb86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb8a:	f8bc 3000 	ldrh.w	r3, [ip]
 800bb8e:	42bd      	cmp	r5, r7
 800bb90:	fb09 330a 	mla	r3, r9, sl, r3
 800bb94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bb98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb9c:	d8e5      	bhi.n	800bb6a <__multiply+0xfe>
 800bb9e:	9a01      	ldr	r2, [sp, #4]
 800bba0:	50a3      	str	r3, [r4, r2]
 800bba2:	3404      	adds	r4, #4
 800bba4:	e79d      	b.n	800bae2 <__multiply+0x76>
 800bba6:	3e01      	subs	r6, #1
 800bba8:	e79f      	b.n	800baea <__multiply+0x7e>
 800bbaa:	bf00      	nop
 800bbac:	0800d1e0 	.word	0x0800d1e0
 800bbb0:	0800d202 	.word	0x0800d202

0800bbb4 <__pow5mult>:
 800bbb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbb8:	4615      	mov	r5, r2
 800bbba:	f012 0203 	ands.w	r2, r2, #3
 800bbbe:	4607      	mov	r7, r0
 800bbc0:	460e      	mov	r6, r1
 800bbc2:	d007      	beq.n	800bbd4 <__pow5mult+0x20>
 800bbc4:	3a01      	subs	r2, #1
 800bbc6:	4c25      	ldr	r4, [pc, #148]	@ (800bc5c <__pow5mult+0xa8>)
 800bbc8:	2300      	movs	r3, #0
 800bbca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbce:	f7ff fea3 	bl	800b918 <__multadd>
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	10ad      	asrs	r5, r5, #2
 800bbd6:	d03d      	beq.n	800bc54 <__pow5mult+0xa0>
 800bbd8:	69fc      	ldr	r4, [r7, #28]
 800bbda:	b97c      	cbnz	r4, 800bbfc <__pow5mult+0x48>
 800bbdc:	2010      	movs	r0, #16
 800bbde:	f7ff fcd7 	bl	800b590 <malloc>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	61f8      	str	r0, [r7, #28]
 800bbe6:	b928      	cbnz	r0, 800bbf4 <__pow5mult+0x40>
 800bbe8:	4b1d      	ldr	r3, [pc, #116]	@ (800bc60 <__pow5mult+0xac>)
 800bbea:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bbee:	481d      	ldr	r0, [pc, #116]	@ (800bc64 <__pow5mult+0xb0>)
 800bbf0:	f000 fbba 	bl	800c368 <__assert_func>
 800bbf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bbf8:	6004      	str	r4, [r0, #0]
 800bbfa:	60c4      	str	r4, [r0, #12]
 800bbfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bc00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc04:	b94c      	cbnz	r4, 800bc1a <__pow5mult+0x66>
 800bc06:	f240 2171 	movw	r1, #625	@ 0x271
 800bc0a:	4638      	mov	r0, r7
 800bc0c:	f7ff ff18 	bl	800ba40 <__i2b>
 800bc10:	2300      	movs	r3, #0
 800bc12:	4604      	mov	r4, r0
 800bc14:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc18:	6003      	str	r3, [r0, #0]
 800bc1a:	f04f 0900 	mov.w	r9, #0
 800bc1e:	07eb      	lsls	r3, r5, #31
 800bc20:	d50a      	bpl.n	800bc38 <__pow5mult+0x84>
 800bc22:	4631      	mov	r1, r6
 800bc24:	4622      	mov	r2, r4
 800bc26:	4638      	mov	r0, r7
 800bc28:	f7ff ff20 	bl	800ba6c <__multiply>
 800bc2c:	4680      	mov	r8, r0
 800bc2e:	4631      	mov	r1, r6
 800bc30:	4638      	mov	r0, r7
 800bc32:	4646      	mov	r6, r8
 800bc34:	f7ff fe4e 	bl	800b8d4 <_Bfree>
 800bc38:	106d      	asrs	r5, r5, #1
 800bc3a:	d00b      	beq.n	800bc54 <__pow5mult+0xa0>
 800bc3c:	6820      	ldr	r0, [r4, #0]
 800bc3e:	b938      	cbnz	r0, 800bc50 <__pow5mult+0x9c>
 800bc40:	4622      	mov	r2, r4
 800bc42:	4621      	mov	r1, r4
 800bc44:	4638      	mov	r0, r7
 800bc46:	f7ff ff11 	bl	800ba6c <__multiply>
 800bc4a:	6020      	str	r0, [r4, #0]
 800bc4c:	f8c0 9000 	str.w	r9, [r0]
 800bc50:	4604      	mov	r4, r0
 800bc52:	e7e4      	b.n	800bc1e <__pow5mult+0x6a>
 800bc54:	4630      	mov	r0, r6
 800bc56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc5a:	bf00      	nop
 800bc5c:	0800d2a4 	.word	0x0800d2a4
 800bc60:	0800d171 	.word	0x0800d171
 800bc64:	0800d202 	.word	0x0800d202

0800bc68 <__lshift>:
 800bc68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc6c:	460c      	mov	r4, r1
 800bc6e:	4607      	mov	r7, r0
 800bc70:	4691      	mov	r9, r2
 800bc72:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc76:	6923      	ldr	r3, [r4, #16]
 800bc78:	6849      	ldr	r1, [r1, #4]
 800bc7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc7e:	68a3      	ldr	r3, [r4, #8]
 800bc80:	f108 0601 	add.w	r6, r8, #1
 800bc84:	42b3      	cmp	r3, r6
 800bc86:	db0b      	blt.n	800bca0 <__lshift+0x38>
 800bc88:	4638      	mov	r0, r7
 800bc8a:	f7ff fde3 	bl	800b854 <_Balloc>
 800bc8e:	4605      	mov	r5, r0
 800bc90:	b948      	cbnz	r0, 800bca6 <__lshift+0x3e>
 800bc92:	4602      	mov	r2, r0
 800bc94:	4b28      	ldr	r3, [pc, #160]	@ (800bd38 <__lshift+0xd0>)
 800bc96:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bc9a:	4828      	ldr	r0, [pc, #160]	@ (800bd3c <__lshift+0xd4>)
 800bc9c:	f000 fb64 	bl	800c368 <__assert_func>
 800bca0:	3101      	adds	r1, #1
 800bca2:	005b      	lsls	r3, r3, #1
 800bca4:	e7ee      	b.n	800bc84 <__lshift+0x1c>
 800bca6:	2300      	movs	r3, #0
 800bca8:	f100 0114 	add.w	r1, r0, #20
 800bcac:	f100 0210 	add.w	r2, r0, #16
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	4553      	cmp	r3, sl
 800bcb4:	db33      	blt.n	800bd1e <__lshift+0xb6>
 800bcb6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bcba:	f104 0314 	add.w	r3, r4, #20
 800bcbe:	6920      	ldr	r0, [r4, #16]
 800bcc0:	f019 091f 	ands.w	r9, r9, #31
 800bcc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bccc:	d02b      	beq.n	800bd26 <__lshift+0xbe>
 800bcce:	f1c9 0e20 	rsb	lr, r9, #32
 800bcd2:	468a      	mov	sl, r1
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	6818      	ldr	r0, [r3, #0]
 800bcd8:	fa00 f009 	lsl.w	r0, r0, r9
 800bcdc:	4310      	orrs	r0, r2
 800bcde:	f84a 0b04 	str.w	r0, [sl], #4
 800bce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce6:	459c      	cmp	ip, r3
 800bce8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bcec:	d8f3      	bhi.n	800bcd6 <__lshift+0x6e>
 800bcee:	ebac 0304 	sub.w	r3, ip, r4
 800bcf2:	f104 0015 	add.w	r0, r4, #21
 800bcf6:	3b15      	subs	r3, #21
 800bcf8:	f023 0303 	bic.w	r3, r3, #3
 800bcfc:	3304      	adds	r3, #4
 800bcfe:	4560      	cmp	r0, ip
 800bd00:	bf88      	it	hi
 800bd02:	2304      	movhi	r3, #4
 800bd04:	50ca      	str	r2, [r1, r3]
 800bd06:	b10a      	cbz	r2, 800bd0c <__lshift+0xa4>
 800bd08:	f108 0602 	add.w	r6, r8, #2
 800bd0c:	3e01      	subs	r6, #1
 800bd0e:	4638      	mov	r0, r7
 800bd10:	4621      	mov	r1, r4
 800bd12:	612e      	str	r6, [r5, #16]
 800bd14:	f7ff fdde 	bl	800b8d4 <_Bfree>
 800bd18:	4628      	mov	r0, r5
 800bd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd1e:	3301      	adds	r3, #1
 800bd20:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd24:	e7c5      	b.n	800bcb2 <__lshift+0x4a>
 800bd26:	3904      	subs	r1, #4
 800bd28:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd2c:	459c      	cmp	ip, r3
 800bd2e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd32:	d8f9      	bhi.n	800bd28 <__lshift+0xc0>
 800bd34:	e7ea      	b.n	800bd0c <__lshift+0xa4>
 800bd36:	bf00      	nop
 800bd38:	0800d1e0 	.word	0x0800d1e0
 800bd3c:	0800d202 	.word	0x0800d202

0800bd40 <__mcmp>:
 800bd40:	4603      	mov	r3, r0
 800bd42:	690a      	ldr	r2, [r1, #16]
 800bd44:	6900      	ldr	r0, [r0, #16]
 800bd46:	1a80      	subs	r0, r0, r2
 800bd48:	b530      	push	{r4, r5, lr}
 800bd4a:	d10e      	bne.n	800bd6a <__mcmp+0x2a>
 800bd4c:	3314      	adds	r3, #20
 800bd4e:	3114      	adds	r1, #20
 800bd50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bd54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bd58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bd5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bd60:	4295      	cmp	r5, r2
 800bd62:	d003      	beq.n	800bd6c <__mcmp+0x2c>
 800bd64:	d205      	bcs.n	800bd72 <__mcmp+0x32>
 800bd66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd6a:	bd30      	pop	{r4, r5, pc}
 800bd6c:	42a3      	cmp	r3, r4
 800bd6e:	d3f3      	bcc.n	800bd58 <__mcmp+0x18>
 800bd70:	e7fb      	b.n	800bd6a <__mcmp+0x2a>
 800bd72:	2001      	movs	r0, #1
 800bd74:	e7f9      	b.n	800bd6a <__mcmp+0x2a>
	...

0800bd78 <__mdiff>:
 800bd78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd7c:	4689      	mov	r9, r1
 800bd7e:	4606      	mov	r6, r0
 800bd80:	4611      	mov	r1, r2
 800bd82:	4614      	mov	r4, r2
 800bd84:	4648      	mov	r0, r9
 800bd86:	f7ff ffdb 	bl	800bd40 <__mcmp>
 800bd8a:	1e05      	subs	r5, r0, #0
 800bd8c:	d112      	bne.n	800bdb4 <__mdiff+0x3c>
 800bd8e:	4629      	mov	r1, r5
 800bd90:	4630      	mov	r0, r6
 800bd92:	f7ff fd5f 	bl	800b854 <_Balloc>
 800bd96:	4602      	mov	r2, r0
 800bd98:	b928      	cbnz	r0, 800bda6 <__mdiff+0x2e>
 800bd9a:	4b41      	ldr	r3, [pc, #260]	@ (800bea0 <__mdiff+0x128>)
 800bd9c:	f240 2137 	movw	r1, #567	@ 0x237
 800bda0:	4840      	ldr	r0, [pc, #256]	@ (800bea4 <__mdiff+0x12c>)
 800bda2:	f000 fae1 	bl	800c368 <__assert_func>
 800bda6:	2301      	movs	r3, #1
 800bda8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdac:	4610      	mov	r0, r2
 800bdae:	b003      	add	sp, #12
 800bdb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb4:	bfbc      	itt	lt
 800bdb6:	464b      	movlt	r3, r9
 800bdb8:	46a1      	movlt	r9, r4
 800bdba:	4630      	mov	r0, r6
 800bdbc:	bfb8      	it	lt
 800bdbe:	2501      	movlt	r5, #1
 800bdc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bdc4:	bfb4      	ite	lt
 800bdc6:	461c      	movlt	r4, r3
 800bdc8:	2500      	movge	r5, #0
 800bdca:	f7ff fd43 	bl	800b854 <_Balloc>
 800bdce:	4602      	mov	r2, r0
 800bdd0:	b918      	cbnz	r0, 800bdda <__mdiff+0x62>
 800bdd2:	4b33      	ldr	r3, [pc, #204]	@ (800bea0 <__mdiff+0x128>)
 800bdd4:	f240 2145 	movw	r1, #581	@ 0x245
 800bdd8:	e7e2      	b.n	800bda0 <__mdiff+0x28>
 800bdda:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bdde:	f104 0e14 	add.w	lr, r4, #20
 800bde2:	6926      	ldr	r6, [r4, #16]
 800bde4:	f100 0b14 	add.w	fp, r0, #20
 800bde8:	60c5      	str	r5, [r0, #12]
 800bdea:	f109 0514 	add.w	r5, r9, #20
 800bdee:	f109 0310 	add.w	r3, r9, #16
 800bdf2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bdf6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bdfa:	46d9      	mov	r9, fp
 800bdfc:	f04f 0c00 	mov.w	ip, #0
 800be00:	9301      	str	r3, [sp, #4]
 800be02:	9b01      	ldr	r3, [sp, #4]
 800be04:	f85e 0b04 	ldr.w	r0, [lr], #4
 800be08:	f853 af04 	ldr.w	sl, [r3, #4]!
 800be0c:	4576      	cmp	r6, lr
 800be0e:	9301      	str	r3, [sp, #4]
 800be10:	fa1f f38a 	uxth.w	r3, sl
 800be14:	4619      	mov	r1, r3
 800be16:	b283      	uxth	r3, r0
 800be18:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800be1c:	eba1 0303 	sub.w	r3, r1, r3
 800be20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be24:	4463      	add	r3, ip
 800be26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be2a:	b29b      	uxth	r3, r3
 800be2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be34:	f849 3b04 	str.w	r3, [r9], #4
 800be38:	d8e3      	bhi.n	800be02 <__mdiff+0x8a>
 800be3a:	1b33      	subs	r3, r6, r4
 800be3c:	3415      	adds	r4, #21
 800be3e:	3b15      	subs	r3, #21
 800be40:	f023 0303 	bic.w	r3, r3, #3
 800be44:	3304      	adds	r3, #4
 800be46:	42a6      	cmp	r6, r4
 800be48:	bf38      	it	cc
 800be4a:	2304      	movcc	r3, #4
 800be4c:	441d      	add	r5, r3
 800be4e:	445b      	add	r3, fp
 800be50:	462c      	mov	r4, r5
 800be52:	461e      	mov	r6, r3
 800be54:	4544      	cmp	r4, r8
 800be56:	d30e      	bcc.n	800be76 <__mdiff+0xfe>
 800be58:	f108 0103 	add.w	r1, r8, #3
 800be5c:	1b49      	subs	r1, r1, r5
 800be5e:	3d03      	subs	r5, #3
 800be60:	f021 0103 	bic.w	r1, r1, #3
 800be64:	45a8      	cmp	r8, r5
 800be66:	bf38      	it	cc
 800be68:	2100      	movcc	r1, #0
 800be6a:	440b      	add	r3, r1
 800be6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be70:	b199      	cbz	r1, 800be9a <__mdiff+0x122>
 800be72:	6117      	str	r7, [r2, #16]
 800be74:	e79a      	b.n	800bdac <__mdiff+0x34>
 800be76:	f854 1b04 	ldr.w	r1, [r4], #4
 800be7a:	46e6      	mov	lr, ip
 800be7c:	fa1f fc81 	uxth.w	ip, r1
 800be80:	0c08      	lsrs	r0, r1, #16
 800be82:	4471      	add	r1, lr
 800be84:	44f4      	add	ip, lr
 800be86:	b289      	uxth	r1, r1
 800be88:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800be8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800be90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be94:	f846 1b04 	str.w	r1, [r6], #4
 800be98:	e7dc      	b.n	800be54 <__mdiff+0xdc>
 800be9a:	3f01      	subs	r7, #1
 800be9c:	e7e6      	b.n	800be6c <__mdiff+0xf4>
 800be9e:	bf00      	nop
 800bea0:	0800d1e0 	.word	0x0800d1e0
 800bea4:	0800d202 	.word	0x0800d202

0800bea8 <__d2b>:
 800bea8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800beac:	460f      	mov	r7, r1
 800beae:	2101      	movs	r1, #1
 800beb0:	4616      	mov	r6, r2
 800beb2:	ec59 8b10 	vmov	r8, r9, d0
 800beb6:	f7ff fccd 	bl	800b854 <_Balloc>
 800beba:	4604      	mov	r4, r0
 800bebc:	b930      	cbnz	r0, 800becc <__d2b+0x24>
 800bebe:	4602      	mov	r2, r0
 800bec0:	4b23      	ldr	r3, [pc, #140]	@ (800bf50 <__d2b+0xa8>)
 800bec2:	f240 310f 	movw	r1, #783	@ 0x30f
 800bec6:	4823      	ldr	r0, [pc, #140]	@ (800bf54 <__d2b+0xac>)
 800bec8:	f000 fa4e 	bl	800c368 <__assert_func>
 800becc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bed0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bed4:	b10d      	cbz	r5, 800beda <__d2b+0x32>
 800bed6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800beda:	9301      	str	r3, [sp, #4]
 800bedc:	f1b8 0300 	subs.w	r3, r8, #0
 800bee0:	d023      	beq.n	800bf2a <__d2b+0x82>
 800bee2:	4668      	mov	r0, sp
 800bee4:	9300      	str	r3, [sp, #0]
 800bee6:	f7ff fd7e 	bl	800b9e6 <__lo0bits>
 800beea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800beee:	b1d0      	cbz	r0, 800bf26 <__d2b+0x7e>
 800bef0:	f1c0 0320 	rsb	r3, r0, #32
 800bef4:	fa02 f303 	lsl.w	r3, r2, r3
 800bef8:	40c2      	lsrs	r2, r0
 800befa:	430b      	orrs	r3, r1
 800befc:	9201      	str	r2, [sp, #4]
 800befe:	6163      	str	r3, [r4, #20]
 800bf00:	9b01      	ldr	r3, [sp, #4]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	61a3      	str	r3, [r4, #24]
 800bf06:	bf0c      	ite	eq
 800bf08:	2201      	moveq	r2, #1
 800bf0a:	2202      	movne	r2, #2
 800bf0c:	6122      	str	r2, [r4, #16]
 800bf0e:	b1a5      	cbz	r5, 800bf3a <__d2b+0x92>
 800bf10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf14:	4405      	add	r5, r0
 800bf16:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf1a:	603d      	str	r5, [r7, #0]
 800bf1c:	6030      	str	r0, [r6, #0]
 800bf1e:	4620      	mov	r0, r4
 800bf20:	b003      	add	sp, #12
 800bf22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf26:	6161      	str	r1, [r4, #20]
 800bf28:	e7ea      	b.n	800bf00 <__d2b+0x58>
 800bf2a:	a801      	add	r0, sp, #4
 800bf2c:	f7ff fd5b 	bl	800b9e6 <__lo0bits>
 800bf30:	9b01      	ldr	r3, [sp, #4]
 800bf32:	3020      	adds	r0, #32
 800bf34:	2201      	movs	r2, #1
 800bf36:	6163      	str	r3, [r4, #20]
 800bf38:	e7e8      	b.n	800bf0c <__d2b+0x64>
 800bf3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf42:	6038      	str	r0, [r7, #0]
 800bf44:	6918      	ldr	r0, [r3, #16]
 800bf46:	f7ff fd2f 	bl	800b9a8 <__hi0bits>
 800bf4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf4e:	e7e5      	b.n	800bf1c <__d2b+0x74>
 800bf50:	0800d1e0 	.word	0x0800d1e0
 800bf54:	0800d202 	.word	0x0800d202

0800bf58 <__sread>:
 800bf58:	b510      	push	{r4, lr}
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf60:	f000 f99e 	bl	800c2a0 <_read_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	bfab      	itete	ge
 800bf68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bf6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf6c:	181b      	addge	r3, r3, r0
 800bf6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bf72:	bfac      	ite	ge
 800bf74:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bf76:	81a3      	strhlt	r3, [r4, #12]
 800bf78:	bd10      	pop	{r4, pc}

0800bf7a <__swrite>:
 800bf7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf7e:	461f      	mov	r7, r3
 800bf80:	898b      	ldrh	r3, [r1, #12]
 800bf82:	4605      	mov	r5, r0
 800bf84:	460c      	mov	r4, r1
 800bf86:	05db      	lsls	r3, r3, #23
 800bf88:	4616      	mov	r6, r2
 800bf8a:	d505      	bpl.n	800bf98 <__swrite+0x1e>
 800bf8c:	2302      	movs	r3, #2
 800bf8e:	2200      	movs	r2, #0
 800bf90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf94:	f000 f972 	bl	800c27c <_lseek_r>
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	4632      	mov	r2, r6
 800bf9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bfa6:	81a3      	strh	r3, [r4, #12]
 800bfa8:	463b      	mov	r3, r7
 800bfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	f000 b999 	b.w	800c2e4 <_write_r>

0800bfb2 <__sseek>:
 800bfb2:	b510      	push	{r4, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfba:	f000 f95f 	bl	800c27c <_lseek_r>
 800bfbe:	1c43      	adds	r3, r0, #1
 800bfc0:	89a3      	ldrh	r3, [r4, #12]
 800bfc2:	bf15      	itete	ne
 800bfc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bfc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bfca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bfce:	81a3      	strheq	r3, [r4, #12]
 800bfd0:	bf18      	it	ne
 800bfd2:	81a3      	strhne	r3, [r4, #12]
 800bfd4:	bd10      	pop	{r4, pc}

0800bfd6 <__sclose>:
 800bfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfda:	f000 b995 	b.w	800c308 <_close_r>

0800bfde <_realloc_r>:
 800bfde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfe2:	4607      	mov	r7, r0
 800bfe4:	4614      	mov	r4, r2
 800bfe6:	460d      	mov	r5, r1
 800bfe8:	b921      	cbnz	r1, 800bff4 <_realloc_r+0x16>
 800bfea:	4611      	mov	r1, r2
 800bfec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bff0:	f7ff baf8 	b.w	800b5e4 <_malloc_r>
 800bff4:	b92a      	cbnz	r2, 800c002 <_realloc_r+0x24>
 800bff6:	4625      	mov	r5, r4
 800bff8:	f000 f9e8 	bl	800c3cc <_free_r>
 800bffc:	4628      	mov	r0, r5
 800bffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c002:	f000 fa3f 	bl	800c484 <_malloc_usable_size_r>
 800c006:	4284      	cmp	r4, r0
 800c008:	4606      	mov	r6, r0
 800c00a:	d802      	bhi.n	800c012 <_realloc_r+0x34>
 800c00c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c010:	d8f4      	bhi.n	800bffc <_realloc_r+0x1e>
 800c012:	4621      	mov	r1, r4
 800c014:	4638      	mov	r0, r7
 800c016:	f7ff fae5 	bl	800b5e4 <_malloc_r>
 800c01a:	4680      	mov	r8, r0
 800c01c:	b908      	cbnz	r0, 800c022 <_realloc_r+0x44>
 800c01e:	4645      	mov	r5, r8
 800c020:	e7ec      	b.n	800bffc <_realloc_r+0x1e>
 800c022:	42b4      	cmp	r4, r6
 800c024:	4622      	mov	r2, r4
 800c026:	4629      	mov	r1, r5
 800c028:	bf28      	it	cs
 800c02a:	4632      	movcs	r2, r6
 800c02c:	f000 f98e 	bl	800c34c <memcpy>
 800c030:	4629      	mov	r1, r5
 800c032:	4638      	mov	r0, r7
 800c034:	f000 f9ca 	bl	800c3cc <_free_r>
 800c038:	e7f1      	b.n	800c01e <_realloc_r+0x40>

0800c03a <__swbuf_r>:
 800c03a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c03c:	460e      	mov	r6, r1
 800c03e:	4614      	mov	r4, r2
 800c040:	4605      	mov	r5, r0
 800c042:	b118      	cbz	r0, 800c04c <__swbuf_r+0x12>
 800c044:	6a03      	ldr	r3, [r0, #32]
 800c046:	b90b      	cbnz	r3, 800c04c <__swbuf_r+0x12>
 800c048:	f7fe f916 	bl	800a278 <__sinit>
 800c04c:	69a3      	ldr	r3, [r4, #24]
 800c04e:	60a3      	str	r3, [r4, #8]
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	071a      	lsls	r2, r3, #28
 800c054:	d501      	bpl.n	800c05a <__swbuf_r+0x20>
 800c056:	6923      	ldr	r3, [r4, #16]
 800c058:	b943      	cbnz	r3, 800c06c <__swbuf_r+0x32>
 800c05a:	4621      	mov	r1, r4
 800c05c:	4628      	mov	r0, r5
 800c05e:	f000 f82b 	bl	800c0b8 <__swsetup_r>
 800c062:	b118      	cbz	r0, 800c06c <__swbuf_r+0x32>
 800c064:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c068:	4638      	mov	r0, r7
 800c06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c06c:	6823      	ldr	r3, [r4, #0]
 800c06e:	b2f6      	uxtb	r6, r6
 800c070:	6922      	ldr	r2, [r4, #16]
 800c072:	4637      	mov	r7, r6
 800c074:	1a98      	subs	r0, r3, r2
 800c076:	6963      	ldr	r3, [r4, #20]
 800c078:	4283      	cmp	r3, r0
 800c07a:	dc05      	bgt.n	800c088 <__swbuf_r+0x4e>
 800c07c:	4621      	mov	r1, r4
 800c07e:	4628      	mov	r0, r5
 800c080:	f7ff fbb4 	bl	800b7ec <_fflush_r>
 800c084:	2800      	cmp	r0, #0
 800c086:	d1ed      	bne.n	800c064 <__swbuf_r+0x2a>
 800c088:	68a3      	ldr	r3, [r4, #8]
 800c08a:	3b01      	subs	r3, #1
 800c08c:	60a3      	str	r3, [r4, #8]
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	1c5a      	adds	r2, r3, #1
 800c092:	6022      	str	r2, [r4, #0]
 800c094:	701e      	strb	r6, [r3, #0]
 800c096:	1c43      	adds	r3, r0, #1
 800c098:	6962      	ldr	r2, [r4, #20]
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d004      	beq.n	800c0a8 <__swbuf_r+0x6e>
 800c09e:	89a3      	ldrh	r3, [r4, #12]
 800c0a0:	07db      	lsls	r3, r3, #31
 800c0a2:	d5e1      	bpl.n	800c068 <__swbuf_r+0x2e>
 800c0a4:	2e0a      	cmp	r6, #10
 800c0a6:	d1df      	bne.n	800c068 <__swbuf_r+0x2e>
 800c0a8:	4621      	mov	r1, r4
 800c0aa:	4628      	mov	r0, r5
 800c0ac:	f7ff fb9e 	bl	800b7ec <_fflush_r>
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d0d9      	beq.n	800c068 <__swbuf_r+0x2e>
 800c0b4:	e7d6      	b.n	800c064 <__swbuf_r+0x2a>
	...

0800c0b8 <__swsetup_r>:
 800c0b8:	b538      	push	{r3, r4, r5, lr}
 800c0ba:	4b29      	ldr	r3, [pc, #164]	@ (800c160 <__swsetup_r+0xa8>)
 800c0bc:	4605      	mov	r5, r0
 800c0be:	460c      	mov	r4, r1
 800c0c0:	6818      	ldr	r0, [r3, #0]
 800c0c2:	b118      	cbz	r0, 800c0cc <__swsetup_r+0x14>
 800c0c4:	6a03      	ldr	r3, [r0, #32]
 800c0c6:	b90b      	cbnz	r3, 800c0cc <__swsetup_r+0x14>
 800c0c8:	f7fe f8d6 	bl	800a278 <__sinit>
 800c0cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0d0:	0719      	lsls	r1, r3, #28
 800c0d2:	d422      	bmi.n	800c11a <__swsetup_r+0x62>
 800c0d4:	06da      	lsls	r2, r3, #27
 800c0d6:	d407      	bmi.n	800c0e8 <__swsetup_r+0x30>
 800c0d8:	2209      	movs	r2, #9
 800c0da:	602a      	str	r2, [r5, #0]
 800c0dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0e4:	81a3      	strh	r3, [r4, #12]
 800c0e6:	e033      	b.n	800c150 <__swsetup_r+0x98>
 800c0e8:	0758      	lsls	r0, r3, #29
 800c0ea:	d512      	bpl.n	800c112 <__swsetup_r+0x5a>
 800c0ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0ee:	b141      	cbz	r1, 800c102 <__swsetup_r+0x4a>
 800c0f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0f4:	4299      	cmp	r1, r3
 800c0f6:	d002      	beq.n	800c0fe <__swsetup_r+0x46>
 800c0f8:	4628      	mov	r0, r5
 800c0fa:	f000 f967 	bl	800c3cc <_free_r>
 800c0fe:	2300      	movs	r3, #0
 800c100:	6363      	str	r3, [r4, #52]	@ 0x34
 800c102:	89a3      	ldrh	r3, [r4, #12]
 800c104:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c108:	81a3      	strh	r3, [r4, #12]
 800c10a:	2300      	movs	r3, #0
 800c10c:	6063      	str	r3, [r4, #4]
 800c10e:	6923      	ldr	r3, [r4, #16]
 800c110:	6023      	str	r3, [r4, #0]
 800c112:	89a3      	ldrh	r3, [r4, #12]
 800c114:	f043 0308 	orr.w	r3, r3, #8
 800c118:	81a3      	strh	r3, [r4, #12]
 800c11a:	6923      	ldr	r3, [r4, #16]
 800c11c:	b94b      	cbnz	r3, 800c132 <__swsetup_r+0x7a>
 800c11e:	89a3      	ldrh	r3, [r4, #12]
 800c120:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c128:	d003      	beq.n	800c132 <__swsetup_r+0x7a>
 800c12a:	4621      	mov	r1, r4
 800c12c:	4628      	mov	r0, r5
 800c12e:	f000 f83e 	bl	800c1ae <__smakebuf_r>
 800c132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c136:	f013 0201 	ands.w	r2, r3, #1
 800c13a:	d00a      	beq.n	800c152 <__swsetup_r+0x9a>
 800c13c:	2200      	movs	r2, #0
 800c13e:	60a2      	str	r2, [r4, #8]
 800c140:	6962      	ldr	r2, [r4, #20]
 800c142:	4252      	negs	r2, r2
 800c144:	61a2      	str	r2, [r4, #24]
 800c146:	6922      	ldr	r2, [r4, #16]
 800c148:	b942      	cbnz	r2, 800c15c <__swsetup_r+0xa4>
 800c14a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c14e:	d1c5      	bne.n	800c0dc <__swsetup_r+0x24>
 800c150:	bd38      	pop	{r3, r4, r5, pc}
 800c152:	0799      	lsls	r1, r3, #30
 800c154:	bf58      	it	pl
 800c156:	6962      	ldrpl	r2, [r4, #20]
 800c158:	60a2      	str	r2, [r4, #8]
 800c15a:	e7f4      	b.n	800c146 <__swsetup_r+0x8e>
 800c15c:	2000      	movs	r0, #0
 800c15e:	e7f7      	b.n	800c150 <__swsetup_r+0x98>
 800c160:	20000034 	.word	0x20000034

0800c164 <__swhatbuf_r>:
 800c164:	b570      	push	{r4, r5, r6, lr}
 800c166:	460c      	mov	r4, r1
 800c168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c16c:	b096      	sub	sp, #88	@ 0x58
 800c16e:	4615      	mov	r5, r2
 800c170:	2900      	cmp	r1, #0
 800c172:	461e      	mov	r6, r3
 800c174:	da0c      	bge.n	800c190 <__swhatbuf_r+0x2c>
 800c176:	89a3      	ldrh	r3, [r4, #12]
 800c178:	2100      	movs	r1, #0
 800c17a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c17e:	bf14      	ite	ne
 800c180:	2340      	movne	r3, #64	@ 0x40
 800c182:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c186:	2000      	movs	r0, #0
 800c188:	6031      	str	r1, [r6, #0]
 800c18a:	602b      	str	r3, [r5, #0]
 800c18c:	b016      	add	sp, #88	@ 0x58
 800c18e:	bd70      	pop	{r4, r5, r6, pc}
 800c190:	466a      	mov	r2, sp
 800c192:	f000 f8c9 	bl	800c328 <_fstat_r>
 800c196:	2800      	cmp	r0, #0
 800c198:	dbed      	blt.n	800c176 <__swhatbuf_r+0x12>
 800c19a:	9901      	ldr	r1, [sp, #4]
 800c19c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c1a0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c1a4:	4259      	negs	r1, r3
 800c1a6:	4159      	adcs	r1, r3
 800c1a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1ac:	e7eb      	b.n	800c186 <__swhatbuf_r+0x22>

0800c1ae <__smakebuf_r>:
 800c1ae:	898b      	ldrh	r3, [r1, #12]
 800c1b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1b2:	079d      	lsls	r5, r3, #30
 800c1b4:	4606      	mov	r6, r0
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	d507      	bpl.n	800c1ca <__smakebuf_r+0x1c>
 800c1ba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c1be:	6023      	str	r3, [r4, #0]
 800c1c0:	6123      	str	r3, [r4, #16]
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	6163      	str	r3, [r4, #20]
 800c1c6:	b003      	add	sp, #12
 800c1c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1ca:	ab01      	add	r3, sp, #4
 800c1cc:	466a      	mov	r2, sp
 800c1ce:	f7ff ffc9 	bl	800c164 <__swhatbuf_r>
 800c1d2:	9f00      	ldr	r7, [sp, #0]
 800c1d4:	4605      	mov	r5, r0
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	4639      	mov	r1, r7
 800c1da:	f7ff fa03 	bl	800b5e4 <_malloc_r>
 800c1de:	b948      	cbnz	r0, 800c1f4 <__smakebuf_r+0x46>
 800c1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1e4:	059a      	lsls	r2, r3, #22
 800c1e6:	d4ee      	bmi.n	800c1c6 <__smakebuf_r+0x18>
 800c1e8:	f023 0303 	bic.w	r3, r3, #3
 800c1ec:	f043 0302 	orr.w	r3, r3, #2
 800c1f0:	81a3      	strh	r3, [r4, #12]
 800c1f2:	e7e2      	b.n	800c1ba <__smakebuf_r+0xc>
 800c1f4:	89a3      	ldrh	r3, [r4, #12]
 800c1f6:	6020      	str	r0, [r4, #0]
 800c1f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1fc:	81a3      	strh	r3, [r4, #12]
 800c1fe:	9b01      	ldr	r3, [sp, #4]
 800c200:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c204:	b15b      	cbz	r3, 800c21e <__smakebuf_r+0x70>
 800c206:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c20a:	4630      	mov	r0, r6
 800c20c:	f000 f826 	bl	800c25c <_isatty_r>
 800c210:	b128      	cbz	r0, 800c21e <__smakebuf_r+0x70>
 800c212:	89a3      	ldrh	r3, [r4, #12]
 800c214:	f023 0303 	bic.w	r3, r3, #3
 800c218:	f043 0301 	orr.w	r3, r3, #1
 800c21c:	81a3      	strh	r3, [r4, #12]
 800c21e:	89a3      	ldrh	r3, [r4, #12]
 800c220:	431d      	orrs	r5, r3
 800c222:	81a5      	strh	r5, [r4, #12]
 800c224:	e7cf      	b.n	800c1c6 <__smakebuf_r+0x18>

0800c226 <memmove>:
 800c226:	4288      	cmp	r0, r1
 800c228:	b510      	push	{r4, lr}
 800c22a:	eb01 0402 	add.w	r4, r1, r2
 800c22e:	d902      	bls.n	800c236 <memmove+0x10>
 800c230:	4284      	cmp	r4, r0
 800c232:	4623      	mov	r3, r4
 800c234:	d807      	bhi.n	800c246 <memmove+0x20>
 800c236:	1e43      	subs	r3, r0, #1
 800c238:	42a1      	cmp	r1, r4
 800c23a:	d008      	beq.n	800c24e <memmove+0x28>
 800c23c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c240:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c244:	e7f8      	b.n	800c238 <memmove+0x12>
 800c246:	4402      	add	r2, r0
 800c248:	4601      	mov	r1, r0
 800c24a:	428a      	cmp	r2, r1
 800c24c:	d100      	bne.n	800c250 <memmove+0x2a>
 800c24e:	bd10      	pop	{r4, pc}
 800c250:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c254:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c258:	e7f7      	b.n	800c24a <memmove+0x24>
	...

0800c25c <_isatty_r>:
 800c25c:	b538      	push	{r3, r4, r5, lr}
 800c25e:	2300      	movs	r3, #0
 800c260:	4d05      	ldr	r5, [pc, #20]	@ (800c278 <_isatty_r+0x1c>)
 800c262:	4604      	mov	r4, r0
 800c264:	4608      	mov	r0, r1
 800c266:	602b      	str	r3, [r5, #0]
 800c268:	f7f5 ff62 	bl	8002130 <_isatty>
 800c26c:	1c43      	adds	r3, r0, #1
 800c26e:	d102      	bne.n	800c276 <_isatty_r+0x1a>
 800c270:	682b      	ldr	r3, [r5, #0]
 800c272:	b103      	cbz	r3, 800c276 <_isatty_r+0x1a>
 800c274:	6023      	str	r3, [r4, #0]
 800c276:	bd38      	pop	{r3, r4, r5, pc}
 800c278:	20000554 	.word	0x20000554

0800c27c <_lseek_r>:
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4604      	mov	r4, r0
 800c280:	4d06      	ldr	r5, [pc, #24]	@ (800c29c <_lseek_r+0x20>)
 800c282:	4608      	mov	r0, r1
 800c284:	4611      	mov	r1, r2
 800c286:	2200      	movs	r2, #0
 800c288:	602a      	str	r2, [r5, #0]
 800c28a:	461a      	mov	r2, r3
 800c28c:	f7f5 ff5b 	bl	8002146 <_lseek>
 800c290:	1c43      	adds	r3, r0, #1
 800c292:	d102      	bne.n	800c29a <_lseek_r+0x1e>
 800c294:	682b      	ldr	r3, [r5, #0]
 800c296:	b103      	cbz	r3, 800c29a <_lseek_r+0x1e>
 800c298:	6023      	str	r3, [r4, #0]
 800c29a:	bd38      	pop	{r3, r4, r5, pc}
 800c29c:	20000554 	.word	0x20000554

0800c2a0 <_read_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	4604      	mov	r4, r0
 800c2a4:	4d06      	ldr	r5, [pc, #24]	@ (800c2c0 <_read_r+0x20>)
 800c2a6:	4608      	mov	r0, r1
 800c2a8:	4611      	mov	r1, r2
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	602a      	str	r2, [r5, #0]
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	f7f5 fee9 	bl	8002086 <_read>
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d102      	bne.n	800c2be <_read_r+0x1e>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	b103      	cbz	r3, 800c2be <_read_r+0x1e>
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	bd38      	pop	{r3, r4, r5, pc}
 800c2c0:	20000554 	.word	0x20000554

0800c2c4 <_sbrk_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	4d05      	ldr	r5, [pc, #20]	@ (800c2e0 <_sbrk_r+0x1c>)
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	4608      	mov	r0, r1
 800c2ce:	602b      	str	r3, [r5, #0]
 800c2d0:	f7f5 ff46 	bl	8002160 <_sbrk>
 800c2d4:	1c43      	adds	r3, r0, #1
 800c2d6:	d102      	bne.n	800c2de <_sbrk_r+0x1a>
 800c2d8:	682b      	ldr	r3, [r5, #0]
 800c2da:	b103      	cbz	r3, 800c2de <_sbrk_r+0x1a>
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	bd38      	pop	{r3, r4, r5, pc}
 800c2e0:	20000554 	.word	0x20000554

0800c2e4 <_write_r>:
 800c2e4:	b538      	push	{r3, r4, r5, lr}
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	4d06      	ldr	r5, [pc, #24]	@ (800c304 <_write_r+0x20>)
 800c2ea:	4608      	mov	r0, r1
 800c2ec:	4611      	mov	r1, r2
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	602a      	str	r2, [r5, #0]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	f7f5 fee4 	bl	80020c0 <_write>
 800c2f8:	1c43      	adds	r3, r0, #1
 800c2fa:	d102      	bne.n	800c302 <_write_r+0x1e>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	b103      	cbz	r3, 800c302 <_write_r+0x1e>
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	bd38      	pop	{r3, r4, r5, pc}
 800c304:	20000554 	.word	0x20000554

0800c308 <_close_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	2300      	movs	r3, #0
 800c30c:	4d05      	ldr	r5, [pc, #20]	@ (800c324 <_close_r+0x1c>)
 800c30e:	4604      	mov	r4, r0
 800c310:	4608      	mov	r0, r1
 800c312:	602b      	str	r3, [r5, #0]
 800c314:	f7f5 fef0 	bl	80020f8 <_close>
 800c318:	1c43      	adds	r3, r0, #1
 800c31a:	d102      	bne.n	800c322 <_close_r+0x1a>
 800c31c:	682b      	ldr	r3, [r5, #0]
 800c31e:	b103      	cbz	r3, 800c322 <_close_r+0x1a>
 800c320:	6023      	str	r3, [r4, #0]
 800c322:	bd38      	pop	{r3, r4, r5, pc}
 800c324:	20000554 	.word	0x20000554

0800c328 <_fstat_r>:
 800c328:	b538      	push	{r3, r4, r5, lr}
 800c32a:	2300      	movs	r3, #0
 800c32c:	4d06      	ldr	r5, [pc, #24]	@ (800c348 <_fstat_r+0x20>)
 800c32e:	4604      	mov	r4, r0
 800c330:	4608      	mov	r0, r1
 800c332:	4611      	mov	r1, r2
 800c334:	602b      	str	r3, [r5, #0]
 800c336:	f7f5 feeb 	bl	8002110 <_fstat>
 800c33a:	1c43      	adds	r3, r0, #1
 800c33c:	d102      	bne.n	800c344 <_fstat_r+0x1c>
 800c33e:	682b      	ldr	r3, [r5, #0]
 800c340:	b103      	cbz	r3, 800c344 <_fstat_r+0x1c>
 800c342:	6023      	str	r3, [r4, #0]
 800c344:	bd38      	pop	{r3, r4, r5, pc}
 800c346:	bf00      	nop
 800c348:	20000554 	.word	0x20000554

0800c34c <memcpy>:
 800c34c:	440a      	add	r2, r1
 800c34e:	1e43      	subs	r3, r0, #1
 800c350:	4291      	cmp	r1, r2
 800c352:	d100      	bne.n	800c356 <memcpy+0xa>
 800c354:	4770      	bx	lr
 800c356:	b510      	push	{r4, lr}
 800c358:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c35c:	4291      	cmp	r1, r2
 800c35e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c362:	d1f9      	bne.n	800c358 <memcpy+0xc>
 800c364:	bd10      	pop	{r4, pc}
	...

0800c368 <__assert_func>:
 800c368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c36a:	4614      	mov	r4, r2
 800c36c:	461a      	mov	r2, r3
 800c36e:	4b09      	ldr	r3, [pc, #36]	@ (800c394 <__assert_func+0x2c>)
 800c370:	4605      	mov	r5, r0
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68d8      	ldr	r0, [r3, #12]
 800c376:	b14c      	cbz	r4, 800c38c <__assert_func+0x24>
 800c378:	4b07      	ldr	r3, [pc, #28]	@ (800c398 <__assert_func+0x30>)
 800c37a:	9100      	str	r1, [sp, #0]
 800c37c:	4907      	ldr	r1, [pc, #28]	@ (800c39c <__assert_func+0x34>)
 800c37e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c382:	462b      	mov	r3, r5
 800c384:	f000 f886 	bl	800c494 <fiprintf>
 800c388:	f000 f8a3 	bl	800c4d2 <abort>
 800c38c:	4b04      	ldr	r3, [pc, #16]	@ (800c3a0 <__assert_func+0x38>)
 800c38e:	461c      	mov	r4, r3
 800c390:	e7f3      	b.n	800c37a <__assert_func+0x12>
 800c392:	bf00      	nop
 800c394:	20000034 	.word	0x20000034
 800c398:	0800d265 	.word	0x0800d265
 800c39c:	0800d272 	.word	0x0800d272
 800c3a0:	0800d2a0 	.word	0x0800d2a0

0800c3a4 <_calloc_r>:
 800c3a4:	b570      	push	{r4, r5, r6, lr}
 800c3a6:	fba1 5402 	umull	r5, r4, r1, r2
 800c3aa:	b934      	cbnz	r4, 800c3ba <_calloc_r+0x16>
 800c3ac:	4629      	mov	r1, r5
 800c3ae:	f7ff f919 	bl	800b5e4 <_malloc_r>
 800c3b2:	4606      	mov	r6, r0
 800c3b4:	b928      	cbnz	r0, 800c3c2 <_calloc_r+0x1e>
 800c3b6:	4630      	mov	r0, r6
 800c3b8:	bd70      	pop	{r4, r5, r6, pc}
 800c3ba:	220c      	movs	r2, #12
 800c3bc:	2600      	movs	r6, #0
 800c3be:	6002      	str	r2, [r0, #0]
 800c3c0:	e7f9      	b.n	800c3b6 <_calloc_r+0x12>
 800c3c2:	462a      	mov	r2, r5
 800c3c4:	4621      	mov	r1, r4
 800c3c6:	f7fd ff9f 	bl	800a308 <memset>
 800c3ca:	e7f4      	b.n	800c3b6 <_calloc_r+0x12>

0800c3cc <_free_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4605      	mov	r5, r0
 800c3d0:	2900      	cmp	r1, #0
 800c3d2:	d041      	beq.n	800c458 <_free_r+0x8c>
 800c3d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3d8:	1f0c      	subs	r4, r1, #4
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	bfb8      	it	lt
 800c3de:	18e4      	addlt	r4, r4, r3
 800c3e0:	f7ff fa2c 	bl	800b83c <__malloc_lock>
 800c3e4:	4a1d      	ldr	r2, [pc, #116]	@ (800c45c <_free_r+0x90>)
 800c3e6:	6813      	ldr	r3, [r2, #0]
 800c3e8:	b933      	cbnz	r3, 800c3f8 <_free_r+0x2c>
 800c3ea:	6063      	str	r3, [r4, #4]
 800c3ec:	6014      	str	r4, [r2, #0]
 800c3ee:	4628      	mov	r0, r5
 800c3f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3f4:	f7ff ba28 	b.w	800b848 <__malloc_unlock>
 800c3f8:	42a3      	cmp	r3, r4
 800c3fa:	d908      	bls.n	800c40e <_free_r+0x42>
 800c3fc:	6820      	ldr	r0, [r4, #0]
 800c3fe:	1821      	adds	r1, r4, r0
 800c400:	428b      	cmp	r3, r1
 800c402:	bf01      	itttt	eq
 800c404:	6819      	ldreq	r1, [r3, #0]
 800c406:	685b      	ldreq	r3, [r3, #4]
 800c408:	1809      	addeq	r1, r1, r0
 800c40a:	6021      	streq	r1, [r4, #0]
 800c40c:	e7ed      	b.n	800c3ea <_free_r+0x1e>
 800c40e:	461a      	mov	r2, r3
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	b10b      	cbz	r3, 800c418 <_free_r+0x4c>
 800c414:	42a3      	cmp	r3, r4
 800c416:	d9fa      	bls.n	800c40e <_free_r+0x42>
 800c418:	6811      	ldr	r1, [r2, #0]
 800c41a:	1850      	adds	r0, r2, r1
 800c41c:	42a0      	cmp	r0, r4
 800c41e:	d10b      	bne.n	800c438 <_free_r+0x6c>
 800c420:	6820      	ldr	r0, [r4, #0]
 800c422:	4401      	add	r1, r0
 800c424:	1850      	adds	r0, r2, r1
 800c426:	6011      	str	r1, [r2, #0]
 800c428:	4283      	cmp	r3, r0
 800c42a:	d1e0      	bne.n	800c3ee <_free_r+0x22>
 800c42c:	6818      	ldr	r0, [r3, #0]
 800c42e:	685b      	ldr	r3, [r3, #4]
 800c430:	4408      	add	r0, r1
 800c432:	6053      	str	r3, [r2, #4]
 800c434:	6010      	str	r0, [r2, #0]
 800c436:	e7da      	b.n	800c3ee <_free_r+0x22>
 800c438:	d902      	bls.n	800c440 <_free_r+0x74>
 800c43a:	230c      	movs	r3, #12
 800c43c:	602b      	str	r3, [r5, #0]
 800c43e:	e7d6      	b.n	800c3ee <_free_r+0x22>
 800c440:	6820      	ldr	r0, [r4, #0]
 800c442:	1821      	adds	r1, r4, r0
 800c444:	428b      	cmp	r3, r1
 800c446:	bf02      	ittt	eq
 800c448:	6819      	ldreq	r1, [r3, #0]
 800c44a:	685b      	ldreq	r3, [r3, #4]
 800c44c:	1809      	addeq	r1, r1, r0
 800c44e:	6063      	str	r3, [r4, #4]
 800c450:	bf08      	it	eq
 800c452:	6021      	streq	r1, [r4, #0]
 800c454:	6054      	str	r4, [r2, #4]
 800c456:	e7ca      	b.n	800c3ee <_free_r+0x22>
 800c458:	bd38      	pop	{r3, r4, r5, pc}
 800c45a:	bf00      	nop
 800c45c:	20000550 	.word	0x20000550

0800c460 <__ascii_mbtowc>:
 800c460:	b082      	sub	sp, #8
 800c462:	b901      	cbnz	r1, 800c466 <__ascii_mbtowc+0x6>
 800c464:	a901      	add	r1, sp, #4
 800c466:	b142      	cbz	r2, 800c47a <__ascii_mbtowc+0x1a>
 800c468:	b14b      	cbz	r3, 800c47e <__ascii_mbtowc+0x1e>
 800c46a:	7813      	ldrb	r3, [r2, #0]
 800c46c:	600b      	str	r3, [r1, #0]
 800c46e:	7812      	ldrb	r2, [r2, #0]
 800c470:	1e10      	subs	r0, r2, #0
 800c472:	bf18      	it	ne
 800c474:	2001      	movne	r0, #1
 800c476:	b002      	add	sp, #8
 800c478:	4770      	bx	lr
 800c47a:	4610      	mov	r0, r2
 800c47c:	e7fb      	b.n	800c476 <__ascii_mbtowc+0x16>
 800c47e:	f06f 0001 	mvn.w	r0, #1
 800c482:	e7f8      	b.n	800c476 <__ascii_mbtowc+0x16>

0800c484 <_malloc_usable_size_r>:
 800c484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c488:	1f18      	subs	r0, r3, #4
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	bfbc      	itt	lt
 800c48e:	580b      	ldrlt	r3, [r1, r0]
 800c490:	18c0      	addlt	r0, r0, r3
 800c492:	4770      	bx	lr

0800c494 <fiprintf>:
 800c494:	b40e      	push	{r1, r2, r3}
 800c496:	b503      	push	{r0, r1, lr}
 800c498:	ab03      	add	r3, sp, #12
 800c49a:	4601      	mov	r1, r0
 800c49c:	4805      	ldr	r0, [pc, #20]	@ (800c4b4 <fiprintf+0x20>)
 800c49e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4a2:	6800      	ldr	r0, [r0, #0]
 800c4a4:	9301      	str	r3, [sp, #4]
 800c4a6:	f7fe ff5b 	bl	800b360 <_vfiprintf_r>
 800c4aa:	b002      	add	sp, #8
 800c4ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4b0:	b003      	add	sp, #12
 800c4b2:	4770      	bx	lr
 800c4b4:	20000034 	.word	0x20000034

0800c4b8 <__ascii_wctomb>:
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	4608      	mov	r0, r1
 800c4bc:	b141      	cbz	r1, 800c4d0 <__ascii_wctomb+0x18>
 800c4be:	2aff      	cmp	r2, #255	@ 0xff
 800c4c0:	d904      	bls.n	800c4cc <__ascii_wctomb+0x14>
 800c4c2:	228a      	movs	r2, #138	@ 0x8a
 800c4c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4c8:	601a      	str	r2, [r3, #0]
 800c4ca:	4770      	bx	lr
 800c4cc:	2001      	movs	r0, #1
 800c4ce:	700a      	strb	r2, [r1, #0]
 800c4d0:	4770      	bx	lr

0800c4d2 <abort>:
 800c4d2:	2006      	movs	r0, #6
 800c4d4:	b508      	push	{r3, lr}
 800c4d6:	f000 f82b 	bl	800c530 <raise>
 800c4da:	2001      	movs	r0, #1
 800c4dc:	f7f5 fdc8 	bl	8002070 <_exit>

0800c4e0 <_raise_r>:
 800c4e0:	291f      	cmp	r1, #31
 800c4e2:	b538      	push	{r3, r4, r5, lr}
 800c4e4:	4605      	mov	r5, r0
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	d904      	bls.n	800c4f4 <_raise_r+0x14>
 800c4ea:	2316      	movs	r3, #22
 800c4ec:	6003      	str	r3, [r0, #0]
 800c4ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4f2:	bd38      	pop	{r3, r4, r5, pc}
 800c4f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4f6:	b112      	cbz	r2, 800c4fe <_raise_r+0x1e>
 800c4f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4fc:	b94b      	cbnz	r3, 800c512 <_raise_r+0x32>
 800c4fe:	4628      	mov	r0, r5
 800c500:	f000 f830 	bl	800c564 <_getpid_r>
 800c504:	4622      	mov	r2, r4
 800c506:	4601      	mov	r1, r0
 800c508:	4628      	mov	r0, r5
 800c50a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c50e:	f000 b817 	b.w	800c540 <_kill_r>
 800c512:	2b01      	cmp	r3, #1
 800c514:	d00a      	beq.n	800c52c <_raise_r+0x4c>
 800c516:	1c59      	adds	r1, r3, #1
 800c518:	d103      	bne.n	800c522 <_raise_r+0x42>
 800c51a:	2316      	movs	r3, #22
 800c51c:	6003      	str	r3, [r0, #0]
 800c51e:	2001      	movs	r0, #1
 800c520:	e7e7      	b.n	800c4f2 <_raise_r+0x12>
 800c522:	2100      	movs	r1, #0
 800c524:	4620      	mov	r0, r4
 800c526:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c52a:	4798      	blx	r3
 800c52c:	2000      	movs	r0, #0
 800c52e:	e7e0      	b.n	800c4f2 <_raise_r+0x12>

0800c530 <raise>:
 800c530:	4b02      	ldr	r3, [pc, #8]	@ (800c53c <raise+0xc>)
 800c532:	4601      	mov	r1, r0
 800c534:	6818      	ldr	r0, [r3, #0]
 800c536:	f7ff bfd3 	b.w	800c4e0 <_raise_r>
 800c53a:	bf00      	nop
 800c53c:	20000034 	.word	0x20000034

0800c540 <_kill_r>:
 800c540:	b538      	push	{r3, r4, r5, lr}
 800c542:	2300      	movs	r3, #0
 800c544:	4d06      	ldr	r5, [pc, #24]	@ (800c560 <_kill_r+0x20>)
 800c546:	4604      	mov	r4, r0
 800c548:	4608      	mov	r0, r1
 800c54a:	4611      	mov	r1, r2
 800c54c:	602b      	str	r3, [r5, #0]
 800c54e:	f7f5 fd7f 	bl	8002050 <_kill>
 800c552:	1c43      	adds	r3, r0, #1
 800c554:	d102      	bne.n	800c55c <_kill_r+0x1c>
 800c556:	682b      	ldr	r3, [r5, #0]
 800c558:	b103      	cbz	r3, 800c55c <_kill_r+0x1c>
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	bd38      	pop	{r3, r4, r5, pc}
 800c55e:	bf00      	nop
 800c560:	20000554 	.word	0x20000554

0800c564 <_getpid_r>:
 800c564:	f7f5 bd6c 	b.w	8002040 <_getpid>

0800c568 <_init>:
 800c568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c56a:	bf00      	nop
 800c56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c56e:	bc08      	pop	{r3}
 800c570:	469e      	mov	lr, r3
 800c572:	4770      	bx	lr

0800c574 <_fini>:
 800c574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c576:	bf00      	nop
 800c578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c57a:	bc08      	pop	{r3}
 800c57c:	469e      	mov	lr, r3
 800c57e:	4770      	bx	lr
