

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Fri May 31 16:28:35 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 23, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 29 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 30 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 31 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 32 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 33 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 34 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 35 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 36 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 37 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 37 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 38 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 39 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 40 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 41 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 42 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 42 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 43 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 44 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 45 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 46 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 46 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 47 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 47 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 48 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 49 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 50 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 50 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 51 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 52 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 53 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 53 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 54 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 55 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 56 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 56 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 57 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 58 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 59 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 59 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 60 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 61 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 6.05>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0"   --->   Operation 62 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 63 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 64 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 65 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 65 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 66 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 67 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 68 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 69 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 70 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 71 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %SBUS_data_load_11, 0" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_s" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 73 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.76ns)   --->   "br label %._crit_edge205.0_ifconv"   --->   Operation 75 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 76 'trunc' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_1, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 77 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 78 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 80 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3, i5 %tmp_5)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 81 'bitconcatenate' 'tmp_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "store i11 %tmp_9, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 82 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 83 'partselect' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_6 to i8" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 84 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 85 'bitconcatenate' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 86 'trunc' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 87 'bitconcatenate' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.99ns)   --->   "%tmp_11 = or i10 %tmp_10, %tmp_8" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 88 'or' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_7, i10 %tmp_11)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 89 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "store i11 %tmp_13, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 90 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 91 'partselect' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 92 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_15, i7 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 93 'bitconcatenate' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "store i11 %tmp_16, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 94 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 95 'partselect' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 96 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_18, i4 %tmp_17)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 97 'bitconcatenate' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "store i11 %tmp_19, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 98 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 99 'bitselect' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = zext i1 %tmp_20 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 100 'zext' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 101 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 102 'trunc' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_21)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 103 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.99ns)   --->   "%tmp_25 = or i9 %tmp_24, %tmp_22" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 104 'or' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_23, i9 %tmp_25)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 105 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "store i11 %tmp_26, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 106 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.76ns)   --->   "br label %._crit_edge205.0_ifconv" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 107 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_29 = phi i11 [ %tmp_2, %._crit_edge201 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 108 'phi' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.88ns)   --->   "%tmp_29 = icmp ult i11 %p_Val2_29, 200" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 109 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (1.88ns)   --->   "%tmp_30 = icmp ugt i11 %p_Val2_29, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 110 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_30" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 111 'or' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32_cast = select i1 %tmp_29, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 112 'select' 'tmp_32_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32 = select i1 %tmp_31, i11 %tmp_32_cast, i11 %p_Val2_29" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 113 'select' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_Val2_s = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_32, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 114 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_1_i_cast = zext i27 %p_Val2_s to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 115 'zext' 'tmp_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V = add i28 %tmp_1_i_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 116 'add' 'r_V' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_46 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_29, i16 0)" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 117 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i27 %tmp_46 to i32" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 118 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 8.50>
ST_13 : Operation 120 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 120 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 121 'bitselect' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %2, label %._crit_edge201" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 122 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_23 = phi i11 [ %tmp_9, %._crit_edge201 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 123 'phi' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_24 = phi i11 [ %tmp_13, %._crit_edge201 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 124 'phi' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%p_Val2_25 = phi i11 [ %tmp_16, %._crit_edge201 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 125 'phi' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_26 = phi i11 [ %tmp_19, %._crit_edge201 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 126 'phi' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i11 [ %tmp_26, %._crit_edge201 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 127 'phi' 'p_Val2_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_cast = sext i28 %r_V to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 128 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i33 %r_V_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 129 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (8.50ns)   --->   "%p_Val2_1 = mul i48 %OP2_V_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 130 'mul' 'p_Val2_1' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_33 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_1, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 131 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_1, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 132 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.88ns)   --->   "%tmp_150_1 = icmp ult i11 %p_Val2_23, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 133 'icmp' 'tmp_150_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (1.88ns)   --->   "%tmp_151_1 = icmp ugt i11 %p_Val2_23, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 134 'icmp' 'tmp_151_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_37 = or i1 %tmp_150_1, %tmp_151_1" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 135 'or' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_47_cast = select i1 %tmp_150_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 136 'select' 'tmp_47_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_40 = select i1 %tmp_37, i11 %tmp_47_cast, i11 %p_Val2_23" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 137 'select' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_3 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_40, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 138 'bitconcatenate' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_1_i1_cast = zext i27 %p_Val2_3 to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 139 'zext' 'tmp_1_i1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V_1 = add i28 %tmp_1_i1_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 140 'add' 'r_V_1' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_48 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_23, i16 0)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 142 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i27 %tmp_48 to i32" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 143 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 144 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [2/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_4_i = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_33, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 146 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%sext1_cast = sext i45 %tmp_4_i to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 147 'sext' 'sext1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [2/2] (8.62ns)   --->   "%mul1 = mul i91 %sext1_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 148 'mul' 'mul1' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i28 %r_V_1 to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 149 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i33 %r_V_1_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 150 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (8.50ns)   --->   "%p_Val2_4 = mul i48 %OP2_V_1_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 151 'mul' 'p_Val2_4' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_42 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_4, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 152 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_4, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 153 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.88ns)   --->   "%tmp_150_2 = icmp ult i11 %p_Val2_24, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 154 'icmp' 'tmp_150_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (1.88ns)   --->   "%tmp_151_2 = icmp ugt i11 %p_Val2_24, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 155 'icmp' 'tmp_151_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_39 = or i1 %tmp_150_2, %tmp_151_2" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 156 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_67_cast = select i1 %tmp_150_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 157 'select' 'tmp_67_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_61 = select i1 %tmp_39, i11 %tmp_67_cast, i11 %p_Val2_24" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 158 'select' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%p_Val2_7 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_61, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 159 'bitconcatenate' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_1_i2_cast = zext i27 %p_Val2_7 to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 160 'zext' 'tmp_1_i2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V_2 = add i28 %tmp_1_i2_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 161 'add' 'r_V_2' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_49 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_24, i16 0)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 163 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i27 %tmp_49 to i32" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 164 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 165 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [2/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 167 [1/2] (8.62ns)   --->   "%mul1 = mul i91 %sext1_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 167 'mul' 'mul1' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_36 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul1, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 168 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4_i1 = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_42, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 169 'bitconcatenate' 'tmp_4_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%sext3_cast = sext i45 %tmp_4_i1 to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 170 'sext' 'sext3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [2/2] (8.62ns)   --->   "%mul2 = mul i91 %sext3_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 171 'mul' 'mul2' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i28 %r_V_2 to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 172 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = zext i33 %r_V_2_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 173 'zext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (8.50ns)   --->   "%p_Val2_8 = mul i48 %OP2_V_2_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 174 'mul' 'p_Val2_8' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_8, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 175 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_8, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 176 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.88ns)   --->   "%tmp_150_3 = icmp ult i11 %p_Val2_25, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 177 'icmp' 'tmp_150_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (1.88ns)   --->   "%tmp_151_3 = icmp ugt i11 %p_Val2_25, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 178 'icmp' 'tmp_151_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_41 = or i1 %tmp_150_3, %tmp_151_3" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 179 'or' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_76_cast = select i1 %tmp_150_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 180 'select' 'tmp_76_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_67 = select i1 %tmp_41, i11 %tmp_76_cast, i11 %p_Val2_25" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 181 'select' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%p_Val2_11 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_67, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 182 'bitconcatenate' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_1_i3_cast = zext i27 %p_Val2_11 to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 183 'zext' 'tmp_1_i3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V_3 = add i28 %tmp_1_i3_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 184 'add' 'r_V_3' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_50 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_25, i16 0)" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 186 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i27 %tmp_50 to i32" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 187 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 188 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [2/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 190 [1/1] (4.29ns)   --->   "%neg_mul1 = sub i91 0, %mul1" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 190 'sub' 'neg_mul1' <Predicate = (tmp_34)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_35 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul1, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 191 'partselect' 'tmp_35' <Predicate = (tmp_34)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%p_v_v = select i1 %tmp_34, i19 %tmp_35, i19 %tmp_36" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 192 'select' 'p_v_v' <Predicate = (tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti1 = sub i19 0, %p_v_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 193 'sub' 'neg_ti1' <Predicate = (tmp_34)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_38 = select i1 %tmp_34, i19 %neg_ti1, i19 %tmp_36" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 194 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_2 = add i19 %tmp_38, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 195 'add' 'p_Val2_2' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%p_Val2_28 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %p_Val2_2, i32 3, i32 18)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 196 'partselect' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/2] (8.62ns)   --->   "%mul2 = mul i91 %sext3_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 197 'mul' 'mul2' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_59 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul2, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 198 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_4_i2 = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_62, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 199 'bitconcatenate' 'tmp_4_i2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%sext4_cast = sext i45 %tmp_4_i2 to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 200 'sext' 'sext4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [2/2] (8.62ns)   --->   "%mul4 = mul i91 %sext4_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 201 'mul' 'mul4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i28 %r_V_3 to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 202 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = zext i33 %r_V_3_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 203 'zext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (8.50ns)   --->   "%p_Val2_12 = mul i48 %OP2_V_3_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 204 'mul' 'p_Val2_12' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_68 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_12, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 205 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_12, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 206 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.88ns)   --->   "%tmp_146_4 = icmp ult i11 %p_Val2_26, 200" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 207 'icmp' 'tmp_146_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (1.88ns)   --->   "%tmp_151_4 = icmp ugt i11 %p_Val2_26, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 208 'icmp' 'tmp_151_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_43 = or i1 %tmp_146_4, %tmp_151_4" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 209 'or' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_85_cast = select i1 %tmp_146_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 210 'select' 'tmp_85_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_73 = select i1 %tmp_43, i11 %tmp_85_cast, i11 %p_Val2_26" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 211 'select' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%p_Val2_16 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_73, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 212 'bitconcatenate' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_1_i4_cast = zext i27 %p_Val2_16 to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 213 'zext' 'tmp_1_i4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V_4 = add i28 %tmp_1_i4_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 214 'add' 'r_V_4' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_51 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_26, i16 0)" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 216 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i27 %tmp_51 to i32" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 217 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 218 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [2/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 220 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 220 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 221 [1/1] (4.29ns)   --->   "%neg_mul2 = sub i91 0, %mul2" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 221 'sub' 'neg_mul2' <Predicate = (tmp_44)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_47 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul2, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 222 'partselect' 'tmp_47' <Predicate = (tmp_44)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%p_v1_v = select i1 %tmp_44, i19 %tmp_47, i19 %tmp_59" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 223 'select' 'p_v1_v' <Predicate = (tmp_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti2 = sub i19 0, %p_v1_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 224 'sub' 'neg_ti2' <Predicate = (tmp_44)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_60 = select i1 %tmp_44, i19 %neg_ti2, i19 %tmp_59" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 225 'select' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_5 = add i19 %tmp_60, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 226 'add' 'p_Val2_5' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %p_Val2_5, i32 3, i32 18)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 227 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/2] (8.62ns)   --->   "%mul4 = mul i91 %sext4_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 228 'mul' 'mul4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_65 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul4, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 229 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_4_i3 = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_68, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 230 'bitconcatenate' 'tmp_4_i3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%sext5_cast = sext i45 %tmp_4_i3 to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 231 'sext' 'sext5_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [2/2] (8.62ns)   --->   "%mul5 = mul i91 %sext5_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 232 'mul' 'mul5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%r_V_4_cast = sext i28 %r_V_4 to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 233 'sext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = zext i33 %r_V_4_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 234 'zext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (8.50ns)   --->   "%p_Val2_17 = mul i48 %OP2_V_4_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 235 'mul' 'p_Val2_17' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_74 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_17, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 236 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_17, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 237 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (1.88ns)   --->   "%tmp_146_5 = icmp ult i11 %p_Val2_27, 200" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 238 'icmp' 'tmp_146_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (1.88ns)   --->   "%tmp_151_5 = icmp ugt i11 %p_Val2_27, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 239 'icmp' 'tmp_151_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_45 = or i1 %tmp_146_5, %tmp_151_5" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 240 'or' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_94_cast = select i1 %tmp_146_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 241 'select' 'tmp_94_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_79 = select i1 %tmp_45, i11 %tmp_94_cast, i11 %p_Val2_27" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 242 'select' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%p_Val2_19 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %tmp_79, i16 0)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 243 'bitconcatenate' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_1_i5_cast = zext i27 %p_Val2_19 to i28" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 244 'zext' 'tmp_1_i5_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (2.40ns) (out node of the LUT)   --->   "%r_V_5 = add i28 %tmp_1_i5_cast, -13107200" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 245 'add' 'r_V_5' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_52 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_27, i16 0)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 247 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i27 %tmp_52 to i32" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 248 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 249 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 251 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_28, i2 -1)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 251 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 252 [1/1] (4.29ns)   --->   "%neg_mul3 = sub i91 0, %mul4" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 252 'sub' 'neg_mul3' <Predicate = (tmp_63)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_64 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul3, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 253 'partselect' 'tmp_64' <Predicate = (tmp_63)> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%p_v2_v = select i1 %tmp_63, i19 %tmp_64, i19 %tmp_65" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 254 'select' 'p_v2_v' <Predicate = (tmp_63)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti3 = sub i19 0, %p_v2_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 255 'sub' 'neg_ti3' <Predicate = (tmp_63)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_66 = select i1 %tmp_63, i19 %neg_ti3, i19 %tmp_65" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 256 'select' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_9 = add i19 %tmp_66, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 257 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %p_Val2_9, i32 3, i32 18)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 258 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/2] (8.62ns)   --->   "%mul5 = mul i91 %sext5_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 259 'mul' 'mul5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_71 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul5, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 260 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_4_i4 = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_74, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 261 'bitconcatenate' 'tmp_4_i4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%sext2_cast = sext i45 %tmp_4_i4 to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 262 'sext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [2/2] (8.62ns)   --->   "%mul3 = mul i91 %sext2_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 263 'mul' 'mul3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i28 %r_V_5 to i33" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 264 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = zext i33 %r_V_5_cast to i48" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 265 'zext' 'OP2_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (8.50ns)   --->   "%p_Val2_20 = mul i48 %OP2_V_5_cast, 131000" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 266 'mul' 'p_Val2_20' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_80 = call i29 @_ssdm_op_PartSelect.i29.i48.i32.i32(i48 %p_Val2_20, i32 16, i32 44)" [RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 267 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_20, i32 44)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 268 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_53 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_28, i3 0)" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 270 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i19 %tmp_53 to i32" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 271 'sext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 272 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [2/2] (3.25ns)   --->   "store i32 %tmp_58_cast, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 274 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_6, i2 -1)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 274 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 275 [1/1] (4.29ns)   --->   "%neg_mul5 = sub i91 0, %mul5" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 275 'sub' 'neg_mul5' <Predicate = (tmp_69)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_70 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul5, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 276 'partselect' 'tmp_70' <Predicate = (tmp_69)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%p_v3_v = select i1 %tmp_69, i19 %tmp_70, i19 %tmp_71" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 277 'select' 'p_v3_v' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti4 = sub i19 0, %p_v3_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 278 'sub' 'neg_ti4' <Predicate = (tmp_69)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%tmp_72 = select i1 %tmp_69, i19 %neg_ti4, i19 %tmp_71" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 279 'select' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 280 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_13 = add i19 %tmp_72, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 280 'add' 'p_Val2_13' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %p_Val2_13, i32 3, i32 18)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 281 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/2] (8.62ns)   --->   "%mul3 = mul i91 %sext2_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 282 'mul' 'mul3' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_77 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul3, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 283 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_4_i5 = call i45 @_ssdm_op_BitConcatenate.i45.i29.i16(i29 %tmp_80, i16 0)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 284 'bitconcatenate' 'tmp_4_i5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%sext_cast = sext i45 %tmp_4_i5 to i91" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 285 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [2/2] (8.62ns)   --->   "%mul = mul i91 %sext_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 286 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/2] (3.25ns)   --->   "store i32 %tmp_58_cast, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_54 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_6, i3 0)" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 288 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_60_cast = sext i19 %tmp_54 to i32" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 289 'sext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 290 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [2/2] (3.25ns)   --->   "store i32 %tmp_60_cast, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 292 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_10, i2 -1)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 292 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 293 [1/1] (4.29ns)   --->   "%neg_mul4 = sub i91 0, %mul3" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 293 'sub' 'neg_mul4' <Predicate = (tmp_75)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_76 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul4, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 294 'partselect' 'tmp_76' <Predicate = (tmp_75)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%p_v4_v = select i1 %tmp_75, i19 %tmp_76, i19 %tmp_77" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 295 'select' 'p_v4_v' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti9 = sub i19 0, %p_v4_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 296 'sub' 'neg_ti9' <Predicate = (tmp_75)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_78 = select i1 %tmp_75, i19 %neg_ti9, i19 %tmp_77" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 297 'select' 'tmp_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_18 = add i19 %tmp_78, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 298 'add' 'p_Val2_18' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/2] (8.62ns)   --->   "%mul = mul i91 %sext_cast, 45035996273705" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 299 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_83 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %mul, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 300 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %p_Val2_18, i32 15, i32 18)" [RC_Receiver/RC_Receiver.cpp:114->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 301 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 302 [1/2] (3.25ns)   --->   "store i32 %tmp_60_cast, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 302 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_55 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_10, i3 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 303 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_62_cast = sext i19 %tmp_55 to i32" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 304 'sext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 305 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 306 [2/2] (3.25ns)   --->   "store i32 %tmp_62_cast, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 307 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_15, i2 -1)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 307 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 308 [1/1] (4.29ns)   --->   "%neg_mul = sub i91 0, %mul" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 308 'sub' 'neg_mul' <Predicate = (tmp_81)> <Delay = 4.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_82 = call i19 @_ssdm_op_PartSelect.i19.i91.i32.i32(i91 %neg_mul, i32 72, i32 90)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 309 'partselect' 'tmp_82' <Predicate = (tmp_81)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%p_v5_v = select i1 %tmp_81, i19 %tmp_82, i19 %tmp_83" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 310 'select' 'p_v5_v' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti = sub i19 0, %p_v5_v" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 311 'sub' 'neg_ti' <Predicate = (tmp_81)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_84 = select i1 %tmp_81, i19 %neg_ti, i19 %tmp_83" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 312 'select' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (2.16ns) (out node of the LUT)   --->   "%p_Val2_21 = add i19 %tmp_84, -65536" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 313 'add' 'p_Val2_21' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%agg_result_i5 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %p_Val2_21, i32 3, i32 18)" [RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 314 'partselect' 'agg_result_i5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (1.30ns)   --->   "%icmp = icmp sgt i4 %tmp_85, 0" [RC_Receiver/RC_Receiver.cpp:114->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 315 'icmp' 'icmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_86 = call i5 @_ssdm_op_PartSelect.i5.i19.i32.i32(i19 %p_Val2_21, i32 14, i32 18)" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 316 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/2] (3.25ns)   --->   "store i32 %tmp_62_cast, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 317 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_56 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %p_Val2_15, i3 0)" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 318 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_64_cast = sext i19 %tmp_56 to i32" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 319 'sext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 320 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [2/2] (3.25ns)   --->   "store i32 %tmp_64_cast, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 321 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%p_Val2_22 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 322 'bitconcatenate' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%p_Val2_42_cast = zext i14 %p_Val2_22 to i16" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 323 'zext' 'p_Val2_42_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_42_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 324 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 325 [1/1] (1.36ns)   --->   "%icmp1 = icmp slt i5 %tmp_86, 1" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 325 'icmp' 'icmp1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [1/1] (2.42ns)   --->   "%tmp_1_i6 = icmp slt i16 %agg_result_i5, 6144" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 326 'icmp' 'tmp_1_i6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_103_cast = select i1 %icmp1, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 327 'select' 'tmp_103_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_87 = select i1 %tmp_1_i6, i2 %tmp_103_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 328 'select' 'tmp_87' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 329 [1/2] (3.25ns)   --->   "store i32 %tmp_64_cast, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_57 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %icmp, i16 0)" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 330 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i17 %tmp_57 to i32" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 331 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 332 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (3.25ns)   --->   "store i32 %tmp_66_cast, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 333 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_87, i13 0)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 334 'bitconcatenate' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%p_Val2_14_cast = zext i15 %p_Val2_14 to i16" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 335 'zext' 'p_Val2_14_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_14_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 336 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 337 [1/2] (3.25ns)   --->   "store i32 %tmp_66_cast, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 337 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_58 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i16(i2 %tmp_87, i16 0)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 338 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i18 %tmp_58 to i32" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 339 'zext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 340 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [2/2] (3.25ns)   --->   "store i32 %tmp_68_cast, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 341 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 342 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 342 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 343 [1/2] (3.25ns)   --->   "store i32 %tmp_68_cast, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 343 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 344 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 344 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 345 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 345 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 346 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 346 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98"   --->   Operation 347 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104"   --->   Operation 348 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110"   --->   Operation 349 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 350 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 351 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 352 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 353 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 354 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 355 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 356 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 357 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 358 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (2.55ns)   --->   "%tmp_12 = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 359 'add' 'tmp_12' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "store i32 %tmp_12, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 360 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 361 'load' 'lost_load' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 362 'add' 'tmp_28' <Predicate = (or_cond & tmp_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "store i32 %tmp_28, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 363 'store' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "br label %._crit_edge201" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 364 'br' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_28 : Operation 365 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 365 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 366 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr_3', RC_Receiver/RC_Receiver.cpp:30) [30]  (0 ns)
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [31]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [31]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_4', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [33]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_7', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [39]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:30) [24]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [25]  (2.32 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [25]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:33) [48]  (1.55 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [27]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [29]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_5', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [35]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_6', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [37]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_9', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [43]  (2.32 ns)

 <State 12>: 6.05ns
The critical path consists of the following:
	'load' operation ('channels_0_load') on static variable 'channels_0' [49]  (0 ns)
	multiplexor before 'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:30) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:30) [105]  (1.77 ns)
	'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:30) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:30) [105]  (0 ns)
	'icmp' operation ('tmp_30', RC_Receiver/RC_Receiver.cpp:74) [112]  (1.88 ns)
	'or' operation ('tmp_31', RC_Receiver/RC_Receiver.cpp:74) [113]  (0 ns)
	'select' operation ('tmp_32', RC_Receiver/RC_Receiver.cpp:74) [115]  (0 ns)
	'add' operation ('r.V', RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74) [118]  (2.4 ns)

 <State 13>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:105->RC_Receiver/RC_Receiver.cpp:74) [121]  (8.5 ns)

 <State 14>: 8.63ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [125]  (8.63 ns)

 <State 15>: 8.63ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [125]  (8.63 ns)

 <State 16>: 8.63ns
The critical path consists of the following:
	'sub' operation ('neg_mul1', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [126]  (4.29 ns)
	'select' operation ('p_v_v', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [130]  (0 ns)
	'sub' operation ('neg_ti1', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [131]  (2.17 ns)
	'select' operation ('tmp_38', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [132]  (0 ns)
	'add' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:107->RC_Receiver/RC_Receiver.cpp:74) [133]  (2.17 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [135]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [136]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [161]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [186]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [211]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [263]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [271]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [272]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [272]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [272]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [272]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:81) [272]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
