///////////////////////////////////////
Fix names to not depend on my computer


Add testing infrasturcture. Separate tests into individual directories (maybe)

Metadata
Add metadata to everywhere

Add stream operator to Error so I can do
  Error e;
  e << "blah" << type << blah

//Adding Metadata
Module:
  Data ->
    Verilog
    Simulate
    Driver
    OtherData
  Circuit stuff

Primitives TODO:
-Add generators for constants
-And all other normal primitives

Possibly should check for cases of modules instantiated in its own module. We dont want module "recursion"
