verilog work "netgen/par/MainModule_timesim.v"
verilog work "MainModuleTest.v"
