example-0: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset)
	begin
	if (reset) q <= 4'b0000;
	else if (slowena) begin 
	if (q == 4'b1001) q <= 4'b0000;
	else q <= q + 1;
	end
	end

================================================================
example-1: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset) begin
	if (reset) q = 0;
	else if (slowena) begin
	if (q == 9) q = 4'b0000;
	else q = q + 1'b1;
	end
end

================================================================
example-2: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset) begin
	if(reset)
	begin
	if(slowena)
	q=0;
	end
	else if(slowena&&q==9)
	q=0;
	else if(slowena&&q==4'b1001)
	q=0;
	else if(slowena)
	q=q+1;
end

================================================================
example-3: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset) begin
	if (reset) begin
	 q <= 4'b0000;
	end else begin
	if (slowena) begin 
	 if (q == 4'b1001) begin
	 	q <= 4'b0000;
	 	end
	 else begin
	 	q <= q + 1'b1;
	 	end
	end
end

================================================================
example-4: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
	
always @(posedge clk or posedge reset) begin
	if (reset) q = 0; 
	else if (slowena) begin
	if (q == 9) q = 4'b0000;
	else q = q + 1;
	end 
end
	

================================================================
example-5: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
	always @(posedge clk or posedge reset)
	begin
	 	if (reset)
	 	 	q <= 0;
	 	else if (slowena)
	 	 	if (q == 9)
	 	 	 	q <= 0;
	 	 	else
	 	 	 	q <= q + 1;
	end

================================================================
example-6: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// Note: the above conditions are sufficient, a more verbose way of writing them is:

always @(posedge clk or posedge reset) begin
	if(reset) q <= 4'b0;
	else begin
	if(slowena) begin 
	if(q == 9) q = 4'b0;
	else q = q + 1;
	end
	end
	end


================================================================
example-7: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
	 always @(posedge clk or posedge slowena or posedge reset)
	 begin
	 	if (reset) q = 4'b0000;
	 	else if (slowena) begin
	 	 	if (q == 4'b1001) q = 4'b0000;
	 	 	else if (q < 4'b1001) q = q+1;
	 	end
	 end


================================================================
example-8: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset)
 if(reset) q = 4'b0;
 else if(slowena) 
	begin 
	if(q == 4'b1001) q = 4'b0;
	else q = q+1;
	end
 

================================================================
example-9: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or posedge reset)
	begin
	if(reset) q <= #1 4'b0000; //reset value
	else if (slowena) begin
	if (q == 9) q <= #1 4'b0000; // if reached max value, reset to min
	else q <= #1 q + 1; //increment value
	end
	end

================================================================
