clockCycle 1ns
stopAtCycle 100000ns
strControllerClockFreq 1.6GHz
numTxnGenReqQEntries 32
numTxnGenResQEntries 32
numCtrlReqQEntries 32
numCtrlResQEntries 32
numCtrlIntQEntries 64
numChannelsPerDimm 1
numRanksPerChannel 2
numBankGroupsPerRank 4
numBanksPerBankGroup 4
numRowsPerBank 32768
numColsPerBank 2048
numBytesPerTransaction 32
relCommandWidth 1
readWriteRatio 0.667
boolUseReadA 0
boolUseWriteA 0
boolUseRefresh 1
boolAllocateCmdResACT 0
boolAllocateCmdResREAD 1
boolAllocateCmdResREADA 1
boolAllocateCmdResWRITE 1
boolAllocateCmdResWRITEA 1
boolAllocateCmdResPRE 0
boolCmdQueueFindAnyIssuable 1
boolPrintCmdTrace 0
strCmdTraceFile -
debug_level 0
debug_location 1		#0:none, 1:stdout, 2:stderr, 3:file
debug_file debuglog
debug_flag dvcctrl,txncvt	#devicectrl,txncvt,addrhash,cmdsch
strAddressMapStr _r_l_R_B_b_h_ # __r:15_l:11__bb__R__BB__h:5__
bankPolicy 0
randomSeed 0
nRC 70
nRRD 4
nRRD_L 7
nRRD_S 4
nRCD 22
nCCD 4
nCCD_L 7
nCCD_L_WR 7
nCCD_S 4
nAL 21
nCL 22
nCWL 16
nWR 24
nWTR 4
nWTR_L 12
nWTR_S 4
nRTW 8
nEWTR 8
nERTW 8
nEWTW 8
nERTR 8
nRAS 48
nRTP 12
nRP 22
nRFC 560
nREFI 12480
nFAW 28
nBL 4
