// Seed: 3158589744
module module_0 ();
  always_comb begin : LABEL_0
    id_1 <= 1'b0 == id_1;
  end
  assign id_2 = id_2;
  assign module_2.id_4 = 0;
  assign id_3 = id_2.id_2;
  wire id_4;
endmodule
module module_1 (
    output wor id_0
);
  always $display;
  module_0 modCall_1 ();
  wire id_2, id_3;
endmodule
module module_2 #(
    parameter id_3 = 32'd28
) (
    input tri1 id_0
);
  logic [7:0] id_2;
  module_0 modCall_1 ();
  defparam id_3 = -1;
  assign id_2[1'b0] = 1'b0;
  supply1 id_4 = -1'h0, id_5, id_6, id_7;
endmodule
