// Seed: 2174723599
`define pp_4 0
module module_0 (
    input logic id_0,
    input id_1
    , id_4,
    output id_2,
    output id_3
    , id_5
);
  type_7(
      1 << 1, id_2[1==1], 1'b0
  );
endmodule
