Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nja4\Desktop\ee371\Lab4\NIOS\first_nios2_system.qsys --block-symbol-file --output-directory=C:\Users\nja4\Desktop\ee371\Lab4\NIOS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NIOS/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clock_timer [altera_avalon_timer 16.0]
Progress: Parameterizing module sys_clock_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: first_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects
Info: first_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
