

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Mon Feb 25 21:58:56 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HlsTest18
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.713|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   78|   78|   78|   78|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   75|   75|         3|          -|          -|    25|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    196|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        9|      -|      40|   1040|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      2|     272|   1367|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cpp_FIR_mac_muladeOg_U2  |cpp_FIR_mac_muladeOg  | i0 + i1 * i2 |
    |cpp_FIR_mul_mul_6dEe_U1  |cpp_FIR_mul_mul_6dEe  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+------+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF |  LUT | Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+------+------+-----+------+-------------+
    |CFir_c_V_U           |operator_s_CFir_c_V   |        4|   0|     0|  3328|   15|     1|        49920|
    |fir1_shift_reg0_V_U  |operator_s_fir1_sbkb  |        0|  40|  1040|  3328|   20|     1|        66560|
    |fir1_shift_reg1_V_U  |operator_s_fir1_scud  |        5|   0|     0|  3328|   20|     1|        66560|
    +---------------------+----------------------+---------+----+------+------+-----+------+-------------+
    |Total                |                      |        9|  40|  1040|  9984|   55|     3|       183040|
    +---------------------+----------------------+---------+----+------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_219_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_10_fu_257_p2    |     +    |      0|  0|  17|          13|          13|
    |tmp_11_fu_272_p2    |     +    |      0|  0|  17|          13|          13|
    |tmp_2_fu_288_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_247_p2     |     +    |      0|  0|  17|          13|          13|
    |tmp_3_fu_225_p2     |     -    |      0|  0|  15|           4|           5|
    |tmp_9_fu_262_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond_fu_213_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_1_fu_283_p2     |   icmp   |      0|  0|  18|          32|           7|
    |p_tmp_s_fu_293_p3   |  select  |      0|  0|  32|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 196|         123|          63|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |CFir_c_V_address0           |  15|          3|   12|         36|
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |fir1_shift_reg0_V_address1  |  15|          3|   12|         36|
    |fir1_shift_reg0_V_d1        |  15|          3|   20|         60|
    |fir1_shift_reg1_V_address1  |  15|          3|   12|         36|
    |fir1_shift_reg1_V_d1        |  15|          3|   20|         60|
    |i1_reg_180                  |   9|          2|    5|         10|
    |p_Val2_s_reg_168            |   9|          2|   42|         84|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 131|         26|  124|        329|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |CFir_c_V_addr_reg_407         |  12|   0|   12|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |fir1_count                    |  32|   0|   32|          0|
    |fir1_count_load_reg_396       |  32|   0|   32|          0|
    |fir1_shift_reg0_V_ad_reg_418  |  12|   0|   12|          0|
    |fir1_shift_reg0_V_lo_reg_456  |  20|   0|   20|          0|
    |fir1_shift_reg1_V_ad_reg_423  |  12|   0|   12|          0|
    |i1_reg_180                    |   5|   0|    5|          0|
    |i_reg_431                     |   5|   0|    5|          0|
    |p_Val2_s_reg_168              |  42|   0|   42|          0|
    |reg_191                       |  15|   0|   15|          0|
    |tmp_10_reg_441                |  13|   0|   13|          0|
    |tmp_4_reg_402                 |  13|   0|   13|          0|
    |tmp_reg_412                   |  13|   0|   13|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 232|   0|  232|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+----+-----+------------+--------------+--------------+
| RTL Ports| Dir| Bits|  Protocol  | Source Object|    C Type    |
+----------+----+-----+------------+--------------+--------------+
|ap_clk    | in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_rst    | in |    1| ap_ctrl_hs |  operator()  | return value |
|x_V       | in |   20|   ap_none  |      x_V     |    scalar    |
|y_V       | in |   20|   ap_none  |      y_V     |    scalar    |
+----------+----+-----+------------+--------------+--------------+

