gpu.gpu_family                                gf100

#DRAM Parameters 
DRAM.ramType                                  gddr3
DRAM.tRC                                                     40
DRAM.tRAS                                                    30
DRAM.tRP                                                     15
DRAM.tRCDRD                                                  15
DRAM.tWCK2MRS                                                4
DRAM.tWCK2TR                                                 4
DRAM.tMRD                                                    4
DRAM.EXT_BIG_TIMER                                           1
DRAM.STEP_LN                                                 32
DRAM.asrClkConstD4L1                                         353
DRAM.asrClkConstC1L2                                         13
DRAM.asrClkConstC1L1                                         414
DRAM.asrClkConstD1                                           200
DRAM.numBanks                                                3
DRAM.bytesPerClock                                           4
DRAM.bytesPerClockFromBusWidth                               8
DRAM.bytesPerActivate                                        64

#FBP Parameters 
FBP.ramCountPerLtc                                           2
FBP.L2Slices                                                 2
FBP.enabledLtcs                                              4
FBP.bytesPerClock                                            16
FBP.ltcBytesPerClockWithDcmp                                 16
FBP.ltcBytesPerClockWithFos                                  4
FBP.awpPoolEntries                                           34
FBP.bytesPerAwpBlock                                         64
FBP.rrrbPoolEntries                                          512
FBP.bytesPerRrrbBlock                                        64

#XBAR Parameters 
XBAR.bytesPerClock                                           24
XBAR.totalSlices                                             4
XBAR.maxFbpsPerXbarSlice                                     2
XBAR.numHubPorts                                             4

#ISO Parameters 
ISO.linebufferAdditionalLines                                1
ISO.linesFetchedForBlockLinear                               2
ISO.linebufferTotalBlocks                                    1156
ISO.linebufferMinBlocksPerHead                               16
ISO.bytesPerClock                                            24

#CLOCKS Parameters 
CLOCKS.display                                               270000000
CLOCKS.ram                                                   162000000
CLOCKS.l2                                                    162000000
CLOCKS.xbar                                                  162000000
CLOCKS.hub                                                   270000000

#roundtripLatency Parameters
roundtripLatency.constant                                    451
roundtripLatency.ramClks                                     509
roundtripLatency.l2Clks                                      111
roundtripLatency.xbarClks                                    49
roundtripLatency.hubClks                                     97

#returnLatency Parameters
returnLatency.constant                                       451
returnLatency.ramClks                                        509
returnLatency.l2Clks                                         91
returnLatency.xbarClks                                       26
returnLatency.hubClks                                        41

#CAPS Parameters
CAPS.bEccIsEnabled                                           0

#ASR Parameters
ASR.isAllowed                                                0
ASR.efficiencyThreshold                                      1
ASR.dllOn                                                    1
ASR.tXSR                                                     5000
ASR.tXSNR                                                    100
ASR.powerdown                                                1

#Isohub Parameters
impIsohubIn.maxLwrsorEntries                                 8

#DispHeadIn  Parameters
impDispHeadIn[0].HeadActive                                  1
impDispHeadIn[0].ViewportSizeIn.Width                        1920
impDispHeadIn[0].ViewportSizeIn.Height                       1200
impDispHeadIn[0].Params.Format                               LW_PIXEL_FORMAT_VOID32
impDispHeadIn[0].Params.SuperSample                          LW_SUPER_SAMPLE_X1AA
impDispHeadIn[0].BaseUsageBounds.Usable                      1
impDispHeadIn[0].BaseUsageBounds.PixelDepth                  LW_PIXEL_DEPTH_32
impDispHeadIn[0].BaseUsageBounds.SuperSample                 LW_SUPER_SAMPLE_X1AA
impDispHeadIn[0].OverlayUsageBounds.Usable                   1
impDispHeadIn[0].OverlayUsageBounds.PixelDepth               LW_PIXEL_DEPTH_32
impFbHeadIn[0].fbFetchRateKHz                                149261

impDispHeadIn[1].HeadActive                                  1
impDispHeadIn[1].ViewportSizeIn.Width                        1920
impDispHeadIn[1].ViewportSizeIn.Height                       1200
impDispHeadIn[1].Params.Format                               LW_PIXEL_FORMAT_VOID32
impDispHeadIn[1].Params.SuperSample                          LW_SUPER_SAMPLE_X1AA
impDispHeadIn[1].BaseUsageBounds.Usable                      1
impDispHeadIn[1].BaseUsageBounds.PixelDepth                  LW_PIXEL_DEPTH_32
impDispHeadIn[1].BaseUsageBounds.SuperSample                 LW_SUPER_SAMPLE_X1AA
impDispHeadIn[1].OverlayUsageBounds.Usable                   1
impDispHeadIn[1].OverlayUsageBounds.PixelDepth               LW_PIXEL_DEPTH_32
impFbHeadIn[1].fbFetchRateKHz                                149261

# DispImp Input impDacIn
impDacIn[0].owner                                            orOwner_None
impDacIn[0].protocol                                         LW_DAC_PROTOCOL_RGB_CRT
impDacIn[1].owner                                            orOwner_None
impDacIn[1].protocol                                         LW_DAC_PROTOCOL_RGB_CRT
impDacIn[2].owner                                            orOwner_None
impDacIn[2].protocol                                         LW_DAC_PROTOCOL_RGB_CRT
impDacIn[3].owner                                            orOwner_None
impDacIn[3].protocol                                         LW_DAC_PROTOCOL_RGB_CRT

# DispImp Input impSorIn
impSorIn[0].owner                                            orOwner_None
impSorIn[0].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[1].owner                                            orOwner_None
impSorIn[1].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[2].owner                                            orOwner_None
impSorIn[2].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[3].owner                                            orOwner_None
impSorIn[3].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[4].owner                                            orOwner_None
impSorIn[4].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[5].owner                                            orOwner_None
impSorIn[5].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[6].owner                                            orOwner_None
impSorIn[6].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A
impSorIn[7].owner                                            orOwner_None
impSorIn[7].protocol                                         LW_SOR_PROTOCOL_SINGLE_TMDS_A

# DispImp Input impPiorIn
impPiorIn[0].owner                                           orOwner_None
impPiorIn[0].protocol                                        LW_PIOR_PROTOCOL_EXT_TMDS_ENC
impPiorIn[1].owner                                           orOwner_None
impPiorIn[1].protocol                                        LW_PIOR_PROTOCOL_EXT_TMDS_ENC
impPiorIn[2].owner                                           orOwner_None
impPiorIn[2].protocol                                        LW_PIOR_PROTOCOL_EXT_TMDS_ENC
impPiorIn[3].owner                                           orOwner_None
impPiorIn[3].protocol                                        LW_PIOR_PROTOCOL_EXT_TMDS_ENC


########## output ##########
 
output.result                                                1
output.minClocks.ram                                         94531840
output.minClocks.l2                                          23632960
output.minClocks.xbar                                        31510613
output.minClocks.hub                                         149261000
output.impIsohubOut.sf.asr.bIsPossible                       0
output.impIsohubOut.sf.asr.efficiency                        0
output.memPool[0]                                            482
output.impIsohubOut.memPoolSetting[0].baseLimit              240
output.impIsohubOut.memPoolSetting[0].ovlyLimit              48
output.impIsohubOut.sf.asr.head[0].highWatermark             0
output.impIsohubOut.sf.asr.head[0].lowWatermark              0
output.memPool[1]                                            674
output.impIsohubOut.memPoolSetting[1].baseLimit              240
output.impIsohubOut.memPoolSetting[1].ovlyLimit              240
output.impIsohubOut.sf.asr.head[1].highWatermark             0
output.impIsohubOut.sf.asr.head[1].lowWatermark              0
output.memPool[2]                                            0
output.impIsohubOut.memPoolSetting[2].baseLimit              0
output.impIsohubOut.memPoolSetting[2].ovlyLimit              0
output.impIsohubOut.sf.asr.head[2].highWatermark             0
output.impIsohubOut.sf.asr.head[2].lowWatermark              0
output.memPool[3]                                            0
output.impIsohubOut.memPoolSetting[3].baseLimit              0
output.impIsohubOut.memPoolSetting[3].ovlyLimit              0
output.impIsohubOut.sf.asr.head[3].highWatermark             0
output.impIsohubOut.sf.asr.head[3].lowWatermark              0
