INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:08:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer10/dataReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.546ns (21.526%)  route 5.636ns (78.474%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1373, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X17Y148        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y148        FDSE (Prop_fdse_C_Q)         0.198     0.706 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=5, routed)           0.521     1.227    control_merge0/tehb/control/transmitValue_1
    SLICE_X16Y147        LUT5 (Prop_lut5_I4_O)        0.121     1.348 f  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=11, routed)          0.273     1.621    control_merge0/tehb/control/n_ready_INST_0_i_2_n_0
    SLICE_X15Y147        LUT4 (Prop_lut4_I2_O)        0.043     1.664 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_2/O
                         net (fo=135, routed)         0.434     2.098    control_merge0/tehb/control/transmitValue_reg_4
    SLICE_X16Y150        LUT5 (Prop_lut5_I1_O)        0.043     2.141 r  control_merge0/tehb/control/feature_loadEn_INST_0_i_29/O
                         net (fo=2, routed)           0.596     2.737    cmpi0/buffer8_outs[24]
    SLICE_X11Y151        LUT4 (Prop_lut4_I1_O)        0.043     2.780 r  cmpi0/feature_loadEn_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.780    cmpi0/feature_loadEn_INST_0_i_13_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.031 f  cmpi0/feature_loadEn_INST_0_i_3/CO[3]
                         net (fo=75, routed)          0.307     3.338    init0/control/result[0]
    SLICE_X11Y152        LUT5 (Prop_lut5_I2_O)        0.043     3.381 f  init0/control/start_ready_INST_0_i_13/O
                         net (fo=42, routed)          0.332     3.714    fork2/control/generateBlocks[0].regblock/init0_outs
    SLICE_X7Y152         LUT6 (Prop_lut6_I5_O)        0.043     3.757 r  fork2/control/generateBlocks[0].regblock/transmitValue_i_3__0/O
                         net (fo=27, routed)          0.439     4.195    cmpi3/p_1_in
    SLICE_X5Y152         LUT6 (Prop_lut6_I5_O)        0.043     4.238 r  cmpi3/i___1_i_25/O
                         net (fo=1, routed)           0.267     4.505    cmpi3/i___1_i_25_n_0
    SLICE_X4Y152         LUT5 (Prop_lut5_I4_O)        0.043     4.548 r  cmpi3/i___1_i_15/O
                         net (fo=1, routed)           0.000     4.548    cmpi3/i___1_i_15_n_0
    SLICE_X4Y152         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.735 r  cmpi3/i___1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.735    cmpi3/i___1_i_9_n_0
    SLICE_X4Y153         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.842 f  cmpi3/i___1_i_5/CO[2]
                         net (fo=10, routed)          0.247     5.089    buffer54/fifo/result[0]
    SLICE_X4Y154         LUT3 (Prop_lut3_I0_O)        0.123     5.212 f  buffer54/fifo/i___1_i_6/O
                         net (fo=5, routed)           0.255     5.468    buffer54/fifo/buffer54_outs
    SLICE_X5Y154         LUT6 (Prop_lut6_I0_O)        0.043     5.511 f  buffer54/fifo/transmitValue_i_3__15/O
                         net (fo=2, routed)           0.322     5.833    buffer54/fifo/cond_br16/branch_ready__1
    SLICE_X7Y156         LUT5 (Prop_lut5_I0_O)        0.043     5.876 f  buffer54/fifo/transmitValue_i_2__27/O
                         net (fo=13, routed)          0.337     6.212    fork6/control/generateBlocks[2].regblock/buffer40_outs_ready
    SLICE_X12Y156        LUT3 (Prop_lut3_I2_O)        0.043     6.255 r  fork6/control/generateBlocks[2].regblock/fullReg_i_17/O
                         net (fo=1, routed)           0.388     6.643    fork6/control/generateBlocks[2].regblock/fullReg_i_17_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I1_O)        0.043     6.686 r  fork6/control/generateBlocks[2].regblock/fullReg_i_11/O
                         net (fo=1, routed)           0.407     7.093    fork6/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.043     7.136 f  fork6/control/generateBlocks[0].regblock/fullReg_i_4/O
                         net (fo=23, routed)          0.180     7.316    control_merge0/tehb/control/cmpi0_result_ready
    SLICE_X16Y153        LUT6 (Prop_lut6_I2_O)        0.043     7.359 r  control_merge0/tehb/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.331     7.690    buffer10/E[0]
    SLICE_X19Y149        FDRE                                         r  buffer10/dataReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1373, unset)         0.483     6.683    buffer10/clk
    SLICE_X19Y149        FDRE                                         r  buffer10/dataReg_reg[9]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X19Y149        FDRE (Setup_fdre_C_CE)      -0.194     6.453    buffer10/dataReg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 -1.237    




