[{"DBLP title": "Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks.", "DBLP authors": ["Alireza Ejlali", "Bashir M. Al-Hashimi", "Paul M. Rosinger", "Seyed Ghassem Miremadi", "Luca Benini"], "year": 2010, "MAG papers": [{"PaperId": 2122715817, "PaperTitle": "performability energy tradeoff in error control schemes for on chip networks", "Year": 2010, "CitationCount": 59, "EstimatedCitation": 73, "Affiliations": {"university of southampton": 2.0, "sharif university of technology": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra"], "year": 2010, "MAG papers": [{"PaperId": 2126199331, "PaperTitle": "dynamic context compression for low power coarse grained reconfigurable architecture", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A VLSI Architecture and Algorithm for Lucas-Kanade-Based Optical Flow Computation.", "DBLP authors": ["Venkataraman Mahalingam", "Koustav Bhattacharya", "N. Ranganathan", "Hari Chakravarthula", "Robin R. Murphy", "Kevin S. Pratt"], "year": 2010, "MAG papers": [{"PaperId": 2120507162, "PaperTitle": "a vlsi architecture and algorithm for lucas kanade based optical flow computation", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": {"university of south florida": 4.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm.", "DBLP authors": ["Tsung-Han Tsai", "Yu-Hsuan Lee", "Yu-Yu Lee"], "year": 2010, "MAG papers": [{"PaperId": 2122045885, "PaperTitle": "design and analysis of high throughput lossless image compression engine using vlsi oriented felics algorithm", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths.", "DBLP authors": ["Patrick Ndai", "Nauman Rafique", "Mithuna Thottethodi", "Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2155118152, "PaperTitle": "trifecta a nonspeculative scheme to exploit common data dependent subcritical paths", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"purdue university": 5.0, "case western reserve university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed.", "DBLP authors": ["Wei Xu", "Tong Zhang", "Yiran Chen"], "year": 2010, "MAG papers": [{"PaperId": 2122385695, "PaperTitle": "design of spin torque transfer magnetoresistive ram and cam tcam with high sensing and search speed", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 88, "Affiliations": {"rensselaer polytechnic institute": 2.0, "seagate technology": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Repairing SRAM Using On-Chip Detection and Compensation.", "DBLP authors": ["Niladri Narayan Mojumder", "Saibal Mukhopadhyay", "Jae-Joon Kim", "Ching-Te Chuang", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2137262409, "PaperTitle": "self repairing sram using on chip detection and compensation", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ibm": 3.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Switch Network for Reconfigurable LDPC Decoders.", "DBLP authors": ["Daesun Oh", "Keshab K. Parhi"], "year": 2010, "MAG papers": [{"PaperId": 2058275835, "PaperTitle": "low complexity switch network for reconfigurable ldpc decoders", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 67, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs.", "DBLP authors": ["Andy Gean Ye"], "year": 2010, "MAG papers": [{"PaperId": 2127309005, "PaperTitle": "using the minimum set of input combinations to minimize the area of local routing networks in logic clusters containing logically equivalent i os in fpgas", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ryerson university": 1.0}}], "source": "ES"}, {"DBLP title": "EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization.", "DBLP authors": ["Yiyu Shi", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 2126432840, "PaperTitle": "empire an efficient and compact multiple parameterized model order reduction method for physical optimization", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling of Distributed RLC Interconnect and Transmission Line via Closed Forms and Recursive Algorithms.", "DBLP authors": ["Sheng-Guo Wang", "Ben Wang"], "year": 2010, "MAG papers": [{"PaperId": 2117570875, "PaperTitle": "modeling of distributed rlc interconnect and transmission line via closed forms and recursive algorithms", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"research triangle park": 1.0, "university of north carolina at charlotte": 1.0}}], "source": "ES"}, {"DBLP title": "Combinatorial Algorithms for Fast Clock Mesh Optimization.", "DBLP authors": ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2076139224, "PaperTitle": "combinatorial algorithms for fast clock mesh optimization", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 79, "Affiliations": {"texas a m university": 3.0, "magma design automation": 1.0}}], "source": "ES"}, {"DBLP title": "Recursive Pseudo-Exhaustive Two-Pattern Generation.", "DBLP authors": ["Ioannis Voyiatzis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2010, "MAG papers": [{"PaperId": 2136619957, "PaperTitle": "recursive pseudo exhaustive two pattern generation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national and kapodistrian university of athens": 1.0, "university of piraeus": 1.0}}], "source": "ES"}, {"DBLP title": "ECP- and CMP-Aware Detailed Routing Algorithm for DFM.", "DBLP authors": ["Yin Shen", "Qiang Zhou", "Yici Cai", "Xianlong Hong"], "year": 2010, "MAG papers": [{"PaperId": 2170088633, "PaperTitle": "ecp and cmp aware detailed routing algorithm for dfm", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise.", "DBLP authors": ["Eric Bohannon", "Christopher Urban", "Mark Pude", "Yoshinori Nishi", "Anand Gopalan", "Ponnathpur R. Mukund"], "year": 2010, "MAG papers": [{"PaperId": 2171796208, "PaperTitle": "passive and active reduction techniques for on chip high frequency digital power supply noise", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"rochester institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Three Steps to the Thermal Noise Death of Moore's Law.", "DBLP authors": ["Jacek Izydorczyk"], "year": 2010, "MAG papers": [{"PaperId": 2154493444, "PaperTitle": "three steps to the thermal noise death of moore s law", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"silesian university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise.", "DBLP authors": ["Harmander Singh", "Rahul M. Rao", "Kanak Agarwal", "Dennis Sylvester", "Richard B. Brown"], "year": 2010, "MAG papers": [{"PaperId": 2111232989, "PaperTitle": "dynamically pulsed mtcmos with bus encoding for reduction of total power and crosstalk noise", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 2.0, "university of utah": 1.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis.", "DBLP authors": ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "year": 2010, "MAG papers": [{"PaperId": 2170333286, "PaperTitle": "the impact of nbti effect on combinational circuit modeling simulation and analysis", "Year": 2010, "CitationCount": 248, "EstimatedCitation": 344, "Affiliations": {"shanghai university": 1.0, "synopsys": 1.0, "ibm": 1.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient BISR Techniques for Embedded Memories Considering Cluster Faults.", "DBLP authors": ["Shyue-Kung Lu", "Chun-Lin Yang", "Yuang-Cheng Hsiao", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 1966747106, "PaperTitle": "efficient bisr techniques for embedded memories considering cluster faults", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 76, "Affiliations": {"fu jen catholic university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal Sigma Delta Modulator Architectures for Fractional- N Frequency Synthesis.", "DBLP authors": ["Sleiman Bou-Sleiman", "Jad G. Atallah", "Saul Rodriguez", "Ana Rusu", "Mohammed Ismail"], "year": 2010, "MAG papers": [{"PaperId": 76047383, "PaperTitle": "optimal sigma delta modulator architectures for fractional n frequency synthesis", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"royal institute of technology": 3.0, "ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "A New VLSI Architecture of Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm.", "DBLP authors": ["Young-Ho Seo", "Dong-Wook Kim"], "year": 2010, "MAG papers": [{"PaperId": 2096734593, "PaperTitle": "a new vlsi architecture of parallel multiplier accumulator based on radix 2 modified booth algorithm", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 111, "Affiliations": {"kwangwoon university": 2.0}}], "source": "ES"}, {"DBLP title": "CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis.", "DBLP authors": ["Sudeep Pasricha", "Young-Hwan Park", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "MAG papers": [{"PaperId": 2166402720, "PaperTitle": "capps a framework for power performance tradeoffs in bus matrix based on chip communication architecture synthesis", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california irvine": 3.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip-Flops With Embedded Logic.", "DBLP authors": ["Omid Sarbishei", "Mohammad Maymandi-Nejad"], "year": 2010, "MAG papers": [{"PaperId": 2098044033, "PaperTitle": "a novel overlap based logic cell an efficient implementation of flip flops with embedded logic", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ferdowsi university of mashhad": 1.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology.", "DBLP authors": ["Matteo Agostinelli", "Massimo Alioto", "David Esseni", "Luca Selmi"], "year": 2010, "MAG papers": [{"PaperId": 2123636681, "PaperTitle": "leakage delay tradeoff in finfet logic circuits a comparative analysis with bulk technology", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 98, "Affiliations": {"university of siena": 1.0, "alpen adria universitat klagenfurt": 1.0, "university of udine": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs.", "DBLP authors": ["Da-Cheng Juan", "Yu-Ting Chen", "Ming-Chao Lee", "Shih-Chieh Chang"], "year": 2010, "MAG papers": [{"PaperId": 2101293217, "PaperTitle": "an efficient wake up strategy considering spurious glitches phenomenon for power gating designs", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals.", "DBLP authors": ["V\u00edctor H. Champac", "Victor Avenda\u00f1o", "Joan Figueras"], "year": 2010, "MAG papers": [{"PaperId": 2104340517, "PaperTitle": "built in sensor for signal integrity faults in digital interconnect signals", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures.", "DBLP authors": ["Kunhyuk Kang", "Sang Phill Park", "Keejong Kim", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2146750110, "PaperTitle": "on chip variability sensor using phase locked loop for detecting and correcting parametric timing failures", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 87, "Affiliations": {"purdue university": 2.0, "broadcom": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ABRM: Adaptive Beta -Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling.", "DBLP authors": ["Myeong-Eun Hwang", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2123262270, "PaperTitle": "abrm adaptive beta ratio modulation for process tolerant ultradynamic voltage scaling", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"intel": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing.", "DBLP authors": ["Yuan-Hao Huang"], "year": 2010, "MAG papers": [{"PaperId": 2169250333, "PaperTitle": "high efficiency soft error tolerant digital signal processing using fine grain subword detection processing", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 61, "Affiliations": {"national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability.", "DBLP authors": ["Donghoon Han", "Byung-Sung Kim", "Abhijit Chatterjee"], "year": 2010, "MAG papers": [{"PaperId": 2123394857, "PaperTitle": "dsp driven self tuning of rf circuits for process induced performance variability", "Year": 2010, "CitationCount": 77, "EstimatedCitation": 114, "Affiliations": {"texas instruments": 1.0, "sungkyunkwan university": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays.", "DBLP authors": ["Jigang Wu", "Thambipillai Srikanthan", "Xiaogang Han"], "year": 2010, "MAG papers": [{"PaperId": 2070784944, "PaperTitle": "preprocessing and partial rerouting techniques for accelerating reconfiguration of degradable vlsi arrays", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"nanyang technological university": 2.0, "tianjin polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays.", "DBLP authors": ["Chun-Lung Hsu", "Chang-Hsin Cheng", "Yu Liu"], "year": 2010, "MAG papers": [{"PaperId": 2101902338, "PaperTitle": "built in self detection correction architecture for motion estimation computing arrays", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Novel x -ploiting Strategy for Improving Performance of Test Data Compression.", "DBLP authors": ["Maoxiang Yi", "Huaguo Liang", "Lei Zhang", "Wenfa Zhan"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Self-Test Techniques for Crypto-Devices.", "DBLP authors": ["Giorgio Di Natale", "M. Doulcier", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2010, "MAG papers": [{"PaperId": 1976475840, "PaperTitle": "self test techniques for crypto devices", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 1969903927, "PaperTitle": "hazard based detection conditions for improved transition fault coverage of scan based tests", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns.", "DBLP authors": ["Abinash Roy", "Jingye Xu", "Masud H. Chowdhury"], "year": 2010, "MAG papers": [{"PaperId": 2126796211, "PaperTitle": "analysis of the impacts of signal slew and skew on the behavior of coupled rlc interconnects for different switching patterns", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of illinois at chicago": 3.0}}], "source": "ES"}, {"DBLP title": "Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2010, "MAG papers": [{"PaperId": 2137229108, "PaperTitle": "dual supply voltages and dual clock frequencies for lower clock power and suppressed temperature gradient induced clock skew", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"hong kong university of science and technology": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control.", "DBLP authors": ["Mohamed H. Abu-Rahma", "Mohab Anis", "Sei Seung Yoon"], "year": 2010, "MAG papers": [{"PaperId": 2126051429, "PaperTitle": "reducing sram power using fine grained wordline pulsewidth control", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"qualcomm": 2.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "On the Latency and Energy of Checkpointed Superscalar Register Alias Tables.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2010, "MAG papers": [{"PaperId": 2103744327, "PaperTitle": "on the latency and energy of checkpointed superscalar register alias tables", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technology.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2010, "MAG papers": [{"PaperId": 2133708550, "PaperTitle": "crosstalk induced delay noise and interconnect planarization implications of fill metal in nanoscale process technology", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"synopsys": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In.", "DBLP authors": ["Wei-Chung Kao", "Wei-Shun Chuang", "Shiu-Ting Lin", "Chien-Mo James Li", "Vasco M. Manquinho"], "year": 2010, "MAG papers": [{"PaperId": 2149706304, "PaperTitle": "dft and minimum leakage pattern generation for static power reduction during test and burn in", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 4.0, "university of lisbon": 1.0}}], "source": "ES"}, {"DBLP title": "Path Selection for Transition Path Delay Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2124163129, "PaperTitle": "path selection for transition path delay faults", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits.", "DBLP authors": ["Weidong Kuang", "Peiyi Zhao", "Jiann-Shiun Yuan", "Ronald F. DeMara"], "year": 2010, "MAG papers": [{"PaperId": 2109445343, "PaperTitle": "design of asynchronous circuits for high soft error tolerance in deep submicrometer cmos circuits", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"chapman university": 1.0, "university of texas pan american": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Design for Timing Yield Under Process Variations.", "DBLP authors": ["Akhilesh Kumar", "Mohab Anis"], "year": 2010, "MAG papers": [{"PaperId": 2168296432, "PaperTitle": "fpga design for timing yield under process variations", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs.", "DBLP authors": ["Christos-Savvas Bouganis", "Iosifina Pournara", "Peter Y. K. Cheung"], "year": 2010, "MAG papers": [{"PaperId": 2137294391, "PaperTitle": "exploration of heterogeneous fpgas for mapping linear projection designs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of london": 1.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Interstratum Connection Design Considerations for Cost-Effective 3-D System Integration.", "DBLP authors": ["Syed M. Alam", "Robert E. Jones", "Scott Pozder", "Ritwik Chatterjee", "Shahid Rauf", "Ankur Jain"], "year": 2010, "MAG papers": [{"PaperId": 2169868553, "PaperTitle": "interstratum connection design considerations for cost effective 3 d system integration", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"freescale semiconductor": 3.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback.", "DBLP authors": ["Zhenghao Lu", "Kiat Seng Yeo", "Wei Meng Lim", "Manh Anh Do", "Chirn Chye Boon"], "year": 2010, "MAG papers": [{"PaperId": 2139460824, "PaperTitle": "design of a cmos broadband transimpedance amplifier with active feedback", "Year": 2010, "CitationCount": 66, "EstimatedCitation": 93, "Affiliations": {"nanyang technological university": 5.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise.", "DBLP authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Hsu-Ming Chuang"], "year": 2010, "MAG papers": [{"PaperId": 2142758265, "PaperTitle": "a low cost vlsi implementation for efficient removal of impulse noise", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning.", "DBLP authors": ["Naoya Onizawa", "Takahiro Hanyu", "Vincent C. Gaudet"], "year": 2010, "MAG papers": [{"PaperId": 2120150623, "PaperTitle": "design of high throughput fully parallel ldpc decoders based on wire partitioning", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 55, "Affiliations": {"tohoku university": 2.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation.", "DBLP authors": ["Milin Zhang", "Amine Bermak"], "year": 2010, "MAG papers": [{"PaperId": 2145348019, "PaperTitle": "compressive acquisition cmos image sensor from the algorithm to hardware implementation", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment.", "DBLP authors": ["Meikang Qiu", "Laurence Tianruo Yang", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2010, "MAG papers": [{"PaperId": 2122084979, "PaperTitle": "dynamic and leakage energy minimization with soft real time loop scheduling and voltage assignment", "Year": 2010, "CitationCount": 63, "EstimatedCitation": 89, "Affiliations": {"university of texas at dallas": 1.0, "st francis xavier university": 1.0, "university of new orleans": 1.0}}], "source": "ES"}, {"DBLP title": "Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS.", "DBLP authors": ["Hyung-Ock Kim", "Bong Hyun Lee", "Jong-Tae Kim", "Jung Yun Choi", "Kyu-Myung Choi", "Youngsoo Shin"], "year": 2010, "MAG papers": [{"PaperId": 2096335660, "PaperTitle": "supply switching with ground collapse for low leakage register files in 65 nm cmos", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"kaist": 1.0, "samsung": 5.0}}], "source": "ES"}, {"DBLP title": "A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme.", "DBLP authors": ["Ying-Zu Lin", "Cheng-Wu Lin", "Soon-Jyh Chang"], "year": 2010, "MAG papers": [{"PaperId": 2133992557, "PaperTitle": "a 5 bit 3 2 gs s flash adc with a digital offset calibration scheme", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage.", "DBLP authors": ["Yang Liu", "Tong Zhang", "Keshab K. Parhi"], "year": 2010, "MAG papers": [{"PaperId": 2171661253, "PaperTitle": "computation error analysis in digital signal processing systems with overscaled supply voltage", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 98, "Affiliations": {"rensselaer polytechnic institute": 2.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.", "DBLP authors": ["Teijo Lehtonen", "David Wolpert", "Pasi Liljeberg", "Juha Plosila", "Paul Ampadu"], "year": 2010, "MAG papers": [{"PaperId": 2132928495, "PaperTitle": "self adaptive system for addressing permanent errors in on chip interconnects", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 102, "Affiliations": {"university of rochester": 2.0, "turku centre for computer science": 1.0, "information technology university": 1.0, "academy of finland": 1.0}}], "source": "ES"}, {"DBLP title": "Single- and Multi-core Configurable AES Architectures for Flexible Security.", "DBLP authors": ["Mao-Yin Wang", "Chih-Pin Su", "Chia-Lung Horng", "Cheng-Wen Wu", "Chih-Tsun Huang"], "year": 2010, "MAG papers": [{"PaperId": 2162626712, "PaperTitle": "single and multi core configurable aes architectures for flexible security", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 100, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems.", "DBLP authors": ["Chen-Hsing Wang", "Chieh-Lin Chuang", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2088506136, "PaperTitle": "an efficient multimode multiplier supporting aes and fundamental operations of public key cryptosystems", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization.", "DBLP authors": ["Deming Chen", "Jason Cong", "Yiping Fan", "Lu Wan"], "year": 2010, "MAG papers": [{"PaperId": 2137966900, "PaperTitle": "lopass a low power architectural synthesis system for fpgas with interconnect estimation and optimization", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 52, "Affiliations": {"university of illinois at urbana champaign": 2.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Improving FPGA Performance for Carry-Save Arithmetic.", "DBLP authors": ["Hadi Parandeh-Afshar", "Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2010, "MAG papers": [{"PaperId": 2127832194, "PaperTitle": "improving fpga performance for carry save arithmetic", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ecole normale superieure": 4.0}}], "source": "ES"}, {"DBLP title": "Initialization-Based Test Pattern Generation for Asynchronous Circuits.", "DBLP authors": ["Aristides Efthymiou"], "year": 2010, "MAG papers": [{"PaperId": 2155694037, "PaperTitle": "initialization based test pattern generation for asynchronous circuits", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical Leakage Estimation Based on Sequential Addition of Cell Leakage Currents.", "DBLP authors": ["Wook Kim", "Kyung Tae Do", "Young Hwan Kim"], "year": 2010, "MAG papers": [{"PaperId": 2130278895, "PaperTitle": "statistical leakage estimation based on sequential addition of cell leakage currents", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"pohang university of science and technology": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Bioinspired Architecture for Optical-Flow Computation.", "DBLP authors": ["Guillermo Botella Juan", "Antonio Garc\u00eda R\u00edos", "M. Rodriguez-Alvarez", "Eduardo Ros Vidal", "Uwe Meyer-B\u00e4se", "Mar\u00eda C. Molina"], "year": 2010, "MAG papers": [{"PaperId": 2157828724, "PaperTitle": "robust bioinspired architecture for optical flow computation", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 95, "Affiliations": {"university of granada": 3.0, "complutense university of madrid": 2.0, "florida a m university": 1.0}}], "source": "ES"}, {"DBLP title": "A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2010, "MAG papers": [{"PaperId": 2096283348, "PaperTitle": "a fast heuristic algorithm for multidomain clock skew scheduling", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver.", "DBLP authors": ["S. M. Rezaul Hasan"], "year": 2010, "MAG papers": [{"PaperId": 2137077794, "PaperTitle": "analysis and design of a multistage cmos band pass low noise preamplifier for ultrawideband rf receiver", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"massey university": 1.0}}], "source": "ES"}, {"DBLP title": "Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Anas A. Hamoui"], "year": 2010, "MAG papers": [{"PaperId": 2164497716, "PaperTitle": "area and power optimization of high order gain calibration in digitally enhanced pipelined adcs", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "Techniques to Prioritize Paths for Diagnosis.", "DBLP authors": ["Rajsekhar Adapa", "Spyros Tragoudas"], "year": 2010, "MAG papers": [{"PaperId": 2157798930, "PaperTitle": "techniques to prioritize paths for diagnosis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation.", "DBLP authors": ["Chao-Yang Kao", "Cheng-Long Wu", "Youn-Long Lin"], "year": 2010, "MAG papers": [{"PaperId": 2135419508, "PaperTitle": "a high performance three engine architecture for h 264 avc fractional motion estimation", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 51, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation.", "DBLP authors": ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Chi-Chao Wang", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2010, "MAG papers": [{"PaperId": 2114892410, "PaperTitle": "modeling and analysis of the nonrectangular gate effect for postlithography circuit simulation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 4.0, "ibm": 2.0, "microchip technology": 1.0}}], "source": "ES"}, {"DBLP title": "Configuration Locking and Schedulability Estimation for Reduced Reconfiguration Overheads of Reconfigurable Systems.", "DBLP authors": ["Rahul Kalra", "Roman L. Lysecky"], "year": 2010, "MAG papers": [{"PaperId": 2122356583, "PaperTitle": "configuration locking and schedulability estimation for reduced reconfiguration overheads of reconfigurable systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Post-Manufacture Tuning for Nano-CMOS Yield Recovery Using Reconfigurable Logic.", "DBLP authors": ["Maryam Ashouei", "Abhijit Chatterjee", "Adit D. Singh"], "year": 2010, "MAG papers": [{"PaperId": 2139256921, "PaperTitle": "post manufacture tuning for nano cmos yield recovery using reconfigurable logic", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"auburn university": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate Predictive Interconnect Modeling for System-Level Design.", "DBLP authors": ["Luca P. Carloni", "Andrew B. Kahng", "Sudhakar Muddu", "Alessandro Pinto", "Kambiz Samadi", "Puneet Sharma"], "year": 2010, "MAG papers": [{"PaperId": 2007066032, "PaperTitle": "accurate predictive interconnect modeling for system level design", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california berkeley": 1.0, "freescale semiconductor": 1.0, "columbia university": 1.0, "university of california san diego": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "An Approach for Adaptive DRAM Temperature and Power Management.", "DBLP authors": ["Song Liu", "Yu Zhang", "Seda Ogrenci Memik", "Gokhan Memik"], "year": 2010, "MAG papers": [{"PaperId": 2085748534, "PaperTitle": "an approach for adaptive dram temperature and power management", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect.", "DBLP authors": ["Arkadiy Morgenshtein", "Eby G. Friedman", "Ran Ginosar", "Avinoam Kolodny"], "year": 2010, "MAG papers": [{"PaperId": 2109288479, "PaperTitle": "unified logical effort a method for delay evaluation and minimization in logic paths with rc interconnect", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technion israel institute of technology": 3.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic.", "DBLP authors": ["Massimo Alioto", "Gaetano Palumbo", "Melita Pennisi"], "year": 2010, "MAG papers": [{"PaperId": 2138724413, "PaperTitle": "understanding the effect of process variations on the delay of static and domino logic", "Year": 2010, "CitationCount": 151, "EstimatedCitation": 214, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits.", "DBLP authors": ["Massimo Alioto", "Massimo Poli", "Santina Rocchi"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "A Mesh-Structured Scalable IPsec Processor.", "DBLP authors": ["Mao-Yin Wang", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2096155271, "PaperTitle": "a mesh structured scalable ipsec processor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization.", "DBLP authors": ["Fu-Ching Yang", "Cheng-Lung Chiang", "Ing-Jer Huang"], "year": 2010, "MAG papers": [{"PaperId": 2163289071, "PaperTitle": "a reverse encoding based on chip bus tracer for efficient circular buffer utilization", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "Resource Based Optimization for Simultaneous Shield and Repeater Insertion.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2010, "MAG papers": [{"PaperId": 2106542081, "PaperTitle": "resource based optimization for simultaneous shield and repeater insertion", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors.", "DBLP authors": ["Zhiyi Yu", "Bevan M. Baas"], "year": 2010, "MAG papers": [{"PaperId": 2098544339, "PaperTitle": "a low area multi link interconnect architecture for gals chip multiprocessors", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"fudan university": 1.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies.", "DBLP authors": ["Hiroyuki Yamauchi"], "year": 2010, "MAG papers": [{"PaperId": 2155462892, "PaperTitle": "a discussion on sram circuit design trend in deeper nanometer scale technologies", "Year": 2010, "CitationCount": 71, "EstimatedCitation": 107, "Affiliations": {"fukuoka institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies.", "DBLP authors": ["Ali Namazi", "Mehrdad Nourani"], "year": 2010, "MAG papers": [{"PaperId": 2171478428, "PaperTitle": "gate level redundancy a new design for reliability paradigm for nanotechnologies", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy.", "DBLP authors": ["Jongsun Park", "Jung Hwan Choi", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2113592437, "PaperTitle": "dynamic bit width adaptation in dct an approach to trade off image quality and computation energy", "Year": 2010, "CitationCount": 81, "EstimatedCitation": 109, "Affiliations": {"purdue university": 1.0, "korea university": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation.", "DBLP authors": ["Irfan Habib", "\u00d6zg\u00fcn Paker", "Sergei Sawitzki"], "year": 2010, "MAG papers": [{"PaperId": 2167704123, "PaperTitle": "design space exploration of hard decision viterbi decoding algorithm and vlsi implementation", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"nxp semiconductors": 1.0, "ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient 4-D 8PSK TCM Decoder Architecture.", "DBLP authors": ["Jinjin He", "Zhongfeng Wang", "Huaping Liu"], "year": 2010, "MAG papers": [{"PaperId": 2159904694, "PaperTitle": "an efficient 4 d 8psk tcm decoder architecture", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"broadcom": 1.0, "oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix.", "DBLP authors": ["Soo Yun Hwang", "Dong-Soo Kang", "Hyeong Jun Park", "Kyoung Son Jhang"], "year": 2010, "MAG papers": [{"PaperId": 2104320822, "PaperTitle": "implementation of a self motivated arbitration scheme for the multilayer ahb busmatrix", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"chungnam national university": 2.0}}], "source": "ES"}, {"DBLP title": "Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression.", "DBLP authors": ["Asral Bahari", "Tughrul Arslan", "Ahmet T. Erdogan"], "year": 2010, "MAG papers": [{"PaperId": 2156924658, "PaperTitle": "interframe bus encoding technique and architecture for mpeg 4 avc h 264 video compression", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 2.0, "universiti malaysia perlis": 1.0}}], "source": "ES"}, {"DBLP title": "Power Estimation of Embedded Multiplier Blocks in FPGAs.", "DBLP authors": ["Ruzica Jevtic", "Carlos Carreras"], "year": 2010, "MAG papers": [{"PaperId": 2108677147, "PaperTitle": "power estimation of embedded multiplier blocks in fpgas", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver.", "DBLP authors": ["Yun-Nan Chang"], "year": 2010, "MAG papers": [{"PaperId": 2127523095, "PaperTitle": "a multibank memory based vlsi architecture of dvb symbol deinterleaver", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory.", "DBLP authors": ["Hyojin Choi", "Wei Liu", "Wonyong Sung"], "year": 2010, "MAG papers": [{"PaperId": 2109190450, "PaperTitle": "vlsi implementation of bch error correction for multilevel cell nand flash memory", "Year": 2010, "CitationCount": 88, "EstimatedCitation": 114, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2m).", "DBLP authors": ["Somsubhra Talapatra", "Hafizur Rahaman", "Jimson Mathew"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Low-Power Multimedia System Design by Aggressive Voltage Scaling.", "DBLP authors": ["Fadi J. Kurdahi", "Ahmed M. Eltawil", "Kang Yi", "Stanley Cheng", "Amin Khajeh"], "year": 2010, "MAG papers": [{"PaperId": 2098404312, "PaperTitle": "low power multimedia system design by aggressive voltage scaling", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 55, "Affiliations": {"university of california irvine": 4.0, "handong global university": 1.0}}], "source": "ES"}, {"DBLP title": "CMOS Bandgap References With Self-Biased Symmetrically Matched Current-Voltage Mirror and Extension of Sub-1-V Design.", "DBLP authors": ["Yat-Hei Lam", "Wing-Hung Ki"], "year": 2010, "MAG papers": [{"PaperId": 2140755946, "PaperTitle": "cmos bandgap references with self biased symmetrically matched current voltage mirror and extension of sub 1 v design", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 93, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC.", "DBLP authors": ["Chao-Yang Kao", "Youn-Long Lin"], "year": 2010, "MAG papers": [{"PaperId": 2116194281, "PaperTitle": "a memory efficient and highly parallel architecture for variable block size integer motion estimation in h 264 avc", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of a Scalable and Programmable Sound Synthesizer.", "DBLP authors": ["Tae-Hwan Kim", "Youngjoo Lee", "In-Cheol Park"], "year": 2010, "MAG papers": [{"PaperId": 2153650301, "PaperTitle": "design of a scalable and programmable sound synthesizer", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "SRAM Read/Write Margin Enhancements Using FinFETs.", "DBLP authors": ["Andrew Carlson", "Zheng Guo", "Sriram Balasubramanian", "Radu Zlatanovici", "Tsu-Jae King Liu", "Borivoje Nikolic"], "year": 2010, "MAG papers": [{"PaperId": 2161637772, "PaperTitle": "sram read write margin enhancements using finfets", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 85, "Affiliations": {"university of california berkeley": 6.0}}], "source": "ES"}, {"DBLP title": "Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST.", "DBLP authors": ["Erdem Serkan Erdogan", "Sule Ozev"], "year": 2010, "MAG papers": [{"PaperId": 2141190432, "PaperTitle": "detailed characterization of transceiver parameters through loop back based bist", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 61, "Affiliations": {"arizona state university": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Testing Comparison and Delay Faults of TCAMs With Asymmetric Cells.", "DBLP authors": ["Jin-Fu Li"], "year": 2010, "MAG papers": [{"PaperId": 2169747615, "PaperTitle": "testing comparison and delay faults of tcams with asymmetric cells", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national central university": 1.0}}], "source": "ES"}, {"DBLP title": "ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li", "Chih-Chiang Hsu"], "year": 2010, "MAG papers": [{"PaperId": 2116273964, "PaperTitle": "rebisr a reconfigurable built in self repair scheme for random access memories in socs", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 74, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Built-in Loopback Test for IC RF Transceivers.", "DBLP authors": ["Jerzy J. Dabrowski", "Rashad Ramzan"], "year": 2010, "MAG papers": [{"PaperId": 1597918288, "PaperTitle": "built in loopback test for ic rf transceivers", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"linkoping university": 2.0}}], "source": "ES"}, {"DBLP title": "An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation.", "DBLP authors": ["John Keane", "Tony Tae-Hyoung Kim", "Chris H. Kim"], "year": 2010, "MAG papers": [{"PaperId": 2102913295, "PaperTitle": "an on chip nbti sensor for measuring pmos threshold voltage degradation", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 179, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis.", "DBLP authors": ["Tse-Wei Chen", "Shao-Yi Chien"], "year": 2010, "MAG papers": [{"PaperId": 2072131729, "PaperTitle": "bandwidth adaptive hardware architecture of k means clustering for video analysis", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 58, "Affiliations": {"national taiwan university": 2.0}}, {"PaperId": 3023527226, "PaperTitle": "bandwidth adaptive hardware architecture of k means clustering for video analysis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration.", "DBLP authors": ["Aamir Zia", "Philip Jacob", "Jin Woo Kim", "Michael Chu", "Russell P. Kraft", "John F. McDonald"], "year": 2010, "MAG papers": [{"PaperId": 2159217072, "PaperTitle": "a 3 d cache with ultra wide data bus for 3 d processor memory integration", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"rensselaer polytechnic institute": 6.0}}], "source": "ES"}, {"DBLP title": "Parallel Interleavers Through Optimized Memory Address Remapping.", "DBLP authors": ["Jing-Ling Yang"], "year": 2010, "MAG papers": [{"PaperId": 2112098434, "PaperTitle": "parallel interleavers through optimized memory address remapping", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors.", "DBLP authors": ["Aviral Shrivastava", "Deepa Kannan", "Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "year": 2010, "MAG papers": [{"PaperId": 2125219129, "PaperTitle": "reducing functional unit power consumption and its variation using leakage sensors", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"arizona state university": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "RF Specification Test Compaction Using Learning Machines.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Mustapha Slamani", "Yiorgos Makris"], "year": 2010, "MAG papers": [{"PaperId": 2136522087, "PaperTitle": "rf specification test compaction using learning machines", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 70, "Affiliations": {"yale university": 1.0, "rensselaer polytechnic institute": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Pattern Sensitive Placement Perturbation for Manufacturability.", "DBLP authors": ["Shiyan Hu", "Patrik Shah", "Jiang Hu"], "year": 2010, "MAG papers": [{"PaperId": 2103632023, "PaperTitle": "pattern sensitive placement perturbation for manufacturability", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"michigan technological university": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Timing-Based Placement Considering Uncertainty Due to Process Variations.", "DBLP authors": ["Venkataraman Mahalingam", "N. Ranganathan"], "year": 2010, "MAG papers": [{"PaperId": 2106581821, "PaperTitle": "timing based placement considering uncertainty due to process variations", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Identification of Delay Measurable PDFs Using Linear Dependency Relationships.", "DBLP authors": ["Edward Flanigan", "Spyros Tragoudas"], "year": 2010, "MAG papers": [{"PaperId": 2099769670, "PaperTitle": "identification of delay measurable pdfs using linear dependency relationships", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput Optimization for Area-Constrained Links With Crosstalk Avoidance Methods.", "DBLP authors": ["Basel Halak", "Alexandre Yakovlev"], "year": 2010, "MAG papers": [{"PaperId": 2133734948, "PaperTitle": "throughput optimization for area constrained links with crosstalk avoidance methods", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"newcastle university": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System.", "DBLP authors": ["Youngsun Han", "Peter Harliman", "Seon Wook Kim", "Jong-Kook Kim", "Chulwoo Kim"], "year": 2010, "MAG papers": [{"PaperId": 2109415111, "PaperTitle": "a novel architecture for block interleaving algorithm in mb ofdm using mixed radix system", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks.", "DBLP authors": ["Rupak Samanta", "Jiang Hu", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2121427769, "PaperTitle": "discrete buffer and wire sizing for link based non tree clock networks", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"texas a m university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery.", "DBLP authors": ["You-Hsien Lin", "Terng-Yin Hsu"], "year": 2010, "MAG papers": [{"PaperId": 2154399062, "PaperTitle": "low complexity all digital sample clock dither for ofdm timing recovery", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz.", "DBLP authors": ["Montek Singh", "Jos\u00e9 A. Tierno", "Alexander V. Rylyakov", "Sergey V. Rylov", "Steven M. Nowick"], "year": 2010, "MAG papers": [{"PaperId": 2103457869, "PaperTitle": "an adaptively pipelined mixed synchronous asynchronous digital fir filter chip operating at 1 3 gigahertz", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 85, "Affiliations": {"ibm": 3.0, "university of north carolina at chapel hill": 1.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Complexity Analysis and Efficient Implementations of Bit Parallel Finite Field Multipliers Based on Karatsuba-Ofman Algorithm on FPGAs.", "DBLP authors": ["Gang Zhou", "Harald Michalik", "L\u00e1szl\u00f3 Hinsenkamp"], "year": 2010, "MAG papers": [{"PaperId": 2108453186, "PaperTitle": "complexity analysis and efficient implementations of bit parallel finite field multipliers based on karatsuba ofman algorithm on fpgas", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 67, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip.", "DBLP authors": ["Faizal Arya Samman", "Thomas Hollstein", "Manfred Glesner"], "year": 2010, "MAG papers": [{"PaperId": 2102071889, "PaperTitle": "adaptive and deadlock free tree based multicast routing for networks on chip", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 73, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing.", "DBLP authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2170530584, "PaperTitle": "x filling for simultaneous shift and capture power reduction in at speed scan based testing", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"chinese academy of sciences": 3.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Data-Driven Circuit Synthesis.", "DBLP authors": ["Sam Taylor", "Doug A. Edwards", "Luis A. Plana", "Luis A. Tarazona"], "year": 2010, "MAG papers": [{"PaperId": 2115523094, "PaperTitle": "asynchronous data driven circuit synthesis", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of manchester": 4.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Current Mode Serial Communication.", "DBLP authors": ["Rostislav (Reuven) Dobkin", "Michael Moyal", "Avinoam Kolodny", "Ran Ginosar"], "year": 2010, "MAG papers": [{"PaperId": 2041317581, "PaperTitle": "asynchronous current mode serial communication", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"technion israel institute of technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2010, "MAG papers": [{"PaperId": 2125453829, "PaperTitle": "transistor variability modeling and its validation with ring oscillation frequencies for body biased subthreshold circuits", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"osaka university": 4.0}}], "source": "ES"}, {"DBLP title": "An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling.", "DBLP authors": ["Sunghwa Ok", "Kyunghoon Chung", "Jabeom Koo", "Chulwoo Kim"], "year": 2010, "MAG papers": [{"PaperId": 2108647531, "PaperTitle": "an antiharmonic programmable dll based frequency multiplier for dynamic frequency scaling", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "On-Chip SOC Test Platform Design Based on IEEE 1500 Standard.", "DBLP authors": ["Kuen-Jong Lee", "Tong-Yu Hsieh", "Chin-Yao Chang", "Yu-Ting Hong", "Wen-Cheng Huang"], "year": 2010, "MAG papers": [{"PaperId": 2107029536, "PaperTitle": "on chip soc test platform design based on ieee 1500 standard", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national cheng kung university": 5.0}}], "source": "ES"}, {"DBLP title": "New Architectural Design of CA-Based Codec.", "DBLP authors": ["Jaydeb Bhaumik", "Dipanwita Roy Chowdhury"], "year": 2010, "MAG papers": [{"PaperId": 2101527038, "PaperTitle": "new architectural design of ca based codec", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Performance Unified-Field Reconfigurable Cryptographic Processor.", "DBLP authors": ["Jun-Hong Chen", "Ming-Der Shieh", "Wen-Ching Lin"], "year": 2010, "MAG papers": [{"PaperId": 2059866937, "PaperTitle": "a high performance unified field reconfigurable cryptographic processor", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Time-Multiplexed Compressed Test of SOC Designs.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2130177743, "PaperTitle": "time multiplexed compressed test of soc designs", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware System-Level Power Analysis.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2010, "MAG papers": [{"PaperId": 2087322972, "PaperTitle": "variation aware system level power analysis", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy Efficient Layered Decoding Architecture for LDPC Decoder.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2010, "MAG papers": [{"PaperId": 2149134102, "PaperTitle": "an energy efficient layered decoding architecture for ldpc decoder", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "C-Pack: A High-Performance Microprocessor Cache Compression Algorithm.", "DBLP authors": ["Xi Chen", "Lei Yang", "Robert P. Dick", "Li Shang", "Haris Lekatsas"], "year": 2010, "MAG papers": [{"PaperId": 2114668191, "PaperTitle": "c pack a high performance microprocessor cache compression algorithm", "Year": 2010, "CitationCount": 133, "EstimatedCitation": 197, "Affiliations": {"university of michigan": 2.0, "google": 1.0, "princeton university": 1.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors.", "DBLP authors": ["Patrick Ndai", "Ashish Goel", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2144897439, "PaperTitle": "a scalable circuit architecture co design to improve memory yield for high performance processors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes.", "DBLP authors": ["Chia-Yi Lin", "Hsiu-Chuan Lin", "Hung-Ming Chen"], "year": 2010, "MAG papers": [{"PaperId": 2153902080, "PaperTitle": "on reducing test power and test volume by selective pattern compression schemes", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing.", "DBLP authors": ["Ning Zhu", "Wang Ling Goh", "Weija Zhang", "Kiat Seng Yeo", "Zhi-Hui Kong"], "year": 2010, "MAG papers": [{"PaperId": 2126044301, "PaperTitle": "design of low power high speed truncation error tolerant adder and its application in digital signal processing", "Year": 2010, "CitationCount": 219, "EstimatedCitation": 324, "Affiliations": {"nanyang technological university": 5.0}}], "source": "ES"}, {"DBLP title": "Robust Fault Models Where Undetectable Faults Imply Logic Redundancy.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2128854813, "PaperTitle": "robust fault models where undetectable faults imply logic redundancy", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of iowa": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2m) Using Multiple Parity Prediction Schemes.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Jagdish Chandra Patra"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Yoshinori Kohama", "Yasufumi Sugimori", "Kazutaka Kasuga", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2010, "MAG papers": [{"PaperId": 2115663172, "PaperTitle": "modeling and experimental verification of misalignment tolerance in inductive coupling inter chip link for low power 3 d system integration", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"keio university": 6.0, "hitachi": 2.0}}], "source": "ES"}, {"DBLP title": "On the Power Management of Simultaneous Multithreading Processors.", "DBLP authors": ["Ahmed Youssef", "Mohamed Zahran", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2010, "MAG papers": [{"PaperId": 2039018000, "PaperTitle": "on the power management of simultaneous multithreading processors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of waterloo": 3.0, "city university of new york": 1.0}}], "source": "ES"}, {"DBLP title": "Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2010, "MAG papers": [{"PaperId": 2113720578, "PaperTitle": "register file partitioning and compiler support for reducing embedded processor power consumption", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Algorithm for Single-Electron Device and Circuit Simulation.", "DBLP authors": ["Nicholas Allec", "Robert G. Knobel", "Li Shang"], "year": 2010, "MAG papers": [{"PaperId": 2168734475, "PaperTitle": "an adaptive algorithm for single electron device and circuit simulation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of colorado boulder": 1.0, "queen s university": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "MAG papers": [{"PaperId": 2107716502, "PaperTitle": "low cost and energy efficient distributed synchronization for embedded multiprocessors", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing.", "DBLP authors": ["Kazuteru Namba", "Takashi Ikeda", "Hideo Ito"], "year": 2010, "MAG papers": [{"PaperId": 2134239437, "PaperTitle": "construction of seu tolerant flip flops allowing enhanced scan delay fault testing", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"chiba university": 3.0}}], "source": "ES"}, {"DBLP title": "Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra"], "year": 2010, "MAG papers": [{"PaperId": 2106186395, "PaperTitle": "test data compression using efficient bitmask and dictionary selection methods", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 83, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Control for Power Gating of Wires.", "DBLP authors": ["Kris Heyrman", "Antonis Papanikolaou", "Francky Catthoor", "Peter Veelaert", "Wilfried Philips"], "year": 2010, "MAG papers": [{"PaperId": 2130937434, "PaperTitle": "control for power gating of wires", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 2.0, "hogeschool gent": 2.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2112870827, "PaperTitle": "voltage scalable high speed robust hybrid arithmetic units using adaptive clocking", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 66, "Affiliations": {"purdue university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Power DSP for Wireless Communications.", "DBLP authors": ["Hyunseok Lee", "Chaitali Chakrabarti", "Trevor N. Mudge"], "year": 2010, "MAG papers": [{"PaperId": 2122417110, "PaperTitle": "a low power dsp for wireless communications", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {"kwangwoon university": 1.0, "university of michigan": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation.", "DBLP authors": ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "year": 2010, "MAG papers": [{"PaperId": 2136006926, "PaperTitle": "sacta a self adjusting clock tree architecture for adapting to thermal induced delay variation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"samsung": 1.0, "northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation.", "DBLP authors": ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2010, "MAG papers": [{"PaperId": 2078858297, "PaperTitle": "principle hessian direction based parameter reduction for interconnect networks with process variation", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of arizona": 4.0}}], "source": "ES"}, {"DBLP title": "Low Cost MIMO Testing for RF Integrated Circuits.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2010, "MAG papers": [{"PaperId": 2130927165, "PaperTitle": "low cost mimo testing for rf integrated circuits", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"duke university": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Switching Activity as a Test Compaction Heuristic for Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2095853358, "PaperTitle": "switching activity as a test compaction heuristic for transition faults", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults.", "DBLP authors": ["Jin-Fu Li", "Tsu-Wei Tseng", "Chih-Sheng Hou"], "year": 2010, "MAG papers": [{"PaperId": 2100312232, "PaperTitle": "reliability enhancement and self repair schemes for srams with static and dynamic faults", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Test Generation in Systolic Architecture for Multiplication Over GF(2 m).", "DBLP authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2010, "MAG papers": [{"PaperId": 2121514616, "PaperTitle": "test generation in systolic architecture for multiplication over gf 2 m", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bristol": 3.0}}], "source": "ES"}, {"DBLP title": "A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder.", "DBLP authors": ["Venkata K. Kidambi Srinivasan", "Chitranjan K. Singh", "Poras T. Balsara"], "year": 2010, "MAG papers": [{"PaperId": 2140759933, "PaperTitle": "a generic scalable architecture for min sum offset min sum unit for irregular regular ldpc decoder", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications.", "DBLP authors": ["Sudeep Pasricha", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "MAG papers": [{"PaperId": 2152059818, "PaperTitle": "evaluating carbon nanotube global interconnects for chip multiprocessor applications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california irvine": 2.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "Fully CMOS-Compatible On-Chip Optical Clock Distribution and Recovery.", "DBLP authors": ["Charles Thangaraj", "Robert Pownall", "Phil Nikkel", "Guangwei Yuan", "Kevin L. Lear", "Tom Chen"], "year": 2010, "MAG papers": [{"PaperId": 2156814729, "PaperTitle": "fully cmos compatible on chip optical clock distribution and recovery", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"colorado state university": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling.", "DBLP authors": ["Hao Yu", "Chunta Chu", "Yiyu Shi", "David Smart", "Lei He", "Sheldon X.-D. Tan"], "year": 2010, "MAG papers": [{"PaperId": 2113773672, "PaperTitle": "fast analysis of a large scale inductive interconnect by block structure preserved macromodeling", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"apache corporation": 1.0, "university of california los angeles": 2.0, "analog devices": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding.", "DBLP authors": ["Shu Li", "Tong Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2199682189, "PaperTitle": "improving multi level nand flash memory storage reliability using concatenated bch tcm coding", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 91, "Affiliations": {"rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Stochastic Networked Computation.", "DBLP authors": ["Girish Varatkar", "Shrikanth S. Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"], "year": 2010, "MAG papers": [{"PaperId": 2034152738, "PaperTitle": "stochastic networked computation", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures.", "DBLP authors": ["Ali Namazi", "Mehrdad Nourani", "M. Saquib"], "year": 2010, "MAG papers": [{"PaperId": 2120719067, "PaperTitle": "a fault tolerant interconnect mechanism for nmr nanoarchitectures", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes.", "DBLP authors": ["Bo Xiang", "Rui Shen", "An Pan", "Dan Bao", "Xiaoyang Zeng"], "year": 2010, "MAG papers": [{"PaperId": 2099868119, "PaperTitle": "an area efficient and low power multirate decoder for quasi cyclic low density parity check codes", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing.", "DBLP authors": ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2119982490, "PaperTitle": "process variation resilient and voltage scalable dct architecture for robust low power computing", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 55, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Kiyoung Choi"], "year": 2010, "MAG papers": [{"PaperId": 2166613240, "PaperTitle": "design space exploration for efficient resource utilization in coarse grained reconfigurable architecture", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"texas a m university": 1.0, "samsung": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Correlation-Based Rectangular Encoding.", "DBLP authors": ["Jinkyu Lee", "Nur A. Touba"], "year": 2010, "MAG papers": [{"PaperId": 2009591720, "PaperTitle": "correlation based rectangular encoding", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Variable-Latency Floating-Point Multipliers for Low-Power Applications.", "DBLP authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Hong-Yi Huang"], "year": 2010, "MAG papers": [{"PaperId": 2141155482, "PaperTitle": "variable latency floating point multipliers for low power applications", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national sun yat sen university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Sort-Free K-Best Sphere Decoder.", "DBLP authors": ["Sudip Mondal", "Ahmed M. Eltawil", "Chung-An Shen", "Khaled N. Salama"], "year": 2010, "MAG papers": [{"PaperId": 2125526602, "PaperTitle": "design and implementation of a sort free k best sphere decoder", "Year": 2010, "CitationCount": 63, "EstimatedCitation": 91, "Affiliations": {"king abdullah university of science and technology": 1.0, "rensselaer polytechnic institute": 1.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions.", "DBLP authors": ["Sean O'Melia", "Adam J. Elbirt"], "year": 2010, "MAG papers": [{"PaperId": 2145206281, "PaperTitle": "enhancing the performance of symmetric key cryptography via instruction set extensions", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"massachusetts institute of technology": 1.0, "charles stark draper laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors.", "DBLP authors": ["Hai Lin", "Yunsi Fei", "Xuan Guan", "Zhijie Jerry Shi"], "year": 2010, "MAG papers": [{"PaperId": 2163445432, "PaperTitle": "architectural enhancement and system software support for program code integrity monitoring in application specific instruction set processors", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of connecticut": 4.0}}], "source": "ES"}, {"DBLP title": "Selection of a Fault Model for Fault Diagnosis Based on Unique Responses.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "MAG papers": [{"PaperId": 2087771111, "PaperTitle": "selection of a fault model for fault diagnosis based on unique responses", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "A MIMO Decoder Accelerator for Next Generation Wireless Communications.", "DBLP authors": ["Karim Mohammed", "Babak Daneshrad"], "year": 2010, "MAG papers": [{"PaperId": 2115116530, "PaperTitle": "a mimo decoder accelerator for next generation wireless communications", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jian Cui", "Wenjian Yu", "Yici Cai", "Gengsheng Chen"], "year": 2010, "MAG papers": [{"PaperId": 2143047587, "PaperTitle": "variational capacitance extraction and modeling based on orthogonal polynomial method", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california riverside": 3.0, "fudan university": 1.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2100115371, "PaperTitle": "a novel variation tolerant keeper architecture for high performance low power wide fan in dynamic or gates", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 88, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "On Incremental Component Implementation Selection in System Synthesis.", "DBLP authors": ["Soheil Ghiasi"], "year": 2010, "MAG papers": [{"PaperId": 2119113611, "PaperTitle": "on incremental component implementation selection in system synthesis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "Yield-Driven Near-Threshold SRAM Design.", "DBLP authors": ["Gregory K. Chen", "Dennis Sylvester", "David T. Blaauw", "Trevor N. Mudge"], "year": 2010, "MAG papers": [{"PaperId": 2093108390, "PaperTitle": "yield driven near threshold sram design", "Year": 2010, "CitationCount": 93, "EstimatedCitation": 213, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Don't-Care Gating (DCG) TCAM Design Used in Network Routing Table.", "DBLP authors": ["Yen-Jen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2107595299, "PaperTitle": "don t care gating dcg tcam design used in network routing table", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "Temperature-Insensitive Dual- Vth Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence.", "DBLP authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance.", "DBLP authors": ["Yiran Chen", "Hai Li", "Cheng-Kok Koh", "Guangyu Sun", "Jing Li", "Yuan Xie", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2122393626, "PaperTitle": "variable latency adder vl adder designs for low power and nbti tolerance", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 60, "Affiliations": {"purdue university": 3.0, "pennsylvania state university": 2.0, "seagate technology": 1.0}}], "source": "ES"}, {"DBLP title": "Properties of Digital Switching Currents in Fully CMOS Combinational Logic.", "DBLP authors": ["Giorgio Boselli", "Gabriella Trucco", "Valentino Liberali"], "year": 2010, "MAG papers": [{"PaperId": 2098557027, "PaperTitle": "properties of digital switching currents in fully cmos combinational logic", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"information technology university": 3.0}}], "source": "ES"}, {"DBLP title": "An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement.", "DBLP authors": ["Weixiang Shen", "Yici Cai", "Xianlong Hong", "Jiang Hu"], "year": 2010, "MAG papers": [{"PaperId": 2149996407, "PaperTitle": "an effective gated clock tree design based on activity and register aware placement", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"tsinghua university": 3.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "TABS: Temperature-Aware Layout-Driven Behavioral Synthesis.", "DBLP authors": ["Vyas Krishnan", "Srinivas Katkoori"], "year": 2010, "MAG papers": [{"PaperId": 2133705025, "PaperTitle": "tabs temperature aware layout driven behavioral synthesis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara"], "year": 2010, "MAG papers": [{"PaperId": 2117211406, "PaperTitle": "sram leakage reduction by row column redundancy under random within die delay variation", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"sharif university of technology": 1.0, "kyushu university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Overhead High Test Compression Technique Using Pattern Clustering With $n$-Detection Test Support.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei", "Zhanglei Wang"], "year": 2010, "MAG papers": [{"PaperId": 2170203458, "PaperTitle": "a low overhead high test compression technique using pattern clustering with n detection test support", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"princeton university": 2.0, "cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization.", "DBLP authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "year": 2010, "MAG papers": [{"PaperId": 2161198171, "PaperTitle": "reconfigurable eco cells for timing closure and ir drop minimization", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters.", "DBLP authors": ["Peter A. Jamieson", "Jonathan Rose"], "year": 2010, "MAG papers": [{"PaperId": 2143803406, "PaperTitle": "enhancing the area efficiency of fpgas with hard circuits using shadow clusters", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 63, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective.", "DBLP authors": ["Jing Li", "Patrick Ndai", "Ashish Goel", "Sayeef S. Salahuddin", "Kaushik Roy"], "year": 2010, "MAG papers": [{"PaperId": 2096470311, "PaperTitle": "design paradigm for robust spin torque transfer magnetic ram stt mram from circuit architecture perspective", "Year": 2010, "CitationCount": 104, "EstimatedCitation": 148, "Affiliations": {"purdue university": 4.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies.", "DBLP authors": ["Yiran Chen", "Xiaobin Wang", "Hai Li", "Haiwen Xi", "Yuan Yan", "Wenzhong Zhu"], "year": 2010, "MAG papers": [{"PaperId": 2122287325, "PaperTitle": "design margin exploration of spin transfer torque ram stt ram in scaled technologies", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 100, "Affiliations": {"seagate technology": 4.0, "hitachi": 1.0}}], "source": "ES"}, {"DBLP title": "A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions.", "DBLP authors": ["Reza M. Rad", "James F. Plusquellic", "Mohammad Tehranipoor"], "year": 2010, "MAG papers": [{"PaperId": 2109894721, "PaperTitle": "a sensitivity analysis of power signal methods for detecting hardware trojans under real process and environmental conditions", "Year": 2010, "CitationCount": 104, "EstimatedCitation": 143, "Affiliations": {"university of connecticut": 1.0, "university of maryland baltimore": 1.0, "university of new mexico": 1.0}}], "source": "ES"}, {"DBLP title": "A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode.", "DBLP authors": ["Katsuhiko Hoya", "Daisaburo Takashima", "Shinichiro Shiratake", "Ryu Ogiwara", "Tadashi Miyakawa", "Hidehiro Shiga", "Sumiko M. Doumae", "Sumito Ohtsuki", "Yoshinori Kumura", "Susumu Shuto", "Tohru Ozaki", "Koji Yamakawa", "Iwao Kunishima", "Akihiro Nitayama", "Shuso Fujii"], "year": 2010, "MAG papers": [{"PaperId": 2125700950, "PaperTitle": "a 64 mb chain feram with quad bl architecture and 200 mb s burst mode", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"toshiba": 15.0}}], "source": "ES"}, {"DBLP title": "692-nW Advanced Encryption Standard (AES) on a 0.13-mum CMOS.", "DBLP authors": ["Tim Good", "Mohammed Benaissa"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "A Chip-Area Efficient Voltage Regulator for VLSI Systems.", "DBLP authors": ["Ka Nang Leung", "Yuan Yen Mai", "Philip K. T. Mok"], "year": 2010, "MAG papers": [{"PaperId": 2141704326, "PaperTitle": "a chip area efficient voltage regulator for vlsi systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Diagnosis of MRAM Write Disturbance Fault.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Ching-Yi Chen", "Wan-Yu Lo", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"], "year": 2010, "MAG papers": [{"PaperId": 2113901513, "PaperTitle": "diagnosis of mram write disturbance fault", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low Error and High Performance Multiplexer-Based Truncated Multiplier.", "DBLP authors": ["Chip-Hong Chang", "Ravi Kumar Satzoda"], "year": 2010, "MAG papers": [{"PaperId": 2152652708, "PaperTitle": "a low error and high performance multiplexer based truncated multiplier", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 69, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}]