

================================================================
== Vivado HLS Report for 'polyveck_reduce'
================================================================
* Date:           Tue Apr  4 22:25:40 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 14.074 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057| 20.570 ms | 20.570 ms |  2057|  2057|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2056|     2056|       514|          -|          -|     4|    no    |
        | + Loop 1.1  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     108|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|      41|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|      41|     168|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |crypto_sign_mac_mibs_U70  |crypto_sign_mac_mibs  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_111_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln36_fu_121_p2   |     +    |      0|  0|  39|          32|          23|
    |i_17_fu_101_p2       |     +    |      0|  0|  16|           9|           1|
    |i_fu_77_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln187_fu_71_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln32_fu_95_p2   |   icmp   |      0|  0|  13|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 108|          68|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_0_i_reg_60           |   9|          2|    9|         18|
    |i_0_reg_49             |   9|          2|    3|          6|
    |v_vec_coeffs_address0  |  15|          3|   10|         30|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  60|         12|   23|         59|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |i_0_i_reg_60               |   9|   0|    9|          0|
    |i_0_reg_49                 |   3|   0|    3|          0|
    |i_17_reg_166               |   9|   0|    9|          0|
    |i_reg_153                  |   3|   0|    3|          0|
    |v_vec_coeffs_addr_reg_171  |  10|   0|   10|          0|
    |zext_ln28_reg_158          |   3|   0|   12|          9|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  41|   0|   50|          9|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_reduce | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_we0       | out |    1|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_d0        | out |   32|  ap_memory |   v_vec_coeffs  |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |   v_vec_coeffs  |     array    |
+-----------------------+-----+-----+------------+-----------------+--------------+

