# Custom 19 -Bit CPU 

Architecture -1 :- instruction Fetch and Decode Stages

![image](https://github.com/user-attachments/assets/74d21a0e-5b92-4401-acc8-5990a66c55cb)


Architecture -2 :- instruction execute and writeback Stages 

![image](https://github.com/user-attachments/assets/b4387397-607e-4e20-aca4-e6f6ce5facd4)


Custom OPCODE Sturcture, REGISTERS , ADDRESS ARRANGEMENT FOR 19 BITS
![image](https://github.com/user-attachments/assets/23b682f7-e443-45ce-b6af-5865b9020498)



Simulation_For ADD
![image](https://github.com/user-attachments/assets/b216a6c6-73a2-4da1-b028-014648cbfc31)


Simulation for add while writeback
![image](https://github.com/user-attachments/assets/1c3e72ac-e729-4476-a5b3-9c86a2b68f8d)






