Analysis & Synthesis report for BuildingController
Sat Apr 28 20:02:49 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "BuildingHardware:building_A|PISO_shift:shift_output"
 10. Port Connectivity Checks: "BuildingHardware:building_A|Mux:shift_load"
 11. Port Connectivity Checks: "BuildingHardware:building_A|Comparator:ID_comparator"
 12. Port Connectivity Checks: "BuildingHardware:building_A|asynch_counter:clockcycle_counter"
 13. Port Connectivity Checks: "BuildingHardware:building_A|asynch_counter:state_counter"
 14. Port Connectivity Checks: "BuildingHardware:building_A|ls74:dff"
 15. Port Connectivity Checks: "BuildingHardware:building_A|register_file:data_storage"
 16. Port Connectivity Checks: "BuildingHardware:building_A|counter:room_counter"
 17. Port Connectivity Checks: "BuildingHardware:building_A|SIPO_A_shift:Data_in"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 28 20:02:48 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; BuildingController                          ;
; Top-level Entity Name              ; BuildingController                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; BuildingController ; BuildingController ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+
; BuildingController.vhd           ; yes             ; User VHDL File  ; //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
;                                             ;                 ;
; Total combinational functions               ; 0               ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 0               ;
;     -- 3 input functions                    ; 0               ;
;     -- <=2 input functions                  ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 0               ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 80              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; gpio[24]~output ;
; Maximum fan-out                             ; 1               ;
; Total fan-out                               ; 120             ;
; Average fan-out                             ; 0.60            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name        ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; |BuildingController        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 80   ; 0            ; |BuildingController ; BuildingController ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|PISO_shift:shift_output" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; s_l  ; Input ; Info     ; Stuck at VCC                                          ;
; si   ; Input ; Info     ; Stuck at GND                                          ;
; clr  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|Mux:shift_load" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; a[15]     ; Input ; Info     ; Stuck at VCC                            ;
; a[14]     ; Input ; Info     ; Stuck at GND                            ;
; a[13]     ; Input ; Info     ; Stuck at VCC                            ;
; a[12]     ; Input ; Info     ; Stuck at GND                            ;
; a[11]     ; Input ; Info     ; Stuck at VCC                            ;
; a[10]     ; Input ; Info     ; Stuck at GND                            ;
; a[9]      ; Input ; Info     ; Stuck at VCC                            ;
; a[8]      ; Input ; Info     ; Stuck at GND                            ;
; a[7]      ; Input ; Info     ; Stuck at VCC                            ;
; a[6]      ; Input ; Info     ; Stuck at GND                            ;
; a[5]      ; Input ; Info     ; Stuck at VCC                            ;
; a[4]      ; Input ; Info     ; Stuck at GND                            ;
; a[3]      ; Input ; Info     ; Stuck at VCC                            ;
; a[2]      ; Input ; Info     ; Stuck at GND                            ;
; a[1]      ; Input ; Info     ; Stuck at VCC                            ;
; a[0]      ; Input ; Info     ; Stuck at GND                            ;
; b[15..13] ; Input ; Info     ; Stuck at GND                            ;
; b[4..0]   ; Input ; Info     ; Stuck at GND                            ;
; b[8]      ; Input ; Info     ; Stuck at GND                            ;
; c         ; Input ; Info     ; Stuck at GND                            ;
; d[15]     ; Input ; Info     ; Stuck at VCC                            ;
; d[14]     ; Input ; Info     ; Stuck at GND                            ;
; d[13]     ; Input ; Info     ; Stuck at VCC                            ;
; d[12]     ; Input ; Info     ; Stuck at GND                            ;
; d[11]     ; Input ; Info     ; Stuck at VCC                            ;
; d[10]     ; Input ; Info     ; Stuck at GND                            ;
; d[9]      ; Input ; Info     ; Stuck at VCC                            ;
; d[8]      ; Input ; Info     ; Stuck at GND                            ;
; d[7]      ; Input ; Info     ; Stuck at VCC                            ;
; d[6]      ; Input ; Info     ; Stuck at GND                            ;
; d[5]      ; Input ; Info     ; Stuck at VCC                            ;
; d[4]      ; Input ; Info     ; Stuck at GND                            ;
; d[3]      ; Input ; Info     ; Stuck at VCC                            ;
; d[2]      ; Input ; Info     ; Stuck at GND                            ;
; d[1]      ; Input ; Info     ; Stuck at VCC                            ;
; d[0]      ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|Comparator:ID_comparator" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; a[3] ; Input ; Info     ; Stuck at GND                                           ;
; b[3] ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|asynch_counter:clockcycle_counter"                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clr           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_l        ; Input  ; Info     ; Stuck at GND                                                                        ;
; load_in[3..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|asynch_counter:state_counter"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clk           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clr           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_l        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_in[3..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|ls74:dff"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; pre  ; Input  ; Info     ; Stuck at GND                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|register_file:data_storage"                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; src_s1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; des_a1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; writetoreg   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_src     ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecteddata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|counter:room_counter"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clk  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BuildingHardware:building_A|SIPO_A_shift:Data_in"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; po   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_io_obuf    ; 40                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 28 20:02:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BuildingController -c BuildingController
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12090): Entity "Mux" obtained from "BuildingController.vhd" instead of from Quartus Prime megafunction library File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 456
Info (12021): Found 30 design units, including 15 entities, in source file buildingcontroller.vhd
    Info (12022): Found design unit 1: BuildingController-a File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 12
    Info (12022): Found design unit 2: BuildingHardware-b File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 73
    Info (12022): Found design unit 3: ls74-c File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 309
    Info (12022): Found design unit 4: SIPO_A_shift-d File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 349
    Info (12022): Found design unit 5: counter-e File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 383
    Info (12022): Found design unit 6: asynch_counter-e File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 419
    Info (12022): Found design unit 7: Mux-f File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 462
    Info (12022): Found design unit 8: Comparator-g File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 500
    Info (12022): Found design unit 9: PISO_shift-h File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 530
    Info (12022): Found design unit 10: tri_state_buffer_top-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 571
    Info (12022): Found design unit 11: decoder_2to4-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 596
    Info (12022): Found design unit 12: mux2_4bit-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 617
    Info (12022): Found design unit 13: mux4_4bit-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 635
    Info (12022): Found design unit 14: reg4-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 655
    Info (12022): Found design unit 15: register_file-Behavioral File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 687
    Info (12023): Found entity 1: BuildingController File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 4
    Info (12023): Found entity 2: BuildingHardware File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 64
    Info (12023): Found entity 3: ls74 File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 302
    Info (12023): Found entity 4: SIPO_A_shift File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 343
    Info (12023): Found entity 5: counter File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 378
    Info (12023): Found entity 6: asynch_counter File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 413
    Info (12023): Found entity 7: Mux File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 456
    Info (12023): Found entity 8: Comparator File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 495
    Info (12023): Found entity 9: PISO_shift File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 524
    Info (12023): Found entity 10: tri_state_buffer_top File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 565
    Info (12023): Found entity 11: decoder_2to4 File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 586
    Info (12023): Found entity 12: mux2_4bit File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 610
    Info (12023): Found entity 13: mux4_4bit File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 629
    Info (12023): Found entity 14: reg4 File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 649
    Info (12023): Found entity 15: register_file File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 671
Info (12127): Elaborating entity "BuildingController" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "ledr[17..8]" at BuildingController.vhd(6) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
Info (12128): Elaborating entity "BuildingHardware" for hierarchy "BuildingHardware:building_A" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(67): used implicit default value for signal "clk_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(67): used implicit default value for signal "Tx1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(68): used implicit default value for signal "room_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 68
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(69): used implicit default value for signal "Room_ID" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at BuildingController.vhd(145): object "room0Data" assigned a value but never read File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at BuildingController.vhd(145): object "room1Data" assigned a value but never read File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(148): used implicit default value for signal "state" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 148
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(149): used implicit default value for signal "room_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 149
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(149): used implicit default value for signal "our_id" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 149
Warning (10541): VHDL Signal Declaration warning at BuildingController.vhd(149): used implicit default value for signal "build_id" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 149
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "aux_1", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "aux_2", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "roomcount_clock", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "rising_equals", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "state_inc", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "reset_st_count", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(240): inferring latch(es) for signal or variable "load", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (10041): Inferred latch for "load" at BuildingController.vhd(240) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (10041): Inferred latch for "reset_st_count" at BuildingController.vhd(240) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (10041): Inferred latch for "state_inc" at BuildingController.vhd(240) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (10041): Inferred latch for "rising_equals" at BuildingController.vhd(240) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (10041): Inferred latch for "roomcount_clock" at BuildingController.vhd(240) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 240
Info (12128): Elaborating entity "SIPO_A_shift" for hierarchy "BuildingHardware:building_A|SIPO_A_shift:Data_in" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 155
Info (12128): Elaborating entity "counter" for hierarchy "BuildingHardware:building_A|counter:room_counter" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 161
Info (12128): Elaborating entity "register_file" for hierarchy "BuildingHardware:building_A|register_file:data_storage" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 166
Info (12128): Elaborating entity "reg4" for hierarchy "BuildingHardware:building_A|register_file:data_storage|reg4:reg00" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 734
Info (12128): Elaborating entity "decoder_2to4" for hierarchy "BuildingHardware:building_A|register_file:data_storage|decoder_2to4:des_decoder_2to4" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 759
Info (12128): Elaborating entity "mux2_4bit" for hierarchy "BuildingHardware:building_A|register_file:data_storage|mux2_4bit:data_src_mux2_4bit" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 763
Info (12128): Elaborating entity "mux4_4bit" for hierarchy "BuildingHardware:building_A|register_file:data_storage|mux4_4bit:Inst_mux4_4bit" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 769
Info (12128): Elaborating entity "ls74" for hierarchy "BuildingHardware:building_A|ls74:dff" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 178
Info (12128): Elaborating entity "asynch_counter" for hierarchy "BuildingHardware:building_A|asynch_counter:state_counter" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 185
Info (12128): Elaborating entity "Comparator" for hierarchy "BuildingHardware:building_A|Comparator:ID_comparator" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 207
Info (12128): Elaborating entity "Mux" for hierarchy "BuildingHardware:building_A|Mux:shift_load" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 212
Warning (10492): VHDL Process Statement warning at BuildingController.vhd(472): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 472
Warning (10492): VHDL Process Statement warning at BuildingController.vhd(475): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 475
Warning (10492): VHDL Process Statement warning at BuildingController.vhd(478): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 478
Warning (10492): VHDL Process Statement warning at BuildingController.vhd(481): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 481
Warning (10631): VHDL Process Statement warning at BuildingController.vhd(468): inferring latch(es) for signal or variable "tmp", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[0]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[1]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[2]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[3]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[4]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[5]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[6]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[7]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[8]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[9]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[10]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[11]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[12]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[13]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[14]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (10041): Inferred latch for "tmp[15]" at BuildingController.vhd(468) File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 468
Info (12128): Elaborating entity "PISO_shift" for hierarchy "BuildingHardware:building_A|PISO_shift:shift_output" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 221
Info (12128): Elaborating entity "tri_state_buffer_top" for hierarchy "BuildingHardware:building_A|tri_state_buffer_top:busBuffer" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 231
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpio[0]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[1]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[2]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[4]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[5]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[13]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[22]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[24]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[25]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[26]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[27]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[28]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[29]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[30]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[31]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[32]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[33]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[34]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[35]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[36]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[37]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[38]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13040): bidirectional pin "gpio[39]" has no driver File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "gpio[6]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[7]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[8]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[9]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[10]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[11]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[12]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[14]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[15]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[16]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[17]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[18]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[19]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[20]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[21]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
    Warning (13033): The pin "gpio[23]" is fed by GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 5
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "BuildingHardware:building_B|tri_state_buffer_top:busBuffer|Y" to the node "gpio[3]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 568
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "BuildingHardware:building_A|tri_state_buffer_top:busBuffer|Y" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 568
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledr[0]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[1]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[2]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[3]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[4]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[5]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[6]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[7]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[8]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[9]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[10]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[11]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[12]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[13]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[14]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[15]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[16]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
    Warning (13410): Pin "ledr[17]" is stuck at GND File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 6
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[1]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[2]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[3]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[4]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[5]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[6]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[7]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[8]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[9]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[10]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[11]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[12]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[13]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[14]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[15]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[16]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "sw[17]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 7
    Warning (15610): No output dependent on input pin "key[0]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 8
    Warning (15610): No output dependent on input pin "key[1]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 8
    Warning (15610): No output dependent on input pin "key[2]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 8
    Warning (15610): No output dependent on input pin "key[3]" File: //Mac/Home/Documents/DLDProject/BuildingController/BuildingController.vhd Line: 8
Info (21057): Implemented 80 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 40 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Sat Apr 28 20:02:49 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:27


