{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 16, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0036908813999999997], 0, 0.22235631942749023, 1587367990.9433713], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 149, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0031524948], 0, 0.3669877052307129, 1587367991.148208], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.003134152], 0, 0.3781716823577881, 1587367991.3905184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 174, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0033461643999999997], 0, 0.280916690826416, 1587367991.6020908], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 172, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0035553112], 0, 0.300584077835083, 1587367991.813234], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 93, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.006790763], 0, 0.5919482707977295, 1587367992.1162953], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 181, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0027585218], 0, 0.6045703887939453, 1587367992.3150818], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 74, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0055582654], 0, 0.5090906620025635, 1587367992.558201], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 1, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0027856312000000003], 0, 0.33643579483032227, 1587367993.165316], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 12, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0115884636], 0, 0.3568103313446045, 1587367993.504462], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0049101552], 0, 0.5219848155975342, 1587367993.7413566], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 38, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0035152754], 0, 0.26563072204589844, 1587367993.987759], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 115, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0032807905999999998], 0, 0.35329461097717285, 1587367994.194413], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 136, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.00301043], 0, 0.22937726974487305, 1587367994.3967829], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 106, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0048261696], 0, 0.5107691287994385, 1587367994.6644034], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 78, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.003379613], 0, 0.3733360767364502, 1587367994.8768923], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 87, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0068671866], 0, 0.6281182765960693, 1587367995.644647], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 100, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0045009052], 0, 0.2691507339477539, 1587367995.907458], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.005876938999999999], 0, 0.3728475570678711, 1587367996.1556716], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 120, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.00499308], 0, 0.24765467643737793, 1587367996.3894024], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 171, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.005928277], 0, 0.5011653900146484, 1587367996.6746066], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 101, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0044942644], 0, 0.35204005241394043, 1587367996.9006264], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 156, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0030147266], 0, 0.2732656002044678, 1587367997.10319], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0047058096], 0, 0.626469612121582, 1587367997.366525], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 152, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0061426864], 0, 0.34162116050720215, 1587367997.9051795], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 109, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0117350072], 0, 0.48497819900512695, 1587367998.2470016], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 127, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0032388006], 0, 0.4000725746154785, 1587367998.487591], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0037390464], 0, 0.28177356719970703, 1587367998.7058759], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.002987617], 0, 0.2393653392791748, 1587367998.9080977], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 110, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.006011066000000001], 0, 0.2864353656768799, 1587367999.195358], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.003297808], 0, 0.23200631141662598, 1587367999.4022586], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0060138462], 0, 0.37373876571655273, 1587367999.6527085], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0032967838], 0, 0.29157233238220215, 1587368000.4731092], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 85, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0029413642], 0, 0.6900269985198975, 1587368000.6748967], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0055768278], 0, 0.4169325828552246, 1587368000.9179873], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 124, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.003103898], 0, 0.26671910285949707, 1587368001.15746], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 60, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0085911504], 0, 0.41519904136657715, 1587368001.449145], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 4, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0044967698], 0, 0.24345993995666504, 1587368001.6752172], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0056861274], 0, 0.4539661407470703, 1587368001.9589682], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 70, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.005987659], 0, 0.6094138622283936, 1587368002.2129712], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 165, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0059960482], 0, 0.47049570083618164, 1587368003.142508], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 94, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0060383068], 0, 0.8429062366485596, 1587368003.4319813], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0053329802], 0, 0.31114935874938965, 1587368003.6751416], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 84, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0085116828], 0, 0.7536489963531494, 1587368003.9651504], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 11, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0050426305999999995], 0, 0.5674283504486084, 1587368004.2358656], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 71, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.006134113599999999], 0, 0.6640036106109619, 1587368004.4919777], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 20, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0051748598], 0, 0.30885863304138184, 1587368004.7284975], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 138, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0031707626000000004], 0, 0.3188927173614502, 1587368004.9830573], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 17, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.00369876], 0, 0.34690165519714355, 1587368005.9328976], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 46, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0056323366], 0, 0.6075987815856934, 1587368006.1810396], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0059584938], 0, 0.36092519760131836, 1587368006.4669194], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 25, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0049819602], 0, 0.3788108825683594, 1587368006.7009583], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0061264128], 0, 0.8607254028320312, 1587368006.9573169], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 33, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.004956809], 0, 0.478271484375, 1587368007.2268617], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 177, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0062546664], 0, 0.497211217880249, 1587368007.4851892], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 141, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0053117754000000005], 0, 0.42588019371032715, 1587368007.7277834], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 65, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0035776021999999997], 0, 0.3754749298095703, 1587368008.3935454], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0080819926], 0, 0.4019191265106201, 1587368008.6769116], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 68, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0062315700000000005], 0, 0.3796677589416504, 1587368008.9346344], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.004728543], 0, 0.5929133892059326, 1587368009.2028582], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 7, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0035462198], 0, 0.3541836738586426, 1587368009.4132621], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 98, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.008073306399999999], 0, 0.27988696098327637, 1587368009.6966653], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 133, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0050001048], 0, 0.4412837028503418, 1587368009.981751], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0030983808000000002], 0, 0.21458125114440918, 1587368010.1854882], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 30, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0032536580000000004], 0, 0.23822569847106934, 1587368012.6314616], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0031616286], 0, 0.28291845321655273, 1587368012.8364208], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 139, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0031667188], 0, 0.40011000633239746, 1587368013.04159], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 148, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0033497602000000003], 0, 0.27018094062805176, 1587368013.2854276], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 137, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0030217158], 0, 0.3556358814239502, 1587368013.4885983], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 126, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0031986356000000002], 0, 0.23528432846069336, 1587368013.6942585], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0035072543999999997], 0, 0.3087446689605713, 1587368013.9437413], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0037220338], 0, 0.3414585590362549, 1587368014.1575646], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 73, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0028165596], 0, 0.6517195701599121, 1587368014.9295511], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 54, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0032607366], 0, 0.3286304473876953, 1587368015.1881394], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 160, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0035268663999999997], 0, 0.24628686904907227, 1587368015.4030342], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 184, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0034854995999999997], 0, 0.31195902824401855, 1587368015.6171043], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0026982586], 0, 0.4758787155151367, 1587368015.8515863], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 114, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0032788037999999997], 0, 0.22449254989624023, 1587368016.0584373], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 180, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0027969706], 0, 0.42098498344421387, 1587368016.2571342], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0032080980000000004], 0, 0.40064239501953125, 1587368016.4992406], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 43, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0031780733999999997], 0, 0.40960693359375, 1587368017.0416186], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0032672246], 0, 0.2458813190460205, 1587368017.2521296], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 53, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.00343087], 0, 0.40198564529418945, 1587368017.4994144], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0032848664], 0, 0.24783110618591309, 1587368017.709998], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 41, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0029649612], 0, 0.36168813705444336, 1587368017.912636], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0028618394], 0, 0.43875575065612793, 1587368018.1498828], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 161, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0032087188000000004], 0, 0.37433719635009766, 1587368018.3597343], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 103, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0035168722], 0, 0.35129523277282715, 1587368018.570606], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 112, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0036991516], 0, 0.2198474407196045, 1587368019.287978], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 144, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0031654566000000003], 0, 0.2725338935852051, 1587368019.4932332], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 29, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0030944788], 0, 0.33849382400512695, 1587368019.6977448], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 169, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0027320562], 0, 0.6122050285339355, 1587368019.932027], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 61, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0029636482], 0, 0.4133319854736328, 1587368020.1344564], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 151, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0031717798], 0, 0.38546323776245117, 1587368020.343625], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 19, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0032805648], 0, 0.3909444808959961, 1587368020.5841258], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.003583405], 0, 0.22461676597595215, 1587368020.7955008], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 76, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0034616856], 0, 0.47843456268310547, 1587368021.4214604], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 88, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0035036247999999997], 0, 0.5490977764129639, 1587368021.6758225], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0034895496], 0, 0.35965609550476074, 1587368021.8863096], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0036308423999999997], 0, 0.2220776081085205, 1587368022.0983312], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0055461888], 0, 0.4481337070465088, 1587368022.3763285], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0048837898], 0, 0.32511091232299805, 1587368022.608472], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 129, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0049781666], 0, 0.4456171989440918, 1587368022.8421338], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 163, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0031961122], 0, 0.4233729839324951, 1587368023.086963], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 8, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.005555541], 0, 0.3013191223144531, 1587368023.77459], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 185, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0035688146], 0, 0.44312357902526855, 1587368023.9909098], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 145, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.002757941], 0, 0.4328627586364746, 1587368024.224306], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 107, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.004913869600000001], 0, 0.5289335250854492, 1587368024.457184], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.004703700999999999], 0, 0.41061973571777344, 1587368024.686691], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0034920944000000004], 0, 0.2686936855316162, 1587368024.9314563], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.005197064600000001], 0, 0.4293370246887207, 1587368025.1762822], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 118, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0046176174], 0, 0.5399632453918457, 1587368025.4040942], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 170, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.005845683799999999], 0, 0.3382108211517334, 1587368026.0566893], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0035433013999999997], 0, 0.22643566131591797, 1587368026.2680907], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 44, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.005326036], 0, 0.3193855285644531, 1587368026.5114577], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.003703111], 0, 0.3861687183380127, 1587368026.7589438], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 146, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0052978286], 0, 0.28123974800109863, 1587368026.9980648], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 55, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0032914992], 0, 0.3801887035369873, 1587368027.2094698], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 142, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0057006366000000004], 0, 0.5565981864929199, 1587368027.4944906], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0028623374], 0, 0.406252384185791, 1587368027.6948977], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 158, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.00564304], 0, 0.28848958015441895, 1587368028.473232], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0033825238], 0, 0.42059755325317383, 1587368028.7218616], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 173, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0036063049999999998], 0, 0.4355895519256592, 1587368028.9343584], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 186, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0034603582000000003], 0, 0.2886192798614502, 1587368029.1482403], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 51, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0055523428], 0, 0.45072221755981445, 1587368029.4287434], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 5, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0044998672], 0, 0.35540127754211426, 1587368029.6554534], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 56, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.006168534], 0, 0.37429308891296387, 1587368029.9127216], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 59, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.006093115200000001], 0, 0.7014169692993164, 1587368030.2176874], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 96, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0028114194], 0, 0.21075892448425293, 1587368031.5457335], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 67, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.0033190772], 0, 0.3878006935119629, 1587368031.7579892], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 116, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0051541204], 0, 0.33829736709594727, 1587368032.0302625], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0049178484], 0, 0.32813405990600586, 1587368032.2628486], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 104, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.005604023200000001], 0, 0.3002939224243164, 1587368032.5070448], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0034541956], 0, 0.38530993461608887, 1587368032.7517095], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 108, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", false]]}], "r": [[0.0115846094], 0, 0.35958027839660645, 1587368033.0913424], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 10, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0048726752], 0, 0.47603559494018555, 1587368033.3238764], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 83, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.006154016], 0, 0.8396964073181152, 1587368034.2853677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 75, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0069037838], 0, 0.6002287864685059, 1587368034.550459], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.003416272], 0, 0.4178323745727539, 1587368034.76438], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 153, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.005901277], 0, 0.4998185634613037, 1587368035.0543206], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 122, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0044187184], 0, 0.23369860649108887, 1587368035.2868187], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 24, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0049937158], 0, 0.2554919719696045, 1587368035.5214758], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0044813642], 0, 0.38837170600891113, 1587368035.7840796], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 50, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0059042082], 0, 0.32291364669799805, 1587368036.0331874], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 47, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0056202452], 0, 0.6349811553955078, 1587368036.891469], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0080807114], 0, 0.31564879417419434, 1587368037.208907], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 190, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0058761142], 0, 0.7372169494628906, 1587368037.46157], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 164, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0061678028], 0, 0.3454875946044922, 1587368037.7189188], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0060365726], 0, 0.650463342666626, 1587368038.0082238], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 72, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0090480052], 0, 0.7278871536254883, 1587368038.307702], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0038491664000000004], 0, 0.552837610244751, 1587368038.5245135], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 154, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0060719784], 0, 0.6430172920227051, 1587368038.816649], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 21, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0052347304], 0, 0.42417430877685547, 1587368039.6402144], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 86, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0055795996], 0, 0.539099931716919, 1587368039.8844523], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0061646958], 0, 0.42745065689086914, 1587368040.1926677], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0060090378], 0, 0.25511860847473145, 1587368040.4434178], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 89, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 4]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0038634264000000002], 0, 0.581489086151123, 1587368040.6651359], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 188, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0062067338], 0, 0.4180583953857422, 1587368040.9588897], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 155, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", false]]}], "r": [[0.0058021062], 0, 0.7007415294647217, 1587368041.2101276], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 79, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0039550834], 0, 0.45919275283813477, 1587368041.4324105], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 183, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.006135679], 0, 0.4833974838256836, 1587368042.3623393], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 26, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.00442498], 0, 0.2281208038330078, 1587368042.587653], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 27, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0044800840000000005], 0, 0.35062122344970703, 1587368042.8144367], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 0, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0027578144], 0, 0.24604129791259766, 1587368043.0485494], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 36, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0034902306], 0, 0.23587965965270996, 1587368043.2595582], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 58, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0060457378], 0, 0.602461576461792, 1587368043.514644], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 191, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0059937574], 0, 0.8289086818695068, 1587368043.8037505], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 81, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0068254052], 0, 0.5484364032745361, 1587368044.0716422], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 189, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0062597634], 0, 0.5092325210571289, 1587368045.009137], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 143, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", false]]}], "r": [[0.0055279772], 0, 0.6526827812194824, 1587368045.3064423], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 69, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", true]]}], "r": [[0.006148694200000001], 0, 0.4661531448364258, 1587368045.5632281], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 45, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[0.0053681888], 0, 0.4352397918701172, 1587368045.8075118], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 97, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.002806055], 0, 0.36870622634887695, 1587368046.0411425], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.0061016462], 0, 0.7876186370849609, 1587368046.2976763], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 121, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0049926392], 0, 0.37307167053222656, 1587368046.5321803], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 179, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.005949116], 0, 0.8099710941314697, 1587368046.82268], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 167, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0057830688], 0, 0.739816427230835, 1587368047.6842747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 187, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.0035820407999999997], 0, 0.4265294075012207, 1587368047.9012566], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 22, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.004599684200000001], 0, 0.573251485824585, 1587368048.1648414], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 182, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", false]]}], "r": [[0.006099788], 0, 0.3513050079345703, 1587368048.41714], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 178, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", false]]}], "r": [[0.0059199714], 0, 0.7145333290100098, 1587368048.6703775], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 48, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.008534905800000001], 0, 0.4398956298828125, 1587368048.995995], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 159, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 17]], ["unroll_kw", "ot", false]]}], "r": [[0.0047471449999999995], 0, 0.4110093116760254, 1587368049.226663], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 99, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0080854166], 0, 0.40410923957824707, 1587368049.511188], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0061565044], 0, 0.47574567794799805, 1587368050.2719324], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 80, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 32]], ["unroll_kw", "ot", true]]}], "r": [[0.006806988999999999], 0, 0.4887988567352295, 1587368050.5396497], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 34, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0048901742], 0, 0.5216119289398193, 1587368050.7768025], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 13, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0115670444], 0, 0.5196096897125244, 1587368051.152741], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 131, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0050658418], 0, 0.5822854042053223, 1587368051.3922956], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 92, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.0067579243999999995], 0, 0.49828481674194336, 1587368051.6591747], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 91, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 34]], ["unroll_kw", "ot", true]]}], "r": [[0.003979185200000001], 0, 0.5021340847015381, 1587368051.916227], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHW_test", [["TENSOR", [1, 3, 546, 546], "float32"], ["TENSOR", [32, 3, 3, 3], "float32"], 1, 0, 1, "NCHW", "float32"], {}, null, {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", true]]}], "r": [[0.0050300776], 0, 0.5752866268157959, 1587368052.1554115], "v": 0.1}
