--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_sch.twx top_sch.ncd -o top_sch.twr top_sch.pcf -ucf
ucf.ucf

Design file:              top_sch.ncd
Physical constraint file: top_sch.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19017 paths analyzed, 943 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.554ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_63 (SLICE_X24Y36.A4), 450 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_1 (FF)
  Destination:          XLXI_5/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.564ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (1.367 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_1
    SLICE_X5Y5.A1        net (fanout=258)      3.661   SW_OK<1>
    SLICE_X5Y5.A         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
    SLICE_X18Y7.D1       net (fanout=1)        1.007   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
    SLICE_X18Y7.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_711
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_411
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_10
    SLICE_X20Y23.A1      net (fanout=1)        1.139   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<1>
    SLICE_X20Y23.A       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX121
    SLICE_X25Y35.D1      net (fanout=10)       1.091   XLXN_21<1>
    SLICE_X25Y35.D       Tilo                  0.053   XLXI_5/SM1/HTS7/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS7/MSEG/XLXI_7
    SLICE_X24Y36.B1      net (fanout=2)        0.572   XLXI_5/SM1/HTS7/MSEG/XLXN_27
    SLICE_X24Y36.B       Tilo                  0.053   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/mux12311
    SLICE_X24Y36.A4      net (fanout=1)        0.309   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X24Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/buffer_63_rstpot
                                                       XLXI_5/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      8.564ns (0.785ns logic, 7.779ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_1 (FF)
  Destination:          XLXI_5/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.438ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (1.367 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_1
    SLICE_X5Y5.A1        net (fanout=258)      3.661   SW_OK<1>
    SLICE_X5Y5.A         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
    SLICE_X18Y7.D1       net (fanout=1)        1.007   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1011
    SLICE_X18Y7.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_711
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_411
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_10
    SLICE_X20Y23.A1      net (fanout=1)        1.139   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<1>
    SLICE_X20Y23.A       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX121
    SLICE_X26Y36.A3      net (fanout=10)       0.974   XLXN_21<1>
    SLICE_X26Y36.A       Tilo                  0.053   XLXI_5/SM1/HTS7/MSEG/XLXN_119
                                                       XLXI_5/SM1/HTS7/MSEG/XLXI_5
    SLICE_X24Y36.B2      net (fanout=2)        0.563   XLXI_5/SM1/HTS7/MSEG/XLXN_119
    SLICE_X24Y36.B       Tilo                  0.053   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/mux12311
    SLICE_X24Y36.A4      net (fanout=1)        0.309   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X24Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/buffer_63_rstpot
                                                       XLXI_5/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      8.438ns (0.785ns logic, 7.653ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_1 (FF)
  Destination:          XLXI_5/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.327ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (1.367 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_1
    SLICE_X5Y6.D3        net (fanout=258)      3.540   SW_OK<1>
    SLICE_X5Y6.D         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_935
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_935
    SLICE_X18Y7.D2       net (fanout=1)        0.891   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_935
    SLICE_X18Y7.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_711
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_411
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_10
    SLICE_X20Y23.A1      net (fanout=1)        1.139   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<1>
    SLICE_X20Y23.A       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX121
    SLICE_X25Y35.D1      net (fanout=10)       1.091   XLXN_21<1>
    SLICE_X25Y35.D       Tilo                  0.053   XLXI_5/SM1/HTS7/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS7/MSEG/XLXI_7
    SLICE_X24Y36.B1      net (fanout=2)        0.572   XLXI_5/SM1/HTS7/MSEG/XLXN_27
    SLICE_X24Y36.B       Tilo                  0.053   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/mux12311
    SLICE_X24Y36.A4      net (fanout=1)        0.309   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X24Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<63>
                                                       XLXI_5/M2/buffer_63_rstpot
                                                       XLXI_5/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      8.327ns (0.785ns logic, 7.542ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_55 (SLICE_X24Y33.A4), 448 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_0 (FF)
  Destination:          XLXI_5/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_0 to XLXI_5/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.AQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_0
    SLICE_X3Y1.D1        net (fanout=258)      3.813   SW_OK<0>
    SLICE_X3Y1.D         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
    SLICE_X20Y6.D6       net (fanout=1)        0.825   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X24Y33.B2      net (fanout=2)        0.563   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X24Y33.B       Tilo                  0.053   XLXI_5/M2/buffer<56>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_17
    SLICE_X24Y33.A4      net (fanout=1)        0.309   XLXI_5/SM1/HTS6/MSEG/XLXN_208
    SLICE_X24Y33.CLK     Tas                   0.018   XLXI_5/M2/buffer<56>
                                                       XLXI_5/M2/buffer_55_rstpot
                                                       XLXI_5/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (0.785ns logic, 7.682ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_0 (FF)
  Destination:          XLXI_5/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.393ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_0 to XLXI_5/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.AQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_0
    SLICE_X8Y1.C3        net (fanout=258)      3.581   SW_OK<0>
    SLICE_X8Y1.C         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.D1       net (fanout=1)        0.983   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X24Y33.B2      net (fanout=2)        0.563   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X24Y33.B       Tilo                  0.053   XLXI_5/M2/buffer<56>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_17
    SLICE_X24Y33.A4      net (fanout=1)        0.309   XLXI_5/SM1/HTS6/MSEG/XLXN_208
    SLICE_X24Y33.CLK     Tas                   0.018   XLXI_5/M2/buffer<56>
                                                       XLXI_5/M2/buffer_55_rstpot
                                                       XLXI_5/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.393ns (0.785ns logic, 7.608ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_1 (FF)
  Destination:          XLXI_5/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.383ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_1
    SLICE_X8Y1.C1        net (fanout=258)      3.571   SW_OK<1>
    SLICE_X8Y1.C         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.D1       net (fanout=1)        0.983   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X24Y33.B2      net (fanout=2)        0.563   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X24Y33.B       Tilo                  0.053   XLXI_5/M2/buffer<56>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_17
    SLICE_X24Y33.A4      net (fanout=1)        0.309   XLXI_5/SM1/HTS6/MSEG/XLXN_208
    SLICE_X24Y33.CLK     Tas                   0.018   XLXI_5/M2/buffer<56>
                                                       XLXI_5/M2/buffer_55_rstpot
                                                       XLXI_5/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (0.785ns logic, 7.598ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_50 (SLICE_X27Y32.C5), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_0 (FF)
  Destination:          XLXI_5/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.351ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_0 to XLXI_5/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.AQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_0
    SLICE_X3Y1.D1        net (fanout=258)      3.813   SW_OK<0>
    SLICE_X3Y1.D         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
    SLICE_X20Y6.D6       net (fanout=1)        0.825   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_1026
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X27Y32.D2      net (fanout=2)        0.562   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X27Y32.D       Tilo                  0.053   XLXI_5/M2/buffer<50>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_41
    SLICE_X27Y32.C5      net (fanout=1)        0.194   XLXI_5/SM1/HTS6/MSEG/XLXN_213
    SLICE_X27Y32.CLK     Tas                   0.018   XLXI_5/M2/buffer<50>
                                                       XLXI_5/M2/buffer_50_rstpot
                                                       XLXI_5/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      8.351ns (0.785ns logic, 7.566ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_0 (FF)
  Destination:          XLXI_5/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_0 to XLXI_5/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.AQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_0
    SLICE_X8Y1.C3        net (fanout=258)      3.581   SW_OK<0>
    SLICE_X8Y1.C         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.D1       net (fanout=1)        0.983   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X27Y32.D2      net (fanout=2)        0.562   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X27Y32.D       Tilo                  0.053   XLXI_5/M2/buffer<50>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_41
    SLICE_X27Y32.C5      net (fanout=1)        0.194   XLXI_5/SM1/HTS6/MSEG/XLXN_213
    SLICE_X27Y32.CLK     Tas                   0.018   XLXI_5/M2/buffer<50>
                                                       XLXI_5/M2/buffer_50_rstpot
                                                       XLXI_5/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (0.785ns logic, 7.492ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/SW_OK_1 (FF)
  Destination:          XLXI_5/M2/buffer_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.267ns (Levels of Logic = 6)
  Clock Path Skew:      0.043ns (1.365 - 1.322)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y53.CQ      Tcko                  0.269   SW_OK<2>
                                                       XLXI_7/SW_OK_1
    SLICE_X8Y1.C1        net (fanout=258)      3.571   SW_OK<1>
    SLICE_X8Y1.C         Tilo                  0.053   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.D1       net (fanout=1)        0.983   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_979
    SLICE_X20Y6.CMUX     Topdc                 0.286   XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_726
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_426
                                                       XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_25
    SLICE_X20Y23.D1      net (fanout=1)        1.119   XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<4>
    SLICE_X20Y23.D       Tilo                  0.053   XLXN_21<4>
                                                       XLXI_22/Mmux_Seg_HEX271
    SLICE_X26Y33.A2      net (fanout=11)       1.053   XLXN_21<4>
    SLICE_X26Y33.A       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_27
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_7
    SLICE_X27Y32.D2      net (fanout=2)        0.562   XLXI_5/SM1/HTS6/MSEG/XLXN_27
    SLICE_X27Y32.D       Tilo                  0.053   XLXI_5/M2/buffer<50>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_41
    SLICE_X27Y32.C5      net (fanout=1)        0.194   XLXI_5/SM1/HTS6/MSEG/XLXN_213
    SLICE_X27Y32.CLK     Tas                   0.018   XLXI_5/M2/buffer<50>
                                                       XLXI_5/M2/buffer_50_rstpot
                                                       XLXI_5/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      8.267ns (0.785ns logic, 7.482ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_12 (SLICE_X24Y48.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/M2/buffer_13 (FF)
  Destination:          XLXI_5/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.758 - 0.495)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/M2/buffer_13 to XLXI_5/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.AQ      Tcko                  0.100   XLXI_5/M2/buffer<14>
                                                       XLXI_5/M2/buffer_13
    SLICE_X24Y48.C1      net (fanout=2)        0.250   XLXI_5/M2/buffer<13>
    SLICE_X24Y48.CLK     Tah         (-Th)     0.033   XLXI_5/M2/buffer<12>
                                                       XLXI_5/M2/buffer_12_rstpot
                                                       XLXI_5/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.067ns logic, 0.250ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_8 (SLICE_X20Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/M2/state_FSM_FFd1 (FF)
  Destination:          XLXI_5/M2/buffer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.785 - 0.521)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/M2/state_FSM_FFd1 to XLXI_5/M2/buffer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.BQ      Tcko                  0.118   XLXI_5/M2/state_FSM_FFd2
                                                       XLXI_5/M2/state_FSM_FFd1
    SLICE_X20Y49.C6      net (fanout=73)       0.261   XLXI_5/M2/state_FSM_FFd1
    SLICE_X20Y49.CLK     Tah         (-Th)     0.059   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/buffer_8_rstpot
                                                       XLXI_5/M2/buffer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.059ns logic, 0.261ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_7 (SLICE_X20Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/M2/state_FSM_FFd1 (FF)
  Destination:          XLXI_5/M2/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.785 - 0.521)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/M2/state_FSM_FFd1 to XLXI_5/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.BQ      Tcko                  0.118   XLXI_5/M2/state_FSM_FFd2
                                                       XLXI_5/M2/state_FSM_FFd1
    SLICE_X20Y49.A6      net (fanout=73)       0.316   XLXI_5/M2/state_FSM_FFd1
    SLICE_X20Y49.CLK     Tah         (-Th)     0.059   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/buffer_7_rstpot
                                                       XLXI_5/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.059ns logic, 0.316ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_8/clkdiv<3>/SR
  Logical resource: XLXI_8/clkdiv_0/SR
  Location pin: SLICE_X2Y57.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_8/clkdiv<3>/SR
  Logical resource: XLXI_8/clkdiv_1/SR
  Location pin: SLICE_X2Y57.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.554|    1.048|    1.687|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19017 paths, 0 nets, and 2655 connections

Design statistics:
   Minimum period:   8.554ns{1}   (Maximum frequency: 116.904MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 22 14:34:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



