// Seed: 558775277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output uwire id_1;
  assign id_1 = -1;
  logic [1 : -1  <  1] id_6;
  ;
endmodule
module module_0 (
    id_1,
    module_1,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign id_1[1>=-1] = id_5;
endmodule
