`timescale 1ns / 1ps

module AXI4_lite_Slave(
    //Global Signal
    input logic ACLK,
    input logic ARESETn,
);
endmodule
