library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity reg is
Port(adress : in  std_logic_vector(1 downto 0);
     dataOut : out std_logic_vector (31 downto 0));
end reg;

architecture Behavioral of reg is
     type reg is array (0 to 3) of std_logic_vector(31 downto 0);
     
     signal valori : reg := (
    --"10111111110000000000000000000000",-- -1.5 /1
   -- "01000000001000000000000000000000", --2.5
    --"00111101110011001100110011001101", -- 0.1 /2
    --"00111100101111000110101001111111", --0.023/2
     --"11000000010000000000000000000000",-- -3
     --"01000000000000000000000000000000", --2
      --"01000000101010011001100110011001", -- 5.3
      --"01000000001001100110011001100110", -- 2.6
      -- "01000000010000000000000000000000", --3
       --"01000000000000000000000000000000",--2
       --"01000000001000000000000000000000",--2.5
       --"00111111110110011001100110011010", --1.7
      --"01000001011111001100110011001101", --15.8
      --"01000001010101001100110011001101", --13.3 /4
      --"01000001011111001100110011001101", --15.8
      --"11000001010101001100110011001101", -- -13.3
      --"11000001011111001100110011001101", -- -15.8
     -- "01000001010101001100110011001101", --13.3
     -- "01000011011111000001110000101001", --252.11
     -- "00111101111000111100111010100111", --0.111234 /3
     -- "10111101111000111100111010100111", -- -0.111234 /3
    --  "01000101000100000001001110110110", --2305.232
     -- "01000101000011111111111111001100", -- 2303.9873 /4
     -- "00111111100111110101110000101001",--1.245
     -- "10111111100111110101110000101001", -- -1.245 /1
       -- "01000000000111111111101100010110", --2.5
       -- "01000000101001100110001111110001",  --5.2 
       "11000111110000001110010010001110",-- -98761.111
       "01000011011010100001110010000000", --234.11133
     "01000101000011111111111111001100", -- 2303.9873
     "11000101000100000001001110110110" -- -2305.232
     );


begin

dataOut <= valori(to_integer(unsigned(adress)));

end Behavioral;
