// Seed: 3523415960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1'h0 | -1;
  parameter id_10 = 1;
  always $clog2(84);
  ;
  wire id_11, id_12[1 : -1 'b0], id_13, id_14;
  assign id_13 = id_7;
  assign module_1._id_1 = 0;
  wire id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    input wand id_0,
    input tri0 _id_1
);
  if (1) begin : LABEL_0
    logic id_3;
  end else logic [-1 : id_1] id_4;
  ;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
  assign id_4 = -1;
  assign id_5 = id_4;
  logic id_6;
  ;
endmodule
