# Component constraints for D:\university-files\5th semester\microcontrollers\Lab3_V3.cydsn\TopDesign\TopDesign.cysch
# Project: D:\university-files\5th semester\microcontrollers\Lab3_V3.cydsn\Lab3_V3.cyprj
# Date: Tue, 10 Dec 2019 07:11:52 GMT
