
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000318  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .comment      00000024  00000000  00000000  00008318  2**0
                  CONTENTS, READONLY
  2 .debug_aranges 00000060  00000000  00000000  00008340  2**3
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 0000004e  00000000  00000000  000083a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   000007a2  00000000  00000000  000083ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000167  00000000  00000000  00008b90  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000153  00000000  00000000  00008cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000080  00000000  00000000  00008e4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    0000039e  00000000  00000000  00008ecc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000007e  00000000  00000000  0000926a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .ARM.attributes 00000010  00000000  00000000  000092e8  2**0
                  CONTENTS, READONLY
Disassembly of section .text:

00000000 <_startup>:
//*- guarantee a valid jump. For the moment, all are just looping.
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
   0:	ea000010 	b	48 <InitReset>

00000004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
   4:	eafffffe 	b	4 <undefvec>

00000008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
   8:	eafffffe 	b	8 <swivec>

0000000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
   c:	eafffffe 	b	c <pabtvec>

00000010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
  10:	eafffffe 	b	10 <dabtvec>

00000014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
  14:	eafffffe 	b	14 <rsvdvec>

00000018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
  18:	ea000027 	b	bc <IRQ_Handler_Entry>

0000001c <FIQ_Handler_Entry>:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
  1c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
  20:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
  24:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
  28:	e92d500e 	push	{r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
  2c:	e1a0e00f 	mov	lr, pc
            bx          r0
  30:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
  34:	e8bd500e 	pop	{r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
  38:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
  3c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
  40:	e25ef004 	subs	pc, lr, #4	; 0x4

00000044 <.RAM_TOP>:
  44:	00204000 	.word	0x00204000

00000048 <InitReset>:
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
  48:	e51fd00c 	ldr	sp, [pc, #-12]	; 44 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
  4c:	e59f00c4 	ldr	r0, [pc, #196]	; 118 <AT91F_Spurious_handler+0x4>
            mov     lr, pc
  50:	e1a0e00f 	mov	lr, pc
	        bx	    r0
  54:	e12fff10 	bx	r0
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
  58:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
  5c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
  60:	e59f80b4 	ldr	r8, [pc, #180]	; 11c <AT91F_Spurious_handler+0x8>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
  64:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
  68:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
  6c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
  70:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
  74:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
  78:	e59f10a0 	ldr	r1, [pc, #160]	; 120 <AT91F_Spurious_handler+0xc>
                LDR     R2, =_data
  7c:	e59f20a0 	ldr	r2, [pc, #160]	; 124 <AT91F_Spurious_handler+0x10>
                LDR     R3, =_edata
  80:	e59f30a0 	ldr	r3, [pc, #160]	; 128 <AT91F_Spurious_handler+0x14>

00000084 <LoopRel>:
LoopRel:        CMP     R2, R3
  84:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
  88:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
  8c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
  90:	3afffffb 	bcc	84 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
  94:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
  98:	e59f108c 	ldr	r1, [pc, #140]	; 12c <AT91F_Spurious_handler+0x18>
                LDR     R2, =__bss_end__
  9c:	e59f208c 	ldr	r2, [pc, #140]	; 130 <AIC_EOICR>

000000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
  a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
  a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
  a8:	3afffffc 	bcc	a0 <LoopZI>

		ldr	lr,=exit
  ac:	e59fe080 	ldr	lr, [pc, #128]	; 134 <AIC_EOICR+0x4>
		ldr	r0,=main
  b0:	e59f0080 	ldr	r0, [pc, #128]	; 138 <AIC_EOICR+0x8>
		bx	r0
  b4:	e12fff10 	bx	r0

000000b8 <exit>:
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
  b8:	eafffffe 	b	b8 <exit>

000000bc <IRQ_Handler_Entry>:

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
  bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
  c0:	e92d4000 	push	{lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
  c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
  c8:	e92d4000 	push	{lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
  cc:	e92d0001 	push	{r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
  d0:	e59fe044 	ldr	lr, [pc, #68]	; 11c <AT91F_Spurious_handler+0x8>
	    ldr         r0 , [r14, #AIC_IVR]
  d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
  d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
  dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
  e0:	e92d500e 	push	{r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
  e4:	e1a0e00f 	mov	lr, pc
            bx          r0
  e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
  ec:	e8bd500e 	pop	{r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
  f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
  f4:	e59fe020 	ldr	lr, [pc, #32]	; 11c <AT91F_Spurious_handler+0x8>
            str         r14, [r14, #AIC_EOICR]
  f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
  fc:	e8bd0001 	pop	{r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
 100:	e8bd4000 	pop	{lr}
            msr         SPSR_cxsf, r14
 104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
 108:	e8fd8000 	ldm	sp!, {pc}^

0000010c <AT91F_Default_FIQ_handler>:
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
 10c:	eafffffe 	b	10c <AT91F_Default_FIQ_handler>

00000110 <AT91F_Default_IRQ_handler>:
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
 110:	eafffffe 	b	110 <AT91F_Default_IRQ_handler>

00000114 <AT91F_Spurious_handler>:
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
 114:	eafffffe 	b	114 <AT91F_Spurious_handler>
 118:	0000013c 	.word	0x0000013c
 11c:	fffff000 	.word	0xfffff000
 120:	00000318 	.word	0x00000318
 124:	00200000 	.word	0x00200000
 128:	00200000 	.word	0x00200000
 12c:	00200000 	.word	0x00200000
 130:	00200000 	.word	0x00200000
 134:	000000b8 	.word	0x000000b8
 138:	000002c0 	.word	0x000002c0

0000013c <AT91F_LowLevelInit>:
//* \brief This function performs very low level HW initialization
//*        this function can be use a Stack, depending the compilation
//*        optimization mode
//*----------------------------------------------------------------------------
void AT91F_LowLevelInit( void)
{  int i;
 13c:	e1a0c00d 	mov	ip, sp
 140:	e92dd800 	push	{fp, ip, lr, pc}
 144:	e24cb004 	sub	fp, ip, #4	; 0x4
 148:	e24dd004 	sub	sp, sp, #4	; 0x4
  // Disable Watchdog
  AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
 14c:	e3a0332a 	mov	r3, #-1476395008	; 0xa8000000
 150:	e1a03ac3 	asr	r3, r3, #21
 154:	e3a02902 	mov	r2, #32768	; 0x8000
 158:	e5832004 	str	r2, [r3, #4]
  // Set MCK at 24 MHz
  // Enabling the Main Oscillator:
  AT91C_BASE_PMC->PMC_MOR = ( (AT91C_CKGR_OSCOUNT) & (0x10 << 8)) | AT91C_CKGR_MOSCEN ;
 15c:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
 160:	e1a02ac2 	asr	r2, r2, #21
 164:	e3a03a01 	mov	r3, #4096	; 0x1000
 168:	e2833001 	add	r3, r3, #1	; 0x1
 16c:	e5823020 	str	r3, [r2, #32]
  // Wait the startup time
  while(!(AT91C_BASE_PMC->PMC_SR & AT91C_PMC_MOSCS));
 170:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 174:	e1a03ac3 	asr	r3, r3, #21
 178:	e5933068 	ldr	r3, [r3, #104]
 17c:	e2033001 	and	r3, r3, #1	; 0x1
 180:	e3530000 	cmp	r3, #0	; 0x0
 184:	0afffff9 	beq	170 <AT91F_LowLevelInit+0x34>
  // CPU-Clock: MAIN_CLK / 4 (3 MHz)
  AT91C_BASE_PMC->PMC_MCKR = AT91C_PMC_CSS_MAIN_CLK | AT91C_PMC_PRES_CLK_4;
 188:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 18c:	e1a03ac3 	asr	r3, r3, #21
 190:	e3a02009 	mov	r2, #9	; 0x9
 194:	e5832030 	str	r2, [r3, #48]
  // wait until MCKRDY in PMC_SR is set
  while(!(AT91C_BASE_PMC->PMC_SR & AT91C_PMC_MCKRDY));
 198:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 19c:	e1a03ac3 	asr	r3, r3, #21
 1a0:	e5933068 	ldr	r3, [r3, #104]
 1a4:	e2033008 	and	r3, r3, #8	; 0x8
 1a8:	e3530000 	cmp	r3, #0	; 0x0
 1ac:	0afffff9 	beq	198 <AT91F_LowLevelInit+0x5c>
  // setting PLL (96 MHz)
  AT91C_BASE_PMC->PMC_PLLR = ((AT91C_CKGR_DIV      & 8) |
 1b0:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
 1b4:	e1a02ac2 	asr	r2, r2, #21
 1b8:	e3a039fd 	mov	r3, #4145152	; 0x3f4000
 1bc:	e2433ffe 	sub	r3, r3, #1016	; 0x3f8
 1c0:	e582302c 	str	r3, [r2, #44]
                              (AT91C_CKGR_PLLCOUNT & (60 << 8)) |
                              (AT91C_CKGR_MUL      & (63 << 16)));
  // Wait the startup time
  while(!(AT91C_BASE_PMC->PMC_SR & AT91C_PMC_LOCK));
 1c4:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 1c8:	e1a03ac3 	asr	r3, r3, #21
 1cc:	e5933068 	ldr	r3, [r3, #104]
 1d0:	e2033004 	and	r3, r3, #4	; 0x4
 1d4:	e3530000 	cmp	r3, #0	; 0x0
 1d8:	0afffff9 	beq	1c4 <AT91F_LowLevelInit+0x88>
  // CPU-Clock: PLL / 4 (24 MHz)
  AT91C_BASE_PMC->PMC_MCKR = AT91C_PMC_CSS_PLL_CLK | AT91C_PMC_PRES_CLK_4;
 1dc:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 1e0:	e1a03ac3 	asr	r3, r3, #21
 1e4:	e3a0200b 	mov	r2, #11	; 0xb
 1e8:	e5832030 	str	r2, [r3, #48]
  // wait until MCKRDY in PMC_SR is set
  while(!(AT91C_BASE_PMC->PMC_SR & AT91C_PMC_MCKRDY));
 1ec:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 1f0:	e1a03ac3 	asr	r3, r3, #21
 1f4:	e5933068 	ldr	r3, [r3, #104]
 1f8:	e2033008 	and	r3, r3, #8	; 0x8
 1fc:	e3530000 	cmp	r3, #0	; 0x0
 200:	0afffff9 	beq	1ec <AT91F_LowLevelInit+0xb0>
  //  Set Flash Waite state
  //  if MCK = 24MHz I have 36 Cycle for 1.5 usecond ( flied MC_FMR->FMCN)
  AT91C_BASE_MC->MC_FMR = ((AT91C_MC_FMCN)&(36<<16)) | AT91C_MC_FWS_0FWS ;
 204:	e3e020ff 	mvn	r2, #255	; 0xff
 208:	e3a03709 	mov	r3, #2359296	; 0x240000
 20c:	e5823060 	str	r3, [r2, #96]
  // Set up the default interrupts handler vectors
  AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
 210:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 214:	e1a039c3 	asr	r3, r3, #19
 218:	e59f2050 	ldr	r2, [pc, #80]	; 270 <AT91F_LowLevelInit+0x134>
 21c:	e5832080 	str	r2, [r3, #128]
  for (i=1;i<31; i++)
 220:	e3a03001 	mov	r3, #1	; 0x1
 224:	e50b3010 	str	r3, [fp, #-16]
 228:	ea000008 	b	250 <AT91F_LowLevelInit+0x114>
  {
	  AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
 22c:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
 230:	e1a029c2 	asr	r2, r2, #19
 234:	e51b3010 	ldr	r3, [fp, #-16]
 238:	e59f1034 	ldr	r1, [pc, #52]	; 274 <AT91F_LowLevelInit+0x138>
 23c:	e2833020 	add	r3, r3, #32	; 0x20
 240:	e7821103 	str	r1, [r2, r3, lsl #2]
  //  Set Flash Waite state
  //  if MCK = 24MHz I have 36 Cycle for 1.5 usecond ( flied MC_FMR->FMCN)
  AT91C_BASE_MC->MC_FMR = ((AT91C_MC_FMCN)&(36<<16)) | AT91C_MC_FWS_0FWS ;
  // Set up the default interrupts handler vectors
  AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
  for (i=1;i<31; i++)
 244:	e51b3010 	ldr	r3, [fp, #-16]
 248:	e2833001 	add	r3, r3, #1	; 0x1
 24c:	e50b3010 	str	r3, [fp, #-16]
 250:	e51b3010 	ldr	r3, [fp, #-16]
 254:	e353001e 	cmp	r3, #30	; 0x1e
 258:	dafffff3 	ble	22c <AT91F_LowLevelInit+0xf0>
  {
	  AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
  }
  AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
 25c:	e3a03102 	mov	r3, #-2147483648	; 0x80000000
 260:	e1a039c3 	asr	r3, r3, #19
 264:	e59f200c 	ldr	r2, [pc, #12]	; 278 <AT91F_LowLevelInit+0x13c>
 268:	e5832134 	str	r2, [r3, #308]
}
 26c:	e89da808 	ldm	sp, {r3, fp, sp, pc}
 270:	0000010c 	.word	0x0000010c
 274:	00000110 	.word	0x00000110
 278:	00000114 	.word	0x00000114

0000027c <delay>:
// #define DIRECT

#define LED1 AT91C_PIO_PA30									// LED1 angeschlossen an Port-Pin 30

// delay: Funktion, die eine Verzögerung verursacht
void delay(){
 27c:	e1a0c00d 	mov	ip, sp
 280:	e92dd800 	push	{fp, ip, lr, pc}
 284:	e24cb004 	sub	fp, ip, #4	; 0x4
 288:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned int i;
	for (i=0;i<800000u;i++);
 28c:	e3a03000 	mov	r3, #0	; 0x0
 290:	e50b3010 	str	r3, [fp, #-16]
 294:	ea000002 	b	2a4 <delay+0x28>
 298:	e51b3010 	ldr	r3, [fp, #-16]
 29c:	e2833001 	add	r3, r3, #1	; 0x1
 2a0:	e50b3010 	str	r3, [fp, #-16]
 2a4:	e51b2010 	ldr	r2, [fp, #-16]
 2a8:	e3a03ac3 	mov	r3, #798720	; 0xc3000
 2ac:	e2833e4f 	add	r3, r3, #1264	; 0x4f0
 2b0:	e283300f 	add	r3, r3, #15	; 0xf
 2b4:	e1520003 	cmp	r2, r3
 2b8:	9afffff6 	bls	298 <delay+0x1c>
}
 2bc:	e89da808 	ldm	sp, {r3, fp, sp, pc}

000002c0 <main>:

// main: Hauptprogramm
int main(void){
 2c0:	e1a0c00d 	mov	ip, sp
 2c4:	e92dd800 	push	{fp, ip, lr, pc}
 2c8:	e24cb004 	sub	fp, ip, #4	; 0x4

	AT91C_BASE_PIOA->PIO_OER = LED1;							// Ausgang freigeben
 2cc:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
 2d0:	e1a039c3 	asr	r3, r3, #19
 2d4:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 2d8:	e5832010 	str	r2, [r3, #16]
	AT91C_BASE_PIOA->PIO_PPUDR = LED1;							// Pull-Up ausschalten
 2dc:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
 2e0:	e1a039c3 	asr	r3, r3, #19
 2e4:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 2e8:	e5832060 	str	r2, [r3, #96]

	while (1){													// ab hier: Endlosschleife
#ifdef	TYPICAL
		// Zur Beschreibung von Peripheriemodulen werden typischerweise
		// Registerdefinitionen einer Header-Datei eingebunden (hier: 'AT91SAM7S64.h')
		AT91C_BASE_PIOA->PIO_CODR = LED1;							// LED aus
 2ec:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
 2f0:	e1a039c3 	asr	r3, r3, #19
 2f4:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 2f8:	e5832034 	str	r2, [r3, #52]
		delay();													// Pause
 2fc:	ebffffde 	bl	27c <delay>
		AT91C_BASE_PIOA->PIO_SODR = LED1;							// LED an
 300:	e3a0320a 	mov	r3, #-1610612736	; 0xa0000000
 304:	e1a039c3 	asr	r3, r3, #19
 308:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 30c:	e5832030 	str	r2, [r3, #48]
		delay();													// Pause
 310:	ebffffd9 	bl	27c <delay>
 314:	eafffff4 	b	2ec <main+0x2c>
