

================================================================
== Vivado HLS Report for 'jedi_dnn1_float_float_dense1_config_s'
================================================================
* Date:           Sun Jul 18 14:03:41 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.845 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   338431|   338431| 1.978 ms | 1.978 ms |  338431|  338431|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_176                      |dense_latency_0_0_0_0_0_0_0_0_0_0_0                      |       82|       82|  0.479 us |  0.479 us |    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_200  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |      135|      135|  0.789 us |  0.789 us |   16|   16| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_205                          |dense_latency_0_0_0_0_0_0_0_0_0                          |       42|       42|  0.245 us |  0.245 us |    1|    1| function |
        |grp_selu_float_float_relu1_config_struct_s_fu_219                   |selu_float_float_relu1_config_struct_s                   |        9|        9| 52.605 ns | 52.605 ns |    1|    1| function |
        |grp_selu_float_float_relu2_config_struct_s_fu_245                   |selu_float_float_relu2_config_struct_s                   |        9|        9| 52.605 ns | 52.605 ns |    1|    1| function |
        |grp_selu_float_float_selu1_config_struct_s_fu_261                   |selu_float_float_selu1_config_struct_s                   |       12|       12| 70.140 ns | 70.140 ns |    4|    4| function |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   338430|   338430|       389|          -|          -|   870|    no    |
        | + Loop 1.1  |       64|       64|         2|          -|          -|    32|    no    |
        | + Loop 1.2  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      113|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       32|   1792|   222617|   149560|     -|
|Memory               |        4|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|     1538|     -|
|Register             |        -|      -|     1085|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       36|   1792|   223702|   151211|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|     58|       25|       35|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     14|        6|        8|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+-------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_fu_205                          |dense_latency_0_0_0_0_0_0_0_0_0                          |        0|    400|  34768|  24488|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_176                      |dense_latency_0_0_0_0_0_0_0_0_0_0_0                      |        0|   1000|  86744|  61466|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_200  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|    200|  73521|  37417|    0|
    |grp_selu_float_float_relu1_config_struct_s_fu_219                   |selu_float_float_relu1_config_struct_s                   |       20|    120|  16910|  15866|    0|
    |grp_selu_float_float_relu2_config_struct_s_fu_245                   |selu_float_float_relu2_config_struct_s                   |       10|     60|   8460|   7936|    0|
    |grp_selu_float_float_selu1_config_struct_s_fu_261                   |selu_float_float_selu1_config_struct_s                   |        2|     12|   2214|   2387|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                               |                                                         |       32|   1792| 222617| 149560|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                      Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cache1_U      |jedi_dnn1_float_float_dense1_config_s_cache1      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |res_assign_U  |jedi_dnn1_float_float_dense1_config_s_res_assign  |        2|  0|   0|    0|     8|   32|     1|          256|
    +--------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                  |        4|  0|   0|    0|    40|   64|     2|         1280|
    +--------------+--------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln297_1_fu_308_p2  |     +    |      0|  0|  15|          15|          10|
    |add_ln297_fu_314_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln323_1_fu_666_p2  |     +    |      0|  0|  13|          13|          10|
    |add_ln323_fu_672_p2    |     +    |      0|  0|  13|          13|          13|
    |cols_fu_282_p2         |     +    |      0|  0|  10|          10|           1|
    |rows_1_fu_655_p2       |     +    |      0|  0|   6|           4|           1|
    |rows_fu_302_p2         |     +    |      0|  0|   6|           6|           1|
    |icmp_ln293_fu_276_p2   |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln296_fu_296_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln322_fu_649_p2   |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 113|          96|          72|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+------+-----------+-----+-----------+
    |         Name        |  LUT | Input Size| Bits| Total Bits|
    +---------------------+------+-----------+-----+-----------+
    |ap_NS_fsm            |  1397|        313|    1|        313|
    |cache1_address0      |    15|          3|    5|         15|
    |cache1_ce0           |    15|          3|    1|          3|
    |cache1_ce1           |     9|          2|    1|          2|
    |cols_0_reg_120       |     9|          2|   10|         20|
    |phi_mul1_reg_165     |     9|          2|   13|         26|
    |phi_mul_reg_143      |     9|          2|   15|         30|
    |res_assign_address0  |    15|          3|    3|          9|
    |res_assign_ce0       |    15|          3|    1|          3|
    |res_assign_ce1       |     9|          2|    1|          2|
    |res_assign_we0       |     9|          2|    1|          2|
    |res_assign_we1       |     9|          2|    1|          2|
    |rows1_0_reg_154      |     9|          2|    4|          8|
    |rows_0_reg_131       |     9|          2|    6|         12|
    +---------------------+------+-----------+-----+-----------+
    |Total                |  1538|        343|   63|        447|
    +---------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                       Name                                      |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln297_1_reg_707                                                              |   15|   0|   15|          0|
    |add_ln323_1_reg_1005                                                             |   13|   0|   13|          0|
    |add_ln323_reg_1010                                                               |   13|   0|   13|          0|
    |ap_CS_fsm                                                                        |  312|   0|  312|          0|
    |cols_0_reg_120                                                                   |   10|   0|   10|          0|
    |cols_reg_684                                                                     |   10|   0|   10|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_200_ap_start_reg  |    1|   0|    1|          0|
    |grp_selu_float_float_relu1_config_struct_s_fu_219_ap_start_reg                   |    1|   0|    1|          0|
    |grp_selu_float_float_relu2_config_struct_s_fu_245_ap_start_reg                   |    1|   0|    1|          0|
    |grp_selu_float_float_selu1_config_struct_s_fu_261_ap_start_reg                   |    1|   0|    1|          0|
    |layer2_out_0_reg_717                                                             |   32|   0|   32|          0|
    |layer2_out_10_reg_767                                                            |   32|   0|   32|          0|
    |layer2_out_11_reg_772                                                            |   32|   0|   32|          0|
    |layer2_out_12_reg_777                                                            |   32|   0|   32|          0|
    |layer2_out_13_reg_782                                                            |   32|   0|   32|          0|
    |layer2_out_14_reg_787                                                            |   32|   0|   32|          0|
    |layer2_out_15_reg_792                                                            |   32|   0|   32|          0|
    |layer2_out_16_reg_797                                                            |   32|   0|   32|          0|
    |layer2_out_17_reg_802                                                            |   32|   0|   32|          0|
    |layer2_out_18_reg_807                                                            |   32|   0|   32|          0|
    |layer2_out_19_reg_812                                                            |   32|   0|   32|          0|
    |layer2_out_1_reg_722                                                             |   32|   0|   32|          0|
    |layer2_out_2_reg_727                                                             |   32|   0|   32|          0|
    |layer2_out_3_reg_732                                                             |   32|   0|   32|          0|
    |layer2_out_4_reg_737                                                             |   32|   0|   32|          0|
    |layer2_out_5_reg_742                                                             |   32|   0|   32|          0|
    |layer2_out_6_reg_747                                                             |   32|   0|   32|          0|
    |layer2_out_7_reg_752                                                             |   32|   0|   32|          0|
    |layer2_out_8_reg_757                                                             |   32|   0|   32|          0|
    |layer2_out_9_reg_762                                                             |   32|   0|   32|          0|
    |phi_mul1_reg_165                                                                 |   13|   0|   13|          0|
    |phi_mul_reg_143                                                                  |   15|   0|   15|          0|
    |rows1_0_reg_154                                                                  |    4|   0|    4|          0|
    |rows_0_reg_131                                                                   |    6|   0|    6|          0|
    |rows_1_reg_1000                                                                  |    4|   0|    4|          0|
    |rows_reg_702                                                                     |    6|   0|    6|          0|
    |zext_ln296_1_reg_694                                                             |   10|   0|   13|          3|
    |zext_ln296_reg_689                                                               |   10|   0|   15|          5|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                            | 1085|   0| 1093|          8|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|ap_start    |  in |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|ap_done     | out |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|ap_idle     | out |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|ap_ready    | out |    1| ap_ctrl_hs | jedi_dnn1<float, float, dense1_config> | return value |
|B_address0  | out |   15|  ap_memory |                    B                   |     array    |
|B_ce0       | out |    1|  ap_memory |                    B                   |     array    |
|B_q0        |  in |   32|  ap_memory |                    B                   |     array    |
|E_address0  | out |   13|  ap_memory |                    E                   |     array    |
|E_ce0       | out |    1|  ap_memory |                    E                   |     array    |
|E_we0       | out |    1|  ap_memory |                    E                   |     array    |
|E_d0        | out |   32|  ap_memory |                    E                   |     array    |
+------------+-----+-----+------------+----------------------------------------+--------------+

